
Steval_SPI2_UART2_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075d4  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08007798  08007798  00017798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007850  08007850  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007850  08007850  00017850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007858  08007858  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007858  08007858  00017858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800785c  0800785c  0001785c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000074  080078d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080078d4  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021c72  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305c  00000000  00000000  00041d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  00044d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f0  00000000  00000000  00046380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032a1a  00000000  00000000  00047870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000187a9  00000000  00000000  0007a28a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012f37f  00000000  00000000  00092a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001c1db2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061b4  00000000  00000000  001c1e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000074 	.word	0x20000074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800777c 	.word	0x0800777c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000078 	.word	0x20000078
 80001fc:	0800777c 	.word	0x0800777c

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b96e 	b.w	8000e6c <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	4604      	mov	r4, r0
 8000bb0:	468c      	mov	ip, r1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	f040 8083 	bne.w	8000cbe <__udivmoddi4+0x116>
 8000bb8:	428a      	cmp	r2, r1
 8000bba:	4617      	mov	r7, r2
 8000bbc:	d947      	bls.n	8000c4e <__udivmoddi4+0xa6>
 8000bbe:	fab2 f282 	clz	r2, r2
 8000bc2:	b142      	cbz	r2, 8000bd6 <__udivmoddi4+0x2e>
 8000bc4:	f1c2 0020 	rsb	r0, r2, #32
 8000bc8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bcc:	4091      	lsls	r1, r2
 8000bce:	4097      	lsls	r7, r2
 8000bd0:	ea40 0c01 	orr.w	ip, r0, r1
 8000bd4:	4094      	lsls	r4, r2
 8000bd6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bda:	0c23      	lsrs	r3, r4, #16
 8000bdc:	fbbc f6f8 	udiv	r6, ip, r8
 8000be0:	fa1f fe87 	uxth.w	lr, r7
 8000be4:	fb08 c116 	mls	r1, r8, r6, ip
 8000be8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bec:	fb06 f10e 	mul.w	r1, r6, lr
 8000bf0:	4299      	cmp	r1, r3
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x60>
 8000bf4:	18fb      	adds	r3, r7, r3
 8000bf6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bfa:	f080 8119 	bcs.w	8000e30 <__udivmoddi4+0x288>
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f240 8116 	bls.w	8000e30 <__udivmoddi4+0x288>
 8000c04:	3e02      	subs	r6, #2
 8000c06:	443b      	add	r3, r7
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c10:	fb08 3310 	mls	r3, r8, r0, r3
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c1c:	45a6      	cmp	lr, r4
 8000c1e:	d909      	bls.n	8000c34 <__udivmoddi4+0x8c>
 8000c20:	193c      	adds	r4, r7, r4
 8000c22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c26:	f080 8105 	bcs.w	8000e34 <__udivmoddi4+0x28c>
 8000c2a:	45a6      	cmp	lr, r4
 8000c2c:	f240 8102 	bls.w	8000e34 <__udivmoddi4+0x28c>
 8000c30:	3802      	subs	r0, #2
 8000c32:	443c      	add	r4, r7
 8000c34:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c38:	eba4 040e 	sub.w	r4, r4, lr
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	b11d      	cbz	r5, 8000c48 <__udivmoddi4+0xa0>
 8000c40:	40d4      	lsrs	r4, r2
 8000c42:	2300      	movs	r3, #0
 8000c44:	e9c5 4300 	strd	r4, r3, [r5]
 8000c48:	4631      	mov	r1, r6
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	b902      	cbnz	r2, 8000c52 <__udivmoddi4+0xaa>
 8000c50:	deff      	udf	#255	; 0xff
 8000c52:	fab2 f282 	clz	r2, r2
 8000c56:	2a00      	cmp	r2, #0
 8000c58:	d150      	bne.n	8000cfc <__udivmoddi4+0x154>
 8000c5a:	1bcb      	subs	r3, r1, r7
 8000c5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c60:	fa1f f887 	uxth.w	r8, r7
 8000c64:	2601      	movs	r6, #1
 8000c66:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c6a:	0c21      	lsrs	r1, r4, #16
 8000c6c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c74:	fb08 f30c 	mul.w	r3, r8, ip
 8000c78:	428b      	cmp	r3, r1
 8000c7a:	d907      	bls.n	8000c8c <__udivmoddi4+0xe4>
 8000c7c:	1879      	adds	r1, r7, r1
 8000c7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0xe2>
 8000c84:	428b      	cmp	r3, r1
 8000c86:	f200 80e9 	bhi.w	8000e5c <__udivmoddi4+0x2b4>
 8000c8a:	4684      	mov	ip, r0
 8000c8c:	1ac9      	subs	r1, r1, r3
 8000c8e:	b2a3      	uxth	r3, r4
 8000c90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c94:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c98:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c9c:	fb08 f800 	mul.w	r8, r8, r0
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	d907      	bls.n	8000cb4 <__udivmoddi4+0x10c>
 8000ca4:	193c      	adds	r4, r7, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x10a>
 8000cac:	45a0      	cmp	r8, r4
 8000cae:	f200 80d9 	bhi.w	8000e64 <__udivmoddi4+0x2bc>
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	eba4 0408 	sub.w	r4, r4, r8
 8000cb8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cbc:	e7bf      	b.n	8000c3e <__udivmoddi4+0x96>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x12e>
 8000cc2:	2d00      	cmp	r5, #0
 8000cc4:	f000 80b1 	beq.w	8000e2a <__udivmoddi4+0x282>
 8000cc8:	2600      	movs	r6, #0
 8000cca:	e9c5 0100 	strd	r0, r1, [r5]
 8000cce:	4630      	mov	r0, r6
 8000cd0:	4631      	mov	r1, r6
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f683 	clz	r6, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d14a      	bne.n	8000d74 <__udivmoddi4+0x1cc>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0x140>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80b8 	bhi.w	8000e58 <__udivmoddi4+0x2b0>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0103 	sbc.w	r1, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	468c      	mov	ip, r1
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d0a8      	beq.n	8000c48 <__udivmoddi4+0xa0>
 8000cf6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0xa0>
 8000cfc:	f1c2 0320 	rsb	r3, r2, #32
 8000d00:	fa20 f603 	lsr.w	r6, r0, r3
 8000d04:	4097      	lsls	r7, r2
 8000d06:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0e:	40d9      	lsrs	r1, r3
 8000d10:	4330      	orrs	r0, r6
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d18:	fa1f f887 	uxth.w	r8, r7
 8000d1c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb06 f108 	mul.w	r1, r6, r8
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x19c>
 8000d30:	18fb      	adds	r3, r7, r3
 8000d32:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d36:	f080 808d 	bcs.w	8000e54 <__udivmoddi4+0x2ac>
 8000d3a:	4299      	cmp	r1, r3
 8000d3c:	f240 808a 	bls.w	8000e54 <__udivmoddi4+0x2ac>
 8000d40:	3e02      	subs	r6, #2
 8000d42:	443b      	add	r3, r7
 8000d44:	1a5b      	subs	r3, r3, r1
 8000d46:	b281      	uxth	r1, r0
 8000d48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb00 f308 	mul.w	r3, r0, r8
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1c4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d62:	d273      	bcs.n	8000e4c <__udivmoddi4+0x2a4>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d971      	bls.n	8000e4c <__udivmoddi4+0x2a4>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	4439      	add	r1, r7
 8000d6c:	1acb      	subs	r3, r1, r3
 8000d6e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d72:	e778      	b.n	8000c66 <__udivmoddi4+0xbe>
 8000d74:	f1c6 0c20 	rsb	ip, r6, #32
 8000d78:	fa03 f406 	lsl.w	r4, r3, r6
 8000d7c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d80:	431c      	orrs	r4, r3
 8000d82:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d86:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d8e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d92:	431f      	orrs	r7, r3
 8000d94:	0c3b      	lsrs	r3, r7, #16
 8000d96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9a:	fa1f f884 	uxth.w	r8, r4
 8000d9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000da2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000da6:	fb09 fa08 	mul.w	sl, r9, r8
 8000daa:	458a      	cmp	sl, r1
 8000dac:	fa02 f206 	lsl.w	r2, r2, r6
 8000db0:	fa00 f306 	lsl.w	r3, r0, r6
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x220>
 8000db6:	1861      	adds	r1, r4, r1
 8000db8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dbc:	d248      	bcs.n	8000e50 <__udivmoddi4+0x2a8>
 8000dbe:	458a      	cmp	sl, r1
 8000dc0:	d946      	bls.n	8000e50 <__udivmoddi4+0x2a8>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4421      	add	r1, r4
 8000dc8:	eba1 010a 	sub.w	r1, r1, sl
 8000dcc:	b2bf      	uxth	r7, r7
 8000dce:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dd6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dda:	fb00 f808 	mul.w	r8, r0, r8
 8000dde:	45b8      	cmp	r8, r7
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x24a>
 8000de2:	19e7      	adds	r7, r4, r7
 8000de4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de8:	d22e      	bcs.n	8000e48 <__udivmoddi4+0x2a0>
 8000dea:	45b8      	cmp	r8, r7
 8000dec:	d92c      	bls.n	8000e48 <__udivmoddi4+0x2a0>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4427      	add	r7, r4
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	eba7 0708 	sub.w	r7, r7, r8
 8000dfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfe:	454f      	cmp	r7, r9
 8000e00:	46c6      	mov	lr, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	d31a      	bcc.n	8000e3c <__udivmoddi4+0x294>
 8000e06:	d017      	beq.n	8000e38 <__udivmoddi4+0x290>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x27a>
 8000e0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e16:	40f2      	lsrs	r2, r6
 8000e18:	ea4c 0202 	orr.w	r2, ip, r2
 8000e1c:	40f7      	lsrs	r7, r6
 8000e1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e22:	2600      	movs	r6, #0
 8000e24:	4631      	mov	r1, r6
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	462e      	mov	r6, r5
 8000e2c:	4628      	mov	r0, r5
 8000e2e:	e70b      	b.n	8000c48 <__udivmoddi4+0xa0>
 8000e30:	4606      	mov	r6, r0
 8000e32:	e6e9      	b.n	8000c08 <__udivmoddi4+0x60>
 8000e34:	4618      	mov	r0, r3
 8000e36:	e6fd      	b.n	8000c34 <__udivmoddi4+0x8c>
 8000e38:	4543      	cmp	r3, r8
 8000e3a:	d2e5      	bcs.n	8000e08 <__udivmoddi4+0x260>
 8000e3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e40:	eb69 0104 	sbc.w	r1, r9, r4
 8000e44:	3801      	subs	r0, #1
 8000e46:	e7df      	b.n	8000e08 <__udivmoddi4+0x260>
 8000e48:	4608      	mov	r0, r1
 8000e4a:	e7d2      	b.n	8000df2 <__udivmoddi4+0x24a>
 8000e4c:	4660      	mov	r0, ip
 8000e4e:	e78d      	b.n	8000d6c <__udivmoddi4+0x1c4>
 8000e50:	4681      	mov	r9, r0
 8000e52:	e7b9      	b.n	8000dc8 <__udivmoddi4+0x220>
 8000e54:	4666      	mov	r6, ip
 8000e56:	e775      	b.n	8000d44 <__udivmoddi4+0x19c>
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e74a      	b.n	8000cf2 <__udivmoddi4+0x14a>
 8000e5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e60:	4439      	add	r1, r7
 8000e62:	e713      	b.n	8000c8c <__udivmoddi4+0xe4>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	e724      	b.n	8000cb4 <__udivmoddi4+0x10c>
 8000e6a:	bf00      	nop

08000e6c <__aeabi_idiv0>:
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <reverse>:

//Function:	Reverses a string
//para_1:	String to be reversed
//para_2:	Length of the string to be reversed
//return:	void
void reverse(char* str, int len){
 8000e70:	b480      	push	{r7}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
	int i = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
	int j = len -1;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	613b      	str	r3, [r7, #16]
	int tmp;
	while(i < j){
 8000e84:	e018      	b.n	8000eb8 <reverse+0x48>
		tmp = str[i];										//Store the i-element of string in tmp
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	60fb      	str	r3, [r7, #12]
		str[i] = str[j];									//Store the j-element of the string in the i-element of the string
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	441a      	add	r2, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	440b      	add	r3, r1
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	701a      	strb	r2, [r3, #0]
		str[j] = tmp;										//Store tmp in the j-element of the string
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	701a      	strb	r2, [r3, #0]
		i++;
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	617b      	str	r3, [r7, #20]
		j--;
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	613b      	str	r3, [r7, #16]
	while(i < j){
 8000eb8:	697a      	ldr	r2, [r7, #20]
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	dbe2      	blt.n	8000e86 <reverse+0x16>
	}
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	371c      	adds	r7, #28
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <itostr>:
//Function:	Converts an integer to string
//para_1:	Integer to be converted
//para_2:	String which the integer is converted to
//para_3:	Number of digits required in output
//return:	void
int itostr(int x, char str[], int d){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	int i = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
	while(x){
 8000ee0:	e01d      	b.n	8000f1e <itostr+0x4e>
		str[i++] = (x % 10) + '0';
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <itostr+0x8c>)
 8000ee6:	fb83 1302 	smull	r1, r3, r3, r2
 8000eea:	1099      	asrs	r1, r3, #2
 8000eec:	17d3      	asrs	r3, r2, #31
 8000eee:	1ac9      	subs	r1, r1, r3
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	1ad1      	subs	r1, r2, r3
 8000efa:	b2ca      	uxtb	r2, r1
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	6179      	str	r1, [r7, #20]
 8000f02:	4619      	mov	r1, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	440b      	add	r3, r1
 8000f08:	3230      	adds	r2, #48	; 0x30
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	701a      	strb	r2, [r3, #0]
		x = x / 10;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	4a12      	ldr	r2, [pc, #72]	; (8000f5c <itostr+0x8c>)
 8000f12:	fb82 1203 	smull	r1, r2, r2, r3
 8000f16:	1092      	asrs	r2, r2, #2
 8000f18:	17db      	asrs	r3, r3, #31
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	60fb      	str	r3, [r7, #12]
	while(x){
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1de      	bne.n	8000ee2 <itostr+0x12>
	}
	while(i < d){
 8000f24:	e007      	b.n	8000f36 <itostr+0x66>
		str[i++] = '0';
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	1c5a      	adds	r2, r3, #1
 8000f2a:	617a      	str	r2, [r7, #20]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	4413      	add	r3, r2
 8000f32:	2230      	movs	r2, #48	; 0x30
 8000f34:	701a      	strb	r2, [r3, #0]
	while(i < d){
 8000f36:	697a      	ldr	r2, [r7, #20]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	dbf3      	blt.n	8000f26 <itostr+0x56>
	}
	reverse(str, i);
 8000f3e:	6979      	ldr	r1, [r7, #20]
 8000f40:	68b8      	ldr	r0, [r7, #8]
 8000f42:	f7ff ff95 	bl	8000e70 <reverse>
	str[i] = '\0';
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
	return i;
 8000f50:	697b      	ldr	r3, [r7, #20]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	66666667 	.word	0x66666667

08000f60 <ftoa>:
//Function:	Converts a float to a string
//para_1:	Float to be converted
//para_2:	String which the float is converted to
//para_3:	Number of digits behind the point
//return:	void
void ftoa(float n, char* res, int afterpoint){
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f6a:	60b8      	str	r0, [r7, #8]
 8000f6c:	6079      	str	r1, [r7, #4]
	int ipart = (int)n;										//Integer-part of float n stored in ipart
 8000f6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f76:	ee17 3a90 	vmov	r3, s15
 8000f7a:	61fb      	str	r3, [r7, #28]
	float fpart = n - (float)ipart;							//Float-part of float n stored in fpart
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	ee07 3a90 	vmov	s15, r3
 8000f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f86:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8e:	edc7 7a06 	vstr	s15, [r7, #24]
	int i = itostr(ipart, res, 0);							//Convert the integer-part to string
 8000f92:	2200      	movs	r2, #0
 8000f94:	68b9      	ldr	r1, [r7, #8]
 8000f96:	69f8      	ldr	r0, [r7, #28]
 8000f98:	f7ff ff9a 	bl	8000ed0 <itostr>
 8000f9c:	6178      	str	r0, [r7, #20]
	if(afterpoint != 0){
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d030      	beq.n	8001006 <ftoa+0xa6>
		res[i] = '.';
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	4413      	add	r3, r2
 8000faa:	222e      	movs	r2, #46	; 0x2e
 8000fac:	701a      	strb	r2, [r3, #0]
		fpart = fpart * pow(10, afterpoint);
 8000fae:	69b8      	ldr	r0, [r7, #24]
 8000fb0:	f7ff fa8a 	bl	80004c8 <__aeabi_f2d>
 8000fb4:	4604      	mov	r4, r0
 8000fb6:	460d      	mov	r5, r1
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff fa73 	bl	80004a4 <__aeabi_i2d>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	ec43 2b11 	vmov	d1, r2, r3
 8000fc6:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001010 <ftoa+0xb0>
 8000fca:	f005 fc21 	bl	8006810 <pow>
 8000fce:	ec53 2b10 	vmov	r2, r3, d0
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	4629      	mov	r1, r5
 8000fd6:	f7ff facf 	bl	8000578 <__aeabi_dmul>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4610      	mov	r0, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f7ff fd79 	bl	8000ad8 <__aeabi_d2f>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	61bb      	str	r3, [r7, #24]
		itostr((int)fpart, (res + i + 1), afterpoint);
 8000fea:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	ee17 0a90 	vmov	r0, s15
 8001002:	f7ff ff65 	bl	8000ed0 <itostr>
	}
}
 8001006:	bf00      	nop
 8001008:	3720      	adds	r7, #32
 800100a:	46bd      	mov	sp, r7
 800100c:	bdb0      	pop	{r4, r5, r7, pc}
 800100e:	bf00      	nop
 8001010:	00000000 	.word	0x00000000
 8001014:	40240000 	.word	0x40240000

08001018 <IIS3DWB_READ_REG>:
//para_1:	Bus-handler; spi_iis3dwb (Pointer)
//para_2:	Register address/target
//para_3:	To be transmitted data
//para_4:	Length of the to be transmitted data in Byte
//return:	State of IIS3DWB
int32_t IIS3DWB_READ_REG(void *handle, uint8_t address, uint8_t *rx_data, uint16_t length){
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	607a      	str	r2, [r7, #4]
 8001022:	461a      	mov	r2, r3
 8001024:	460b      	mov	r3, r1
 8001026:	72fb      	strb	r3, [r7, #11]
 8001028:	4613      	mov	r3, r2
 800102a:	813b      	strh	r3, [r7, #8]
	address = address | 0x80;	//Set Read Bit in Address
 800102c:	7afb      	ldrb	r3, [r7, #11]
 800102e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001032:	b2db      	uxtb	r3, r3
 8001034:	72fb      	strb	r3, [r7, #11]
	IIS3DWB_CS_LOW();	//Setting the CS-signal active = LOW
 8001036:	f000 f863 	bl	8001100 <IIS3DWB_CS_LOW>
	//Read Register
	if(HAL_OK != HAL_SPI_Transmit(handle, &address, 1, HAL_MAX_DELAY)){
 800103a:	f107 010b 	add.w	r1, r7, #11
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	2201      	movs	r2, #1
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f003 fc06 	bl	8004856 <HAL_SPI_Transmit>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <IIS3DWB_READ_REG+0x3e>
		return IIS3DWB_ERROR;
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
 8001054:	e012      	b.n	800107c <IIS3DWB_READ_REG+0x64>
	}
	if(HAL_OK != HAL_SPI_Receive(handle, rx_data, length, HAL_MAX_DELAY)){
 8001056:	893a      	ldrh	r2, [r7, #8]
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f003 fd67 	bl	8004b32 <HAL_SPI_Receive>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d002      	beq.n	8001070 <IIS3DWB_READ_REG+0x58>
		return IIS3DWB_ERROR;
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	e005      	b.n	800107c <IIS3DWB_READ_REG+0x64>
	}
	HAL_Delay(100);
 8001070:	2064      	movs	r0, #100	; 0x64
 8001072:	f001 f98b 	bl	800238c <HAL_Delay>
	IIS3DWB_CS_HIGH();	//Setting the CS-signal deactive = HIGH
 8001076:	f000 f833 	bl	80010e0 <IIS3DWB_CS_HIGH>
	return IIS3DWB_OK;
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <IIS3DWB_WRITE_REG>:
//para_1:	Bus-handler; spi_iis3dwb (Pointer)
//para_2:	Register address/target
//para_3:	To be transmitted data
//para_4:	Length of the to be transmitted data in Byte
//return:	State of IIS3DWB
int32_t IIS3DWB_WRITE_REG(void *handle, uint8_t address, uint8_t *tx_data, uint16_t length){
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	607a      	str	r2, [r7, #4]
 800108e:	461a      	mov	r2, r3
 8001090:	460b      	mov	r3, r1
 8001092:	72fb      	strb	r3, [r7, #11]
 8001094:	4613      	mov	r3, r2
 8001096:	813b      	strh	r3, [r7, #8]
	IIS3DWB_CS_LOW();	//Setting the CS-signal active = LOW
 8001098:	f000 f832 	bl	8001100 <IIS3DWB_CS_LOW>
	//Transmitting the register address
	if(HAL_OK != HAL_SPI_Transmit(handle, &address, 1, IIS3DWB_SPI_TIMEOUT)){
 800109c:	f107 010b 	add.w	r1, r7, #11
 80010a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a4:	2201      	movs	r2, #1
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f003 fbd5 	bl	8004856 <HAL_SPI_Transmit>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d002      	beq.n	80010b8 <IIS3DWB_WRITE_REG+0x34>
		return IIS3DWB_ERROR;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	e00f      	b.n	80010d8 <IIS3DWB_WRITE_REG+0x54>
	}
	//Transmitting the data
	if(HAL_OK != HAL_SPI_Transmit(handle, tx_data, length, IIS3DWB_SPI_TIMEOUT)){
 80010b8:	893a      	ldrh	r2, [r7, #8]
 80010ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f003 fbc8 	bl	8004856 <HAL_SPI_Transmit>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <IIS3DWB_WRITE_REG+0x4e>
		return IIS3DWB_ERROR;
 80010cc:	f04f 33ff 	mov.w	r3, #4294967295
 80010d0:	e002      	b.n	80010d8 <IIS3DWB_WRITE_REG+0x54>
	}
	IIS3DWB_CS_HIGH();	//Setting the CS-signal deactive = HIGH
 80010d2:	f000 f805 	bl	80010e0 <IIS3DWB_CS_HIGH>
	return IIS3DWB_OK;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <IIS3DWB_CS_HIGH>:

//Function:	Sets the GPIO-PIN responsible for the CS-signal to HIGH (LOW-ACTIVE!)
void IIS3DWB_CS_HIGH(){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(cs_gpiox_iis3dwb, cs_gpio_iis3dwb, GPIO_PIN_SET);
 80010e4:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <IIS3DWB_CS_HIGH+0x18>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a04      	ldr	r2, [pc, #16]	; (80010fc <IIS3DWB_CS_HIGH+0x1c>)
 80010ea:	8811      	ldrh	r1, [r2, #0]
 80010ec:	2201      	movs	r2, #1
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 fdce 	bl	8002c90 <HAL_GPIO_WritePin>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000104 	.word	0x20000104
 80010fc:	20000092 	.word	0x20000092

08001100 <IIS3DWB_CS_LOW>:
//void IIS3DWB_3_4_SEL_HIGH(){
//	HAL_GPIO_WritePin(SEL_3_4_GPIO_Port, SEL_3_4_Pin, GPIO_PIN_SET);
//}

//Function:	Sets the GPIO-PIN responsible for the CS-signal to LOW (LOW-ACTIVE!)
void IIS3DWB_CS_LOW(){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(cs_gpiox_iis3dwb, cs_gpio_iis3dwb, GPIO_PIN_RESET);
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <IIS3DWB_CS_LOW+0x18>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a04      	ldr	r2, [pc, #16]	; (800111c <IIS3DWB_CS_LOW+0x1c>)
 800110a:	8811      	ldrh	r1, [r2, #0]
 800110c:	2200      	movs	r2, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f001 fdbe 	bl	8002c90 <HAL_GPIO_WritePin>
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000104 	.word	0x20000104
 800111c:	20000092 	.word	0x20000092

08001120 <IIS3DWB_SET_CONFIG>:
void static IIS3DWB_SET_CONFIG();
extern UART_HandleTypeDef huart2;

/* Functions ------------------------------------------------------------------------ */
//Function:	Set-Function for the configuration of the IIS3DWB-sensor
void static IIS3DWB_SET_CONFIG(){
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
	//init driver interface
	//neccessary for iis3dwb driver (iis3dwb_reg)
	stmdev_ctx_t dev_ctx;
	uint8_t reg0;

	dev_ctx.read_reg = IIS3DWB_READ_REG;
 8001126:	4b4f      	ldr	r3, [pc, #316]	; (8001264 <IIS3DWB_SET_CONFIG+0x144>)
 8001128:	60fb      	str	r3, [r7, #12]
	dev_ctx.write_reg = IIS3DWB_WRITE_REG;
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <IIS3DWB_SET_CONFIG+0x148>)
 800112c:	60bb      	str	r3, [r7, #8]
	dev_ctx.handle = &spi_iis3dwb;
 800112e:	4b4f      	ldr	r3, [pc, #316]	; (800126c <IIS3DWB_SET_CONFIG+0x14c>)
 8001130:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1, &iis3dwb_deviceID, sizeof(iis3dwb_deviceID), HAL_MAX_DELAY);
		HAL_Delay(1000);
	}*/

	//Get device ID
	iis3dwb_device_id_get(&dev_ctx, &iis3dwb_deviceID);
 8001132:	f107 0308 	add.w	r3, r7, #8
 8001136:	494e      	ldr	r1, [pc, #312]	; (8001270 <IIS3DWB_SET_CONFIG+0x150>)
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fadc 	bl	80016f6 <iis3dwb_device_id_get>
	//reset software in ctrl3_c
	iis3dwb_reset_set(&dev_ctx, PROPERTY_ENABLE);
 800113e:	f107 0308 	add.w	r3, r7, #8
 8001142:	2101      	movs	r1, #1
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fae7 	bl	8001718 <iis3dwb_reset_set>
	//continue after reset is finished
	do{
		iis3dwb_reset_get(&dev_ctx, &rst);
 800114a:	f107 0216 	add.w	r2, r7, #22
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fb05 	bl	8001764 <iis3dwb_reset_get>
	}while(rst);
 800115a:	7dbb      	ldrb	r3, [r7, #22]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1f4      	bne.n	800114a <IIS3DWB_SET_CONFIG+0x2a>

    // 3. Enables accelerometer:IIS3DWB_CTRL1_XL bit 7:5 XL_EN[2:0]
    /*(000: Power-down (default);
    101: accelerometer enabled;)
    All other configurations are not allowed*/
    iis3dwb_read_reg(&dev_ctx, IIS3DWB_CTRL1_XL, (uint8_t *)&reg0, 1);
 8001160:	1dfa      	adds	r2, r7, #7
 8001162:	f107 0008 	add.w	r0, r7, #8
 8001166:	2301      	movs	r3, #1
 8001168:	2110      	movs	r1, #16
 800116a:	f000 f975 	bl	8001458 <iis3dwb_read_reg>
    reg0 |= 0xA0;	//1010 0000
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001174:	b2db      	uxtb	r3, r3
 8001176:	71fb      	strb	r3, [r7, #7]
    iis3dwb_write_reg(&dev_ctx, IIS3DWB_CTRL1_XL, (uint8_t *)&reg0, 1);
 8001178:	1dfa      	adds	r2, r7, #7
 800117a:	f107 0008 	add.w	r0, r7, #8
 800117e:	2301      	movs	r3, #1
 8001180:	2110      	movs	r1, #16
 8001182:	f000 f981 	bl	8001488 <iis3dwb_write_reg>

    // 4. IIS3DWB_CTRL4_C bit 2
    /* Disable I2C*/
    iis3dwb_i2c_interface_set(&dev_ctx, IIS3DWB_I2C_DISABLE);
 8001186:	f107 0308 	add.w	r3, r7, #8
 800118a:	2101      	movs	r1, #1
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fba6 	bl	80018de <iis3dwb_i2c_interface_set>

    //5. Set fifo in continuous / stream mode 110
    //110: Continuous mode: if the FIFO is full, the new sample overwrites the older one;
    iis3dwb_fifo_mode_set(&dev_ctx, IIS3DWB_STREAM_MODE);
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	2106      	movs	r1, #6
 8001198:	4618      	mov	r0, r3
 800119a:	f000 fc3e 	bl	8001a1a <iis3dwb_fifo_mode_set>

    //6. Set watermark 128
    //IIS3DWB_FIFO_CTRL1 7:0 IIS3DWB_FIFO_CTRL2 bit 0
    uint8_t IIS3DWB_WTM_LEVEL = 128;
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	75fb      	strb	r3, [r7, #23]
    iis3dwb_fifo_watermark_set(&dev_ctx, IIS3DWB_WTM_LEVEL);
 80011a2:	7dfb      	ldrb	r3, [r7, #23]
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 fbd8 	bl	8001962 <iis3dwb_fifo_watermark_set>

    //7. Data Ready pulse mode
    //COUNTER_BDR_REG1 (0Bh) bit 7 dataready_pulsed
    //0: Data-ready latched mode
    //1: Data-ready pulsed mode (the data ready pulses are 18.75 s long)
    iis3dwb_data_ready_mode_set(&dev_ctx, IIS3DWB_DRDY_PULSED);
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	2101      	movs	r1, #1
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fa76 	bl	80016aa <iis3dwb_data_ready_mode_set>

    //8. Set full scale
    /* CTRL1_XL (10h) bit 3:2  00 (default) 2 g  01 16 g 10 4 g 11 8 g*/
    // set scale to +- 2g
    iis3dwb_xl_full_scale_set(&dev_ctx, IIS3DWB_2g);
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f98f 	bl	80014e8 <iis3dwb_xl_full_scale_set>
    	IIS3DWB_LP_ODR_DIV_100            = 0x84,
    	IIS3DWB_LP_ODR_DIV_200            = 0x85,
    	IIS3DWB_LP_ODR_DIV_400            = 0x86,
    	IIS3DWB_LP_ODR_DIV_800            = 0x87,
    **/
    iis3dwb_xl_hp_path_on_out_set(&dev_ctx,IIS3DWB_LP_ODR_DIV_20);
 80011ca:	f107 0308 	add.w	r3, r7, #8
 80011ce:	2182      	movs	r1, #130	; 0x82
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 fb2c 	bl	800182e <iis3dwb_xl_hp_path_on_out_set>
     * INT1_FIFO_TH Enables FIFO threshold interrupt on INT1 pin.
     *
     * MD1_CFG (5Eh) Functions routing on INT1 register (r/w) disabled
     *  */
    iis3dwb_pin_int1_route_t pin_int1_route;
    *(uint8_t*)&(pin_int1_route.int1_ctrl) = 0;
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
    *(uint8_t*)&(pin_int1_route.md1_cfg) = 0;
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	3301      	adds	r3, #1
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
    pin_int1_route.int1_ctrl.int1_fifo_th = 1;
 80011e4:	793b      	ldrb	r3, [r7, #4]
 80011e6:	f043 0308 	orr.w	r3, r3, #8
 80011ea:	713b      	strb	r3, [r7, #4]
    iis3dwb_pin_int1_route_set(&dev_ctx, &pin_int1_route);
 80011ec:	1d3a      	adds	r2, r7, #4
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fb98 	bl	800192a <iis3dwb_pin_int1_route_set>
    //11. Enable writing to FIFO
    /* FIFO_CTRL3 (09h) bit 3:0 Selects Batch Data Rate (write frequency in FIFO) for accelerometer data.
     * (0000: Accelerometer not batched in FIFO (default);
     * 1010: 26667 Hz;
     * */
    iis3dwb_fifo_xl_batch_set(&dev_ctx, IIS3DWB_XL_BATCHED_AT_26k7Hz);
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	210a      	movs	r1, #10
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fbe4 	bl	80019ce <iis3dwb_fifo_xl_batch_set>

	iis3dwb_xl_axis_selection_set(&dev_ctx, IIS3DWB_ENABLE_ALL);
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	2100      	movs	r1, #0
 800120c:	4618      	mov	r0, r3
 800120e:	f000 f9dd 	bl	80015cc <iis3dwb_xl_axis_selection_set>
	//enable block data update
	iis3dwb_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2101      	movs	r1, #1
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f9b1 	bl	8001580 <iis3dwb_block_data_update_set>
	//set output data rate - enable acc
	iis3dwb_xl_data_rate_set(&dev_ctx, IIS3DWB_XL_ODR_26k7Hz);
 800121e:	f107 0308 	add.w	r3, r7, #8
 8001222:	2105      	movs	r1, #5
 8001224:	4618      	mov	r0, r3
 8001226:	f000 f985 	bl	8001534 <iis3dwb_xl_data_rate_set>

	//enable auto increment
	iis3dwb_auto_increment_set(&dev_ctx, PROPERTY_ENABLE);
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	2101      	movs	r1, #1
 8001230:	4618      	mov	r0, r3
 8001232:	f000 fab0 	bl	8001796 <iis3dwb_auto_increment_set>
	//enable fifo bypass mode
	iis3dwb_fifo_mode_set(&dev_ctx,IIS3DWB_BYPASS_MODE);
 8001236:	f107 0308 	add.w	r3, r7, #8
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fbec 	bl	8001a1a <iis3dwb_fifo_mode_set>
	//use LP filter
	iis3dwb_xl_filter_lp2_set(&dev_ctx, PROPERTY_ENABLE);
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	2101      	movs	r1, #1
 8001248:	4618      	mov	r0, r3
 800124a:	f000 faca 	bl	80017e2 <iis3dwb_xl_filter_lp2_set>
	//enable all axis
	iis3dwb_xl_axis_selection_set(&dev_ctx,IIS3DWB_ENABLE_ALL);
 800124e:	f107 0308 	add.w	r3, r7, #8
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f9b9 	bl	80015cc <iis3dwb_xl_axis_selection_set>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	08001019 	.word	0x08001019
 8001268:	08001085 	.word	0x08001085
 800126c:	20000098 	.word	0x20000098
 8001270:	20000090 	.word	0x20000090

08001274 <IIS3DWB_MEASSURE>:

void IIS3DWB_MEASSURE(){
 8001274:	b580      	push	{r7, lr}
 8001276:	b08e      	sub	sp, #56	; 0x38
 8001278:	af00      	add	r7, sp, #0
	int16_t tmp_1[3] = { 0 };
 800127a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	809a      	strh	r2, [r3, #4]
	int16_t tmp_2 = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	86fb      	strh	r3, [r7, #54]	; 0x36

	char msg_0[10] = {'\0'};
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	; 0x24
 800128c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	809a      	strh	r2, [r3, #4]
	msg_0[9] = '\n';
 8001296:	230a      	movs	r3, #10
 8001298:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	char msg_1[10] = {'\0'};
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	809a      	strh	r2, [r3, #4]
	msg_1[9] = '\n';
 80012aa:	230a      	movs	r3, #10
 80012ac:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	char msg_2[10] = {'\0'};
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	f107 0310 	add.w	r3, r7, #16
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	809a      	strh	r2, [r3, #4]
	msg_2[9] = '\n';
 80012be:	230a      	movs	r3, #10
 80012c0:	757b      	strb	r3, [r7, #21]

	//iis3dwb_config();
	//init driver interface
	//neccessary for iis3dwb driver (iis3dwb_reg)
	stmdev_ctx_t dev_ctx;
	dev_ctx.read_reg = IIS3DWB_READ_REG;
 80012c2:	4b4b      	ldr	r3, [pc, #300]	; (80013f0 <IIS3DWB_MEASSURE+0x17c>)
 80012c4:	607b      	str	r3, [r7, #4]
	dev_ctx.write_reg = IIS3DWB_WRITE_REG;
 80012c6:	4b4b      	ldr	r3, [pc, #300]	; (80013f4 <IIS3DWB_MEASSURE+0x180>)
 80012c8:	603b      	str	r3, [r7, #0]
	dev_ctx.handle = &spi_iis3dwb;
 80012ca:	4b4b      	ldr	r3, [pc, #300]	; (80013f8 <IIS3DWB_MEASSURE+0x184>)
 80012cc:	60bb      	str	r3, [r7, #8]

	//get data ready flag
	iis3dwb_xl_flag_data_ready_get(&dev_ctx, &iis3dwb_dataReady);
 80012ce:	463b      	mov	r3, r7
 80012d0:	494a      	ldr	r1, [pc, #296]	; (80013fc <IIS3DWB_MEASSURE+0x188>)
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f9bf 	bl	8001656 <iis3dwb_xl_flag_data_ready_get>

	//check if acceleration data is ready -> read data
	if(iis3dwb_dataReady == 1){
 80012d8:	4b48      	ldr	r3, [pc, #288]	; (80013fc <IIS3DWB_MEASSURE+0x188>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	f040 8082 	bne.w	80013e6 <IIS3DWB_MEASSURE+0x172>
		memset(data_raw_acceleration, 0x00, 6 * sizeof(uint8_t));
 80012e2:	2206      	movs	r2, #6
 80012e4:	2100      	movs	r1, #0
 80012e6:	4846      	ldr	r0, [pc, #280]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 80012e8:	f005 fa8a 	bl	8006800 <memset>
		iis3dwb_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80012ec:	463b      	mov	r3, r7
 80012ee:	4944      	ldr	r1, [pc, #272]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 f9c9 	bl	8001688 <iis3dwb_acceleration_raw_get>

		tmp_2 = (data_raw_acceleration[1] << 8) | data_raw_acceleration[0];
 80012f6:	4b42      	ldr	r3, [pc, #264]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 80012f8:	785b      	ldrb	r3, [r3, #1]
 80012fa:	021b      	lsls	r3, r3, #8
 80012fc:	b21a      	sxth	r2, r3
 80012fe:	4b40      	ldr	r3, [pc, #256]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	b21b      	sxth	r3, r3
 8001304:	4313      	orrs	r3, r2
 8001306:	86fb      	strh	r3, [r7, #54]	; 0x36
		tmp_1[0] = tmp_2;
 8001308:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800130a:	863b      	strh	r3, [r7, #48]	; 0x30
		tmp_2 = (data_raw_acceleration[3] << 8) | data_raw_acceleration[2];
 800130c:	4b3c      	ldr	r3, [pc, #240]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 800130e:	78db      	ldrb	r3, [r3, #3]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21a      	sxth	r2, r3
 8001314:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 8001316:	789b      	ldrb	r3, [r3, #2]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	86fb      	strh	r3, [r7, #54]	; 0x36
		tmp_1[1] = tmp_2;
 800131e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001320:	867b      	strh	r3, [r7, #50]	; 0x32
		tmp_2 = (data_raw_acceleration[5] << 8) | data_raw_acceleration[4];
 8001322:	4b37      	ldr	r3, [pc, #220]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 8001324:	795b      	ldrb	r3, [r3, #5]
 8001326:	021b      	lsls	r3, r3, #8
 8001328:	b21a      	sxth	r2, r3
 800132a:	4b35      	ldr	r3, [pc, #212]	; (8001400 <IIS3DWB_MEASSURE+0x18c>)
 800132c:	791b      	ldrb	r3, [r3, #4]
 800132e:	b21b      	sxth	r3, r3
 8001330:	4313      	orrs	r3, r2
 8001332:	86fb      	strh	r3, [r7, #54]	; 0x36
		tmp_1[2] = tmp_2;
 8001334:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001336:	86bb      	strh	r3, [r7, #52]	; 0x34

		//convert data to engineering units
		acceleration_mg[0] = iis3dwb_from_fs2g_to_mg(tmp_1[0]);
 8001338:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f8bb 	bl	80014b8 <iis3dwb_from_fs2g_to_mg>
 8001342:	eef0 7a40 	vmov.f32	s15, s0
 8001346:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 8001348:	edc3 7a00 	vstr	s15, [r3]
		acceleration_mg[1] = iis3dwb_from_fs2g_to_mg(tmp_1[1]);
 800134c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f8b1 	bl	80014b8 <iis3dwb_from_fs2g_to_mg>
 8001356:	eef0 7a40 	vmov.f32	s15, s0
 800135a:	4b2a      	ldr	r3, [pc, #168]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 800135c:	edc3 7a01 	vstr	s15, [r3, #4]
		acceleration_mg[2] = iis3dwb_from_fs2g_to_mg(tmp_1[2]);
 8001360:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f8a7 	bl	80014b8 <iis3dwb_from_fs2g_to_mg>
 800136a:	eef0 7a40 	vmov.f32	s15, s0
 800136e:	4b25      	ldr	r3, [pc, #148]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 8001370:	edc3 7a02 	vstr	s15, [r3, #8]

		ftoa(acceleration_mg[0], msg_0, 2);
 8001374:	4b23      	ldr	r3, [pc, #140]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137e:	2102      	movs	r1, #2
 8001380:	4618      	mov	r0, r3
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	f7ff fdeb 	bl	8000f60 <ftoa>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_0, sizeof(msg_0), HAL_MAX_DELAY);
 800138a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	220a      	movs	r2, #10
 8001394:	481c      	ldr	r0, [pc, #112]	; (8001408 <IIS3DWB_MEASSURE+0x194>)
 8001396:	f004 fbe3 	bl	8005b60 <HAL_UART_Transmit>
		ftoa(acceleration_mg[1], msg_1, 2);
 800139a:	4b1a      	ldr	r3, [pc, #104]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 800139c:	edd3 7a01 	vldr	s15, [r3, #4]
 80013a0:	f107 0318 	add.w	r3, r7, #24
 80013a4:	2102      	movs	r1, #2
 80013a6:	4618      	mov	r0, r3
 80013a8:	eeb0 0a67 	vmov.f32	s0, s15
 80013ac:	f7ff fdd8 	bl	8000f60 <ftoa>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_1, sizeof(msg_1), HAL_MAX_DELAY);
 80013b0:	f107 0118 	add.w	r1, r7, #24
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	220a      	movs	r2, #10
 80013ba:	4813      	ldr	r0, [pc, #76]	; (8001408 <IIS3DWB_MEASSURE+0x194>)
 80013bc:	f004 fbd0 	bl	8005b60 <HAL_UART_Transmit>
		ftoa(acceleration_mg[2], msg_2, 2);
 80013c0:	4b10      	ldr	r3, [pc, #64]	; (8001404 <IIS3DWB_MEASSURE+0x190>)
 80013c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	2102      	movs	r1, #2
 80013cc:	4618      	mov	r0, r3
 80013ce:	eeb0 0a67 	vmov.f32	s0, s15
 80013d2:	f7ff fdc5 	bl	8000f60 <ftoa>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_2, sizeof(msg_2), HAL_MAX_DELAY);
 80013d6:	f107 010c 	add.w	r1, r7, #12
 80013da:	f04f 33ff 	mov.w	r3, #4294967295
 80013de:	220a      	movs	r2, #10
 80013e0:	4809      	ldr	r0, [pc, #36]	; (8001408 <IIS3DWB_MEASSURE+0x194>)
 80013e2:	f004 fbbd 	bl	8005b60 <HAL_UART_Transmit>
	}
}
 80013e6:	bf00      	nop
 80013e8:	3738      	adds	r7, #56	; 0x38
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	08001019 	.word	0x08001019
 80013f4:	08001085 	.word	0x08001085
 80013f8:	20000098 	.word	0x20000098
 80013fc:	20000094 	.word	0x20000094
 8001400:	200000fc 	.word	0x200000fc
 8001404:	20000108 	.word	0x20000108
 8001408:	20000224 	.word	0x20000224

0800140c <IIS3DWB_INIT>:

//Function:	Init-Function for the IIS3DWB-sensor
//para_1:	HAL SPI handler name from STM32 (Pointer)
//para_2:	HAL GPIO-bank-handler name from STM32 for CS-signal (Pointer)
//para_3:	HAL GPIO-PIN name from STM32 for CS-signal
void IIS3DWB_INIT(SPI_HandleTypeDef spi, GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN){
 800140c:	b084      	sub	sp, #16
 800140e:	b580      	push	{r7, lr}
 8001410:	af00      	add	r7, sp, #0
 8001412:	f107 0c08 	add.w	ip, r7, #8
 8001416:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	spi_iis3dwb = spi;	//Setting the SPI handler for the IIS3DWB-sensor
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <IIS3DWB_INIT+0x40>)
 800141c:	4618      	mov	r0, r3
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	2264      	movs	r2, #100	; 0x64
 8001424:	4619      	mov	r1, r3
 8001426:	f005 f9dd 	bl	80067e4 <memcpy>
	cs_gpiox_iis3dwb = GPIOx;	//Setting the GPIO-handler for the IIS3DWB-sensor for the relevant PIN-bank
 800142a:	4a09      	ldr	r2, [pc, #36]	; (8001450 <IIS3DWB_INIT+0x44>)
 800142c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800142e:	6013      	str	r3, [r2, #0]
	cs_gpio_iis3dwb = GPIO_PIN;	//Setting the GPIO-PIN for the low-active chip select for the IIS3DWB-sensor
 8001430:	4a08      	ldr	r2, [pc, #32]	; (8001454 <IIS3DWB_INIT+0x48>)
 8001432:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001436:	8013      	strh	r3, [r2, #0]

	IIS3DWB_CS_HIGH();			//Setting the cs-signal high (LOW-ACTIVE!) for the default state; only set to low for transmitting or receiving
 8001438:	f7ff fe52 	bl	80010e0 <IIS3DWB_CS_HIGH>
//	IIS3DWB_3_4_SEL_HIGH();
	IIS3DWB_SET_CONFIG();
 800143c:	f7ff fe70 	bl	8001120 <IIS3DWB_SET_CONFIG>
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001448:	b004      	add	sp, #16
 800144a:	4770      	bx	lr
 800144c:	20000098 	.word	0x20000098
 8001450:	20000104 	.word	0x20000104
 8001454:	20000092 	.word	0x20000092

08001458 <iis3dwb_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis3dwb_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                           uint16_t len)
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	607a      	str	r2, [r7, #4]
 8001462:	461a      	mov	r2, r3
 8001464:	460b      	mov	r3, r1
 8001466:	72fb      	strb	r3, [r7, #11]
 8001468:	4613      	mov	r3, r2
 800146a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	685c      	ldr	r4, [r3, #4]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	6898      	ldr	r0, [r3, #8]
 8001474:	893b      	ldrh	r3, [r7, #8]
 8001476:	7af9      	ldrb	r1, [r7, #11]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	47a0      	blx	r4
 800147c:	6178      	str	r0, [r7, #20]
  return ret;
 800147e:	697b      	ldr	r3, [r7, #20]
}
 8001480:	4618      	mov	r0, r3
 8001482:	371c      	adds	r7, #28
 8001484:	46bd      	mov	sp, r7
 8001486:	bd90      	pop	{r4, r7, pc}

08001488 <iis3dwb_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis3dwb_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                            uint16_t len)
{
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b087      	sub	sp, #28
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	461a      	mov	r2, r3
 8001494:	460b      	mov	r3, r1
 8001496:	72fb      	strb	r3, [r7, #11]
 8001498:	4613      	mov	r3, r2
 800149a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681c      	ldr	r4, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6898      	ldr	r0, [r3, #8]
 80014a4:	893b      	ldrh	r3, [r7, #8]
 80014a6:	7af9      	ldrb	r1, [r7, #11]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	47a0      	blx	r4
 80014ac:	6178      	str	r0, [r7, #20]
  return ret;
 80014ae:	697b      	ldr	r3, [r7, #20]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	371c      	adds	r7, #28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd90      	pop	{r4, r7, pc}

080014b8 <iis3dwb_from_fs2g_to_mg>:
  * @{
  *
  */

float_t iis3dwb_from_fs2g_to_mg(int16_t lsb)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 80014c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ce:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80014e4 <iis3dwb_from_fs2g_to_mg+0x2c>
 80014d2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80014d6:	eeb0 0a67 	vmov.f32	s0, s15
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	3d79db23 	.word	0x3d79db23

080014e8 <iis3dwb_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_full_scale_set(stmdev_ctx_t *ctx,
                                    iis3dwb_fs_xl_t val)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80014f4:	f107 0208 	add.w	r2, r7, #8
 80014f8:	2301      	movs	r3, #1
 80014fa:	2110      	movs	r1, #16
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff ffab 	bl	8001458 <iis3dwb_read_reg>
 8001502:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d10f      	bne.n	800152a <iis3dwb_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 800150a:	78fb      	ldrb	r3, [r7, #3]
 800150c:	f003 0303 	and.w	r3, r3, #3
 8001510:	b2da      	uxtb	r2, r3
 8001512:	7a3b      	ldrb	r3, [r7, #8]
 8001514:	f362 0383 	bfi	r3, r2, #2, #2
 8001518:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL,
 800151a:	f107 0208 	add.w	r2, r7, #8
 800151e:	2301      	movs	r3, #1
 8001520:	2110      	movs	r1, #16
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff ffb0 	bl	8001488 <iis3dwb_write_reg>
 8001528:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl1_xl, 1);
  }
  return ret;
 800152a:	68fb      	ldr	r3, [r7, #12]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <iis3dwb_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_data_rate_set(stmdev_ctx_t *ctx,
                                   iis3dwb_odr_xl_t val)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8001540:	f107 0208 	add.w	r2, r7, #8
 8001544:	2301      	movs	r3, #1
 8001546:	2110      	movs	r1, #16
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff ff85 	bl	8001458 <iis3dwb_read_reg>
 800154e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10f      	bne.n	8001576 <iis3dwb_xl_data_rate_set+0x42>
    ctrl1_xl.xl_en= (uint8_t)val;
 8001556:	78fb      	ldrb	r3, [r7, #3]
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	b2da      	uxtb	r2, r3
 800155e:	7a3b      	ldrb	r3, [r7, #8]
 8001560:	f362 1347 	bfi	r3, r2, #5, #3
 8001564:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL,
 8001566:	f107 0208 	add.w	r2, r7, #8
 800156a:	2301      	movs	r3, #1
 800156c:	2110      	movs	r1, #16
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff ff8a 	bl	8001488 <iis3dwb_write_reg>
 8001574:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl1_xl, 1);
  }
  return ret;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <iis3dwb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 800158c:	f107 0208 	add.w	r2, r7, #8
 8001590:	2301      	movs	r3, #1
 8001592:	2112      	movs	r1, #18
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ff5f 	bl	8001458 <iis3dwb_read_reg>
 800159a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d10f      	bne.n	80015c2 <iis3dwb_block_data_update_set+0x42>
    ctrl3_c.bdu= (uint8_t)val;
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	7a3b      	ldrb	r3, [r7, #8]
 80015ac:	f362 1386 	bfi	r3, r2, #6, #1
 80015b0:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80015b2:	f107 0208 	add.w	r2, r7, #8
 80015b6:	2301      	movs	r3, #1
 80015b8:	2112      	movs	r1, #18
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ff64 	bl	8001488 <iis3dwb_write_reg>
 80015c0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80015c2:	68fb      	ldr	r3, [r7, #12]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <iis3dwb_xl_axis_selection_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_axis_selection_set(stmdev_ctx_t *ctx,
                                     iis3dwb_xl_axis_sel_t val)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl4_c_t ctrl4_c;
  iis3dwb_ctrl6_c_t ctrl6_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 80015d8:	f107 0210 	add.w	r2, r7, #16
 80015dc:	2301      	movs	r3, #1
 80015de:	2113      	movs	r1, #19
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ff39 	bl	8001458 <iis3dwb_read_reg>
 80015e6:	6178      	str	r0, [r7, #20]
  if(ret == 0){
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d110      	bne.n	8001610 <iis3dwb_xl_axis_selection_set+0x44>
    ctrl4_c._1ax_to_3regout = ( (uint8_t)val & 0x10U ) >> 4;
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	091b      	lsrs	r3, r3, #4
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	7c3b      	ldrb	r3, [r7, #16]
 80015fa:	f362 0300 	bfi	r3, r2, #0, #1
 80015fe:	743b      	strb	r3, [r7, #16]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8001600:	f107 0210 	add.w	r2, r7, #16
 8001604:	2301      	movs	r3, #1
 8001606:	2113      	movs	r1, #19
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ff3d 	bl	8001488 <iis3dwb_write_reg>
 800160e:	6178      	str	r0, [r7, #20]
  }
  if(ret == 0){
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d107      	bne.n	8001626 <iis3dwb_xl_axis_selection_set+0x5a>
    ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL6_C, (uint8_t*)&ctrl6_c, 1);
 8001616:	f107 020c 	add.w	r2, r7, #12
 800161a:	2301      	movs	r3, #1
 800161c:	2115      	movs	r1, #21
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ff1a 	bl	8001458 <iis3dwb_read_reg>
 8001624:	6178      	str	r0, [r7, #20]
  }
  if(ret == 0){
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d10f      	bne.n	800164c <iis3dwb_xl_axis_selection_set+0x80>
    ctrl6_c.xl_axis_sel = (uint8_t)val;
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	b2da      	uxtb	r2, r3
 8001634:	7b3b      	ldrb	r3, [r7, #12]
 8001636:	f362 0301 	bfi	r3, r2, #0, #2
 800163a:	733b      	strb	r3, [r7, #12]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL6_C, (uint8_t*)&ctrl6_c, 1);
 800163c:	f107 020c 	add.w	r2, r7, #12
 8001640:	2301      	movs	r3, #1
 8001642:	2115      	movs	r1, #21
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ff1f 	bl	8001488 <iis3dwb_write_reg>
 800164a:	6178      	str	r0, [r7, #20]
  }
  return ret;
 800164c:	697b      	ldr	r3, [r7, #20]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <iis3dwb_xl_flag_data_ready_get>:
  * @param  val    Change the values of xlda in reg STATUS_REG
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_flag_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  iis3dwb_status_reg_t status_reg;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_STATUS_REG,
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	2301      	movs	r3, #1
 8001666:	211e      	movs	r1, #30
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fef5 	bl	8001458 <iis3dwb_read_reg>
 800166e:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&status_reg, 1);
  *val = status_reg.xlda;
 8001670:	7a3b      	ldrb	r3, [r7, #8]
 8001672:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001676:	b2db      	uxtb	r3, r3
 8001678:	461a      	mov	r2, r3
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	701a      	strb	r2, [r3, #0]

  return ret;
 800167e:	68fb      	ldr	r3, [r7, #12]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <iis3dwb_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = iis3dwb_read_reg(ctx, IIS3DWB_OUTX_L_A, buff, 6);
 8001692:	2306      	movs	r3, #6
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	2128      	movs	r1, #40	; 0x28
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff fedd 	bl	8001458 <iis3dwb_read_reg>
 800169e:	60f8      	str	r0, [r7, #12]
  return ret;
 80016a0:	68fb      	ldr	r3, [r7, #12]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <iis3dwb_data_ready_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_data_ready_mode_set(stmdev_ctx_t *ctx,
                                      iis3dwb_dataready_pulsed_t val)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b084      	sub	sp, #16
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	460b      	mov	r3, r1
 80016b4:	70fb      	strb	r3, [r7, #3]
  iis3dwb_counter_bdr_reg1_t counter_bdr_reg1;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_COUNTER_BDR_REG1,
 80016b6:	f107 0208 	add.w	r2, r7, #8
 80016ba:	2301      	movs	r3, #1
 80016bc:	210b      	movs	r1, #11
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff feca 	bl	8001458 <iis3dwb_read_reg>
 80016c4:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&counter_bdr_reg1, 1);
  if(ret == 0){
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10f      	bne.n	80016ec <iis3dwb_data_ready_mode_set+0x42>
    counter_bdr_reg1.dataready_pulsed= (uint8_t)val;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	7a3b      	ldrb	r3, [r7, #8]
 80016d6:	f362 13c7 	bfi	r3, r2, #7, #1
 80016da:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_COUNTER_BDR_REG1,
 80016dc:	f107 0208 	add.w	r2, r7, #8
 80016e0:	2301      	movs	r3, #1
 80016e2:	210b      	movs	r1, #11
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fecf 	bl	8001488 <iis3dwb_write_reg>
 80016ea:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&counter_bdr_reg1, 1);
  }
  return ret;
 80016ec:	68fb      	ldr	r3, [r7, #12]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <iis3dwb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b084      	sub	sp, #16
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = iis3dwb_read_reg(ctx, IIS3DWB_WHO_AM_I, buff, 1);
 8001700:	2301      	movs	r3, #1
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	210f      	movs	r1, #15
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff fea6 	bl	8001458 <iis3dwb_read_reg>
 800170c:	60f8      	str	r0, [r7, #12]
  return ret;
 800170e:	68fb      	ldr	r3, [r7, #12]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <iis3dwb_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8001724:	f107 0208 	add.w	r2, r7, #8
 8001728:	2301      	movs	r3, #1
 800172a:	2112      	movs	r1, #18
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff fe93 	bl	8001458 <iis3dwb_read_reg>
 8001732:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10f      	bne.n	800175a <iis3dwb_reset_set+0x42>
    ctrl3_c.sw_reset= (uint8_t)val;
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	b2da      	uxtb	r2, r3
 8001742:	7a3b      	ldrb	r3, [r7, #8]
 8001744:	f362 0300 	bfi	r3, r2, #0, #1
 8001748:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 800174a:	f107 0208 	add.w	r2, r7, #8
 800174e:	2301      	movs	r3, #1
 8001750:	2112      	movs	r1, #18
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff fe98 	bl	8001488 <iis3dwb_write_reg>
 8001758:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800175a:	68fb      	ldr	r3, [r7, #12]
}
 800175c:	4618      	mov	r0, r3
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <iis3dwb_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 800176e:	f107 0208 	add.w	r2, r7, #8
 8001772:	2301      	movs	r3, #1
 8001774:	2112      	movs	r1, #18
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff fe6e 	bl	8001458 <iis3dwb_read_reg>
 800177c:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 800177e:	7a3b      	ldrb	r3, [r7, #8]
 8001780:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	461a      	mov	r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	701a      	strb	r2, [r3, #0]

  return ret;
 800178c:	68fb      	ldr	r3, [r7, #12]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <iis3dwb_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b084      	sub	sp, #16
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	460b      	mov	r3, r1
 80017a0:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80017a2:	f107 0208 	add.w	r2, r7, #8
 80017a6:	2301      	movs	r3, #1
 80017a8:	2112      	movs	r1, #18
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff fe54 	bl	8001458 <iis3dwb_read_reg>
 80017b0:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d10f      	bne.n	80017d8 <iis3dwb_auto_increment_set+0x42>
    ctrl3_c.if_inc= (uint8_t)val;
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	7a3b      	ldrb	r3, [r7, #8]
 80017c2:	f362 0382 	bfi	r3, r2, #2, #1
 80017c6:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80017c8:	f107 0208 	add.w	r2, r7, #8
 80017cc:	2301      	movs	r3, #1
 80017ce:	2112      	movs	r1, #18
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff fe59 	bl	8001488 <iis3dwb_write_reg>
 80017d6:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80017d8:	68fb      	ldr	r3, [r7, #12]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <iis3dwb_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	460b      	mov	r3, r1
 80017ec:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80017ee:	f107 0208 	add.w	r2, r7, #8
 80017f2:	2301      	movs	r3, #1
 80017f4:	2110      	movs	r1, #16
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff fe2e 	bl	8001458 <iis3dwb_read_reg>
 80017fc:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d10f      	bne.n	8001824 <iis3dwb_xl_filter_lp2_set+0x42>
    ctrl1_xl.lpf2_xl_en= (uint8_t)val;
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	b2da      	uxtb	r2, r3
 800180c:	7a3b      	ldrb	r3, [r7, #8]
 800180e:	f362 0341 	bfi	r3, r2, #1, #1
 8001812:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL,
 8001814:	f107 0208 	add.w	r2, r7, #8
 8001818:	2301      	movs	r3, #1
 800181a:	2110      	movs	r1, #16
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff fe33 	bl	8001488 <iis3dwb_write_reg>
 8001822:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl1_xl, 1);
  }
  return ret;
 8001824:	68fb      	ldr	r3, [r7, #12]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <iis3dwb_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                        iis3dwb_hp_slope_xl_en_t val)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	460b      	mov	r3, r1
 8001838:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  iis3dwb_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800183a:	f107 0210 	add.w	r2, r7, #16
 800183e:	2301      	movs	r3, #1
 8001840:	2110      	movs	r1, #16
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff fe08 	bl	8001458 <iis3dwb_read_reg>
 8001848:	6178      	str	r0, [r7, #20]
  if(ret == 0){
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d111      	bne.n	8001874 <iis3dwb_xl_hp_path_on_out_set+0x46>
    ctrl1_xl.lpf2_xl_en = ((uint8_t)val & 0x80U) >> 7;
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	09db      	lsrs	r3, r3, #7
 8001854:	b2db      	uxtb	r3, r3
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	b2da      	uxtb	r2, r3
 800185c:	7c3b      	ldrb	r3, [r7, #16]
 800185e:	f362 0341 	bfi	r3, r2, #1, #1
 8001862:	743b      	strb	r3, [r7, #16]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8001864:	f107 0210 	add.w	r2, r7, #16
 8001868:	2301      	movs	r3, #1
 800186a:	2110      	movs	r1, #16
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff fe0b 	bl	8001488 <iis3dwb_write_reg>
 8001872:	6178      	str	r0, [r7, #20]
  }
  if(ret == 0){
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d107      	bne.n	800188a <iis3dwb_xl_hp_path_on_out_set+0x5c>
    ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL8_XL, (uint8_t*)&ctrl8_xl, 1);
 800187a:	f107 020c 	add.w	r2, r7, #12
 800187e:	2301      	movs	r3, #1
 8001880:	2117      	movs	r1, #23
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff fde8 	bl	8001458 <iis3dwb_read_reg>
 8001888:	6178      	str	r0, [r7, #20]
  }
  if(ret == 0){
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d121      	bne.n	80018d4 <iis3dwb_xl_hp_path_on_out_set+0xa6>
    ctrl8_xl.fds = ((uint8_t)val & 0x10U) >> 4;
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	091b      	lsrs	r3, r3, #4
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	b2da      	uxtb	r2, r3
 800189a:	7b3b      	ldrb	r3, [r7, #12]
 800189c:	f362 0382 	bfi	r3, r2, #2, #1
 80018a0:	733b      	strb	r3, [r7, #12]
    ctrl8_xl.hp_ref_mode_xl = ((uint8_t)val & 0x20U) >> 5;
 80018a2:	78fb      	ldrb	r3, [r7, #3]
 80018a4:	095b      	lsrs	r3, r3, #5
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	f362 1304 	bfi	r3, r2, #4, #1
 80018b2:	733b      	strb	r3, [r7, #12]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	7b3b      	ldrb	r3, [r7, #12]
 80018be:	f362 1347 	bfi	r3, r2, #5, #3
 80018c2:	733b      	strb	r3, [r7, #12]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL8_XL, (uint8_t*)&ctrl8_xl, 1);
 80018c4:	f107 020c 	add.w	r2, r7, #12
 80018c8:	2301      	movs	r3, #1
 80018ca:	2117      	movs	r1, #23
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fddb 	bl	8001488 <iis3dwb_write_reg>
 80018d2:	6178      	str	r0, [r7, #20]
  }
  return ret;
 80018d4:	697b      	ldr	r3, [r7, #20]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <iis3dwb_i2c_interface_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_i2c_interface_set(stmdev_ctx_t *ctx,
                                    iis3dwb_i2c_disable_t val)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b084      	sub	sp, #16
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	460b      	mov	r3, r1
 80018e8:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 80018ea:	f107 0208 	add.w	r2, r7, #8
 80018ee:	2301      	movs	r3, #1
 80018f0:	2113      	movs	r1, #19
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff fdb0 	bl	8001458 <iis3dwb_read_reg>
 80018f8:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10f      	bne.n	8001920 <iis3dwb_i2c_interface_set+0x42>
    ctrl4_c.i2c_disable= (uint8_t)val;
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	b2da      	uxtb	r2, r3
 8001908:	7a3b      	ldrb	r3, [r7, #8]
 800190a:	f362 0382 	bfi	r3, r2, #2, #1
 800190e:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8001910:	f107 0208 	add.w	r2, r7, #8
 8001914:	2301      	movs	r3, #1
 8001916:	2113      	movs	r1, #19
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff fdb5 	bl	8001488 <iis3dwb_write_reg>
 800191e:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8001920:	68fb      	ldr	r3, [r7, #12]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <iis3dwb_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_pin_int1_route_set(stmdev_ctx_t *ctx,
                                     iis3dwb_pin_int1_route_t *val)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b084      	sub	sp, #16
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = iis3dwb_write_reg(ctx, IIS3DWB_INT1_CTRL,
                            (uint8_t*)&val->int1_ctrl, 1);
 8001934:	683a      	ldr	r2, [r7, #0]
  ret = iis3dwb_write_reg(ctx, IIS3DWB_INT1_CTRL,
 8001936:	2301      	movs	r3, #1
 8001938:	210d      	movs	r1, #13
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff fda4 	bl	8001488 <iis3dwb_write_reg>
 8001940:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d107      	bne.n	8001958 <iis3dwb_pin_int1_route_set+0x2e>
    ret = iis3dwb_write_reg(ctx, IIS3DWB_MD1_CFG,
                              (uint8_t*)&val->md1_cfg, 1);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	1c5a      	adds	r2, r3, #1
    ret = iis3dwb_write_reg(ctx, IIS3DWB_MD1_CFG,
 800194c:	2301      	movs	r3, #1
 800194e:	215e      	movs	r1, #94	; 0x5e
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fd99 	bl	8001488 <iis3dwb_write_reg>
 8001956:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8001958:	68fb      	ldr	r3, [r7, #12]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <iis3dwb_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	807b      	strh	r3, [r7, #2]
  iis3dwb_fifo_ctrl1_t fifo_ctrl1;
  iis3dwb_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_FIFO_CTRL2,
 800196e:	f107 020c 	add.w	r2, r7, #12
 8001972:	2301      	movs	r3, #1
 8001974:	2108      	movs	r1, #8
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff fd6e 	bl	8001458 <iis3dwb_read_reg>
 800197c:	6178      	str	r0, [r7, #20]
                           (uint8_t*)&fifo_ctrl2, 1);
  if(ret == 0){
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10a      	bne.n	800199a <iis3dwb_fifo_watermark_set+0x38>
    fifo_ctrl1.wtm = (uint8_t)(0x00FFU & val);
 8001984:	887b      	ldrh	r3, [r7, #2]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	743b      	strb	r3, [r7, #16]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_FIFO_CTRL1,
 800198a:	f107 0210 	add.w	r2, r7, #16
 800198e:	2301      	movs	r3, #1
 8001990:	2107      	movs	r1, #7
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff fd78 	bl	8001488 <iis3dwb_write_reg>
 8001998:	6178      	str	r0, [r7, #20]
                              (uint8_t*)&fifo_ctrl1, 1);
  }
  if(ret == 0){
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d111      	bne.n	80019c4 <iis3dwb_fifo_watermark_set+0x62>
    fifo_ctrl2.wtm = (uint8_t)(( 0x0100U & val ) >> 8);
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	0a1b      	lsrs	r3, r3, #8
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	7b3b      	ldrb	r3, [r7, #12]
 80019ae:	f362 0300 	bfi	r3, r2, #0, #1
 80019b2:	733b      	strb	r3, [r7, #12]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_FIFO_CTRL2,
 80019b4:	f107 020c 	add.w	r2, r7, #12
 80019b8:	2301      	movs	r3, #1
 80019ba:	2108      	movs	r1, #8
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff fd63 	bl	8001488 <iis3dwb_write_reg>
 80019c2:	6178      	str	r0, [r7, #20]
                              (uint8_t*)&fifo_ctrl2, 1);
  }
  return ret;
 80019c4:	697b      	ldr	r3, [r7, #20]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <iis3dwb_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                    iis3dwb_bdr_xl_t val)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b084      	sub	sp, #16
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	460b      	mov	r3, r1
 80019d8:	70fb      	strb	r3, [r7, #3]
  iis3dwb_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_FIFO_CTRL3,
 80019da:	f107 0208 	add.w	r2, r7, #8
 80019de:	2301      	movs	r3, #1
 80019e0:	2109      	movs	r1, #9
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fd38 	bl	8001458 <iis3dwb_read_reg>
 80019e8:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&fifo_ctrl3, 1);
  if(ret == 0){
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10f      	bne.n	8001a10 <iis3dwb_fifo_xl_batch_set+0x42>
    fifo_ctrl3.bdr_xl= (uint8_t)val;
 80019f0:	78fb      	ldrb	r3, [r7, #3]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	7a3b      	ldrb	r3, [r7, #8]
 80019fa:	f362 0303 	bfi	r3, r2, #0, #4
 80019fe:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_FIFO_CTRL3,
 8001a00:	f107 0208 	add.w	r2, r7, #8
 8001a04:	2301      	movs	r3, #1
 8001a06:	2109      	movs	r1, #9
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff fd3d 	bl	8001488 <iis3dwb_write_reg>
 8001a0e:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&fifo_ctrl3, 1);
  }
  return ret;
 8001a10:	68fb      	ldr	r3, [r7, #12]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <iis3dwb_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_fifo_mode_set(stmdev_ctx_t *ctx,
                                iis3dwb_fifo_mode_t val)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b084      	sub	sp, #16
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	460b      	mov	r3, r1
 8001a24:	70fb      	strb	r3, [r7, #3]
  iis3dwb_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_FIFO_CTRL4,
 8001a26:	f107 0208 	add.w	r2, r7, #8
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	210a      	movs	r1, #10
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff fd12 	bl	8001458 <iis3dwb_read_reg>
 8001a34:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&fifo_ctrl4, 1);
  if(ret == 0){
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d10f      	bne.n	8001a5c <iis3dwb_fifo_mode_set+0x42>
    fifo_ctrl4.fifo_mode= (uint8_t)val;
 8001a3c:	78fb      	ldrb	r3, [r7, #3]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	7a3b      	ldrb	r3, [r7, #8]
 8001a46:	f362 0302 	bfi	r3, r2, #0, #3
 8001a4a:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_FIFO_CTRL4,
 8001a4c:	f107 0208 	add.w	r2, r7, #8
 8001a50:	2301      	movs	r3, #1
 8001a52:	210a      	movs	r1, #10
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff fd17 	bl	8001488 <iis3dwb_write_reg>
 8001a5a:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&fifo_ctrl4, 1);
  }
  return ret;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b099      	sub	sp, #100	; 0x64
 8001a6c:	af18      	add	r7, sp, #96	; 0x60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a6e:	f000 fc18 	bl	80022a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a72:	f000 f827 	bl	8001ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a76:	f000 f951 	bl	8001d1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a7a:	f000 f8d9 	bl	8001c30 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001a7e:	f000 f873 	bl	8001b68 <MX_SPI2_Init>
  MX_DMA_Init();
 8001a82:	f000 f921 	bl	8001cc8 <MX_DMA_Init>
  MX_TIM17_Init();
 8001a86:	f000 f8ad 	bl	8001be4 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim17);
 8001a8a:	480b      	ldr	r0, [pc, #44]	; (8001ab8 <main+0x50>)
 8001a8c:	f003 fda8 	bl	80055e0 <HAL_TIM_Base_Start_IT>
  IIS3DWB_INIT(hspi2, SPI2_CS_GPIO_Port , SPI2_CS_Pin);
 8001a90:	4c0a      	ldr	r4, [pc, #40]	; (8001abc <main+0x54>)
 8001a92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a96:	9316      	str	r3, [sp, #88]	; 0x58
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <main+0x58>)
 8001a9a:	9315      	str	r3, [sp, #84]	; 0x54
 8001a9c:	4668      	mov	r0, sp
 8001a9e:	f104 0310 	add.w	r3, r4, #16
 8001aa2:	2254      	movs	r2, #84	; 0x54
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f004 fe9d 	bl	80067e4 <memcpy>
 8001aaa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001aae:	f7ff fcad 	bl	800140c <IIS3DWB_INIT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  IIS3DWB_MEASSURE();
 8001ab2:	f7ff fbdf 	bl	8001274 <IIS3DWB_MEASSURE>
 8001ab6:	e7fc      	b.n	8001ab2 <main+0x4a>
 8001ab8:	200001d8 	.word	0x200001d8
 8001abc:	20000114 	.word	0x20000114
 8001ac0:	48000400 	.word	0x48000400

08001ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b096      	sub	sp, #88	; 0x58
 8001ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	2244      	movs	r2, #68	; 0x44
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 fe94 	bl	8006800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad8:	463b      	mov	r3, r7
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ae6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001aea:	f001 f921 	bl	8002d30 <HAL_PWREx_ControlVoltageScaling>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001af4:	f000 f9f8 	bl	8001ee8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001af8:	2310      	movs	r3, #16
 8001afa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001afc:	2301      	movs	r3, #1
 8001afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001b04:	2360      	movs	r3, #96	; 0x60
 8001b06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b10:	2301      	movs	r3, #1
 8001b12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001b14:	231e      	movs	r3, #30
 8001b16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f001 f9a5 	bl	8002e78 <HAL_RCC_OscConfig>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001b34:	f000 f9d8 	bl	8001ee8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b38:	230f      	movs	r3, #15
 8001b3a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2102      	movs	r1, #2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f001 fdb7 	bl	80036c4 <HAL_RCC_ClockConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001b5c:	f000 f9c4 	bl	8001ee8 <Error_Handler>
  }
}
 8001b60:	bf00      	nop
 8001b62:	3758      	adds	r7, #88	; 0x58
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <MX_SPI2_Init+0x78>)
 8001b70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b72:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b7a:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b82:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b86:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b9a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001b9e:	2210      	movs	r2, #16
 8001ba0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001bb4:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001bb6:	2207      	movs	r2, #7
 8001bb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bba:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bc6:	4805      	ldr	r0, [pc, #20]	; (8001bdc <MX_SPI2_Init+0x74>)
 8001bc8:	f002 fda2 	bl	8004710 <HAL_SPI_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001bd2:	f000 f989 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000114 	.word	0x20000114
 8001be0:	40003800 	.word	0x40003800

08001be4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001be8:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001bea:	4a10      	ldr	r2, [pc, #64]	; (8001c2c <MX_TIM17_Init+0x48>)
 8001bec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6-1;
 8001bee:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001bf0:	2205      	movs	r2, #5
 8001bf2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000;
 8001bfa:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001bfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c00:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c08:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <MX_TIM17_Init+0x44>)
 8001c16:	f003 fc8b 	bl	8005530 <HAL_TIM_Base_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8001c20:	f000 f962 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200001d8 	.word	0x200001d8
 8001c2c:	40014800 	.word	0x40014800

08001c30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c34:	4b22      	ldr	r3, [pc, #136]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c36:	4a23      	ldr	r2, [pc, #140]	; (8001cc4 <MX_USART2_UART_Init+0x94>)
 8001c38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c3a:	4b21      	ldr	r3, [pc, #132]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c42:	4b1f      	ldr	r3, [pc, #124]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c48:	4b1d      	ldr	r3, [pc, #116]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c56:	220c      	movs	r2, #12
 8001c58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c5a:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c60:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c66:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c6c:	4b14      	ldr	r3, [pc, #80]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c72:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c78:	4811      	ldr	r0, [pc, #68]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c7a:	f003 ff21 	bl	8005ac0 <HAL_UART_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001c84:	f000 f930 	bl	8001ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c88:	2100      	movs	r1, #0
 8001c8a:	480d      	ldr	r0, [pc, #52]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c8c:	f004 fcb6 	bl	80065fc <HAL_UARTEx_SetTxFifoThreshold>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001c96:	f000 f927 	bl	8001ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4808      	ldr	r0, [pc, #32]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001c9e:	f004 fceb 	bl	8006678 <HAL_UARTEx_SetRxFifoThreshold>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001ca8:	f000 f91e 	bl	8001ee8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cac:	4804      	ldr	r0, [pc, #16]	; (8001cc0 <MX_USART2_UART_Init+0x90>)
 8001cae:	f004 fc6c 	bl	800658a <HAL_UARTEx_DisableFifoMode>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001cb8:	f000 f916 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000224 	.word	0x20000224
 8001cc4:	40004400 	.word	0x40004400

08001cc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001cce:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <MX_DMA_Init+0x50>)
 8001cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cd2:	4a11      	ldr	r2, [pc, #68]	; (8001d18 <MX_DMA_Init+0x50>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6493      	str	r3, [r2, #72]	; 0x48
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <MX_DMA_Init+0x50>)
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <MX_DMA_Init+0x50>)
 8001ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cea:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <MX_DMA_Init+0x50>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6493      	str	r3, [r2, #72]	; 0x48
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <MX_DMA_Init+0x50>)
 8001cf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	603b      	str	r3, [r7, #0]
 8001cfc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2100      	movs	r1, #0
 8001d02:	200b      	movs	r0, #11
 8001d04:	f000 fc41 	bl	800258a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d08:	200b      	movs	r0, #11
 8001d0a:	f000 fc5a 	bl	80025c2 <HAL_NVIC_EnableIRQ>

}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40021000 	.word	0x40021000

08001d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	609a      	str	r2, [r3, #8]
 8001d2e:	60da      	str	r2, [r3, #12]
 8001d30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d32:	4b58      	ldr	r3, [pc, #352]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d36:	4a57      	ldr	r2, [pc, #348]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d38:	f043 0308 	orr.w	r3, r3, #8
 8001d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d3e:	4b55      	ldr	r3, [pc, #340]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4a:	4b52      	ldr	r3, [pc, #328]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4e:	4a51      	ldr	r2, [pc, #324]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d56:	4b4f      	ldr	r3, [pc, #316]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5a:	f003 0310 	and.w	r3, r3, #16
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d62:	4b4c      	ldr	r3, [pc, #304]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d66:	4a4b      	ldr	r2, [pc, #300]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d68:	f043 0304 	orr.w	r3, r3, #4
 8001d6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d6e:	4b49      	ldr	r3, [pc, #292]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	f003 0304 	and.w	r3, r3, #4
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d7a:	4b46      	ldr	r3, [pc, #280]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7e:	4a45      	ldr	r2, [pc, #276]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d86:	4b43      	ldr	r3, [pc, #268]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d92:	4b40      	ldr	r3, [pc, #256]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d96:	4a3f      	ldr	r2, [pc, #252]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001d98:	f043 0320 	orr.w	r3, r3, #32
 8001d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d9e:	4b3d      	ldr	r3, [pc, #244]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da2:	f003 0320 	and.w	r3, r3, #32
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	4b3a      	ldr	r3, [pc, #232]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dae:	4a39      	ldr	r2, [pc, #228]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001db6:	4b37      	ldr	r3, [pc, #220]	; (8001e94 <MX_GPIO_Init+0x178>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	4834      	ldr	r0, [pc, #208]	; (8001e98 <MX_GPIO_Init+0x17c>)
 8001dc8:	f000 ff62 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEL_1_2_GPIO_Port, SEL_1_2_Pin, GPIO_PIN_RESET);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2101      	movs	r1, #1
 8001dd0:	4832      	ldr	r0, [pc, #200]	; (8001e9c <MX_GPIO_Init+0x180>)
 8001dd2:	f000 ff5d 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEL_3_4_GPIO_Port, SEL_3_4_Pin, GPIO_PIN_SET);
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ddc:	4830      	ldr	r0, [pc, #192]	; (8001ea0 <MX_GPIO_Init+0x184>)
 8001dde:	f000 ff57 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001de2:	2201      	movs	r2, #1
 8001de4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001de8:	482e      	ldr	r0, [pc, #184]	; (8001ea4 <MX_GPIO_Init+0x188>)
 8001dea:	f000 ff51 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df2:	2301      	movs	r3, #1
 8001df4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001dfe:	f107 031c 	add.w	r3, r7, #28
 8001e02:	4619      	mov	r1, r3
 8001e04:	4824      	ldr	r0, [pc, #144]	; (8001e98 <MX_GPIO_Init+0x17c>)
 8001e06:	f000 fdb1 	bl	800296c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT1_Pin */
  GPIO_InitStruct.Pin = SPI_INT1_Pin;
 8001e0a:	2320      	movs	r3, #32
 8001e0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e0e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(SPI_INT1_GPIO_Port, &GPIO_InitStruct);
 8001e18:	f107 031c 	add.w	r3, r7, #28
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4822      	ldr	r0, [pc, #136]	; (8001ea8 <MX_GPIO_Init+0x18c>)
 8001e20:	f000 fda4 	bl	800296c <HAL_GPIO_Init>

  /*Configure GPIO pin : SEL_1_2_Pin */
  GPIO_InitStruct.Pin = SEL_1_2_Pin;
 8001e24:	2301      	movs	r3, #1
 8001e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SEL_1_2_GPIO_Port, &GPIO_InitStruct);
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4818      	ldr	r0, [pc, #96]	; (8001e9c <MX_GPIO_Init+0x180>)
 8001e3c:	f000 fd96 	bl	800296c <HAL_GPIO_Init>

  /*Configure GPIO pin : SEL_3_4_Pin */
  GPIO_InitStruct.Pin = SEL_3_4_Pin;
 8001e40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e46:	2301      	movs	r3, #1
 8001e48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SEL_3_4_GPIO_Port, &GPIO_InitStruct);
 8001e52:	f107 031c 	add.w	r3, r7, #28
 8001e56:	4619      	mov	r1, r3
 8001e58:	4811      	ldr	r0, [pc, #68]	; (8001ea0 <MX_GPIO_Init+0x184>)
 8001e5a:	f000 fd87 	bl	800296c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001e5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e64:	2301      	movs	r3, #1
 8001e66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001e70:	f107 031c 	add.w	r3, r7, #28
 8001e74:	4619      	mov	r1, r3
 8001e76:	480b      	ldr	r0, [pc, #44]	; (8001ea4 <MX_GPIO_Init+0x188>)
 8001e78:	f000 fd78 	bl	800296c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2017      	movs	r0, #23
 8001e82:	f000 fb82 	bl	800258a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e86:	2017      	movs	r0, #23
 8001e88:	f000 fb9b 	bl	80025c2 <HAL_NVIC_EnableIRQ>

}
 8001e8c:	bf00      	nop
 8001e8e:	3730      	adds	r7, #48	; 0x30
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000
 8001e98:	48001000 	.word	0x48001000
 8001e9c:	48001800 	.word	0x48001800
 8001ea0:	48001400 	.word	0x48001400
 8001ea4:	48000400 	.word	0x48000400
 8001ea8:	48000800 	.word	0x48000800

08001eac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

//Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]

	//Check which version of the timer triggered this callback
	if(htim==&htim17){

	}
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==SPI_INT1_Pin){
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	2b20      	cmp	r3, #32
 8001ece:	d104      	bne.n	8001eda <HAL_GPIO_EXTI_Callback+0x1a>
		//HAL_GPIO_TogglePin(LED1_GPIO_Port , LED1_Pin );
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2102      	movs	r1, #2
 8001ed4:	4803      	ldr	r0, [pc, #12]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x24>)
 8001ed6:	f000 fedb 	bl	8002c90 <HAL_GPIO_WritePin>
	}
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	48001000 	.word	0x48001000

08001ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eec:	b672      	cpsid	i
}
 8001eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ef0:	e7fe      	b.n	8001ef0 <Error_Handler+0x8>
	...

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <HAL_MspInit+0x44>)
 8001efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001efe:	4a0e      	ldr	r2, [pc, #56]	; (8001f38 <HAL_MspInit+0x44>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6613      	str	r3, [r2, #96]	; 0x60
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <HAL_MspInit+0x44>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_MspInit+0x44>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_MspInit+0x44>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_MspInit+0x44>)
 8001f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000

08001f3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a39      	ldr	r2, [pc, #228]	; (8002040 <HAL_SPI_MspInit+0x104>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d16c      	bne.n	8002038 <HAL_SPI_MspInit+0xfc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f5e:	4b39      	ldr	r3, [pc, #228]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f62:	4a38      	ldr	r2, [pc, #224]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f68:	6593      	str	r3, [r2, #88]	; 0x58
 8001f6a:	4b36      	ldr	r3, [pc, #216]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f76:	4b33      	ldr	r3, [pc, #204]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7a:	4a32      	ldr	r2, [pc, #200]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f7c:	f043 0308 	orr.w	r3, r3, #8
 8001f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f82:	4b30      	ldr	r3, [pc, #192]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8e:	4b2d      	ldr	r3, [pc, #180]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	4a2c      	ldr	r2, [pc, #176]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9a:	4b2a      	ldr	r3, [pc, #168]	; (8002044 <HAL_SPI_MspInit+0x108>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1;
 8001fa6:	230a      	movs	r3, #10
 8001fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4821      	ldr	r0, [pc, #132]	; (8002048 <HAL_SPI_MspInit+0x10c>)
 8001fc2:	f000 fcd3 	bl	800296c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001fc6:	2308      	movs	r3, #8
 8001fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	481a      	ldr	r0, [pc, #104]	; (800204c <HAL_SPI_MspInit+0x110>)
 8001fe2:	f000 fcc3 	bl	800296c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel1;
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8001fe8:	4a1a      	ldr	r2, [pc, #104]	; (8002054 <HAL_SPI_MspInit+0x118>)
 8001fea:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001fec:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff8:	4b15      	ldr	r3, [pc, #84]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ffe:	4b14      	ldr	r3, [pc, #80]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002000:	2280      	movs	r2, #128	; 0x80
 8002002:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002004:	4b12      	ldr	r3, [pc, #72]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <HAL_SPI_MspInit+0x114>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002010:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002012:	2220      	movs	r2, #32
 8002014:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002016:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002018:	2200      	movs	r2, #0
 800201a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800201c:	480c      	ldr	r0, [pc, #48]	; (8002050 <HAL_SPI_MspInit+0x114>)
 800201e:	f000 faeb 	bl	80025f8 <HAL_DMA_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_SPI_MspInit+0xf0>
    {
      Error_Handler();
 8002028:	f7ff ff5e 	bl	8001ee8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a08      	ldr	r2, [pc, #32]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002030:	659a      	str	r2, [r3, #88]	; 0x58
 8002032:	4a07      	ldr	r2, [pc, #28]	; (8002050 <HAL_SPI_MspInit+0x114>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	; 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40003800 	.word	0x40003800
 8002044:	40021000 	.word	0x40021000
 8002048:	48000c00 	.word	0x48000c00
 800204c:	48000800 	.word	0x48000800
 8002050:	20000178 	.word	0x20000178
 8002054:	40020008 	.word	0x40020008

08002058 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0d      	ldr	r2, [pc, #52]	; (800209c <HAL_TIM_Base_MspInit+0x44>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d113      	bne.n	8002092 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <HAL_TIM_Base_MspInit+0x48>)
 800206c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800206e:	4a0c      	ldr	r2, [pc, #48]	; (80020a0 <HAL_TIM_Base_MspInit+0x48>)
 8002070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002074:	6613      	str	r3, [r2, #96]	; 0x60
 8002076:	4b0a      	ldr	r3, [pc, #40]	; (80020a0 <HAL_TIM_Base_MspInit+0x48>)
 8002078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800207a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2100      	movs	r1, #0
 8002086:	201a      	movs	r0, #26
 8002088:	f000 fa7f 	bl	800258a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800208c:	201a      	movs	r0, #26
 800208e:	f000 fa98 	bl	80025c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002092:	bf00      	nop
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40014800 	.word	0x40014800
 80020a0:	40021000 	.word	0x40021000

080020a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b0b0      	sub	sp, #192	; 0xc0
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	229c      	movs	r2, #156	; 0x9c
 80020c2:	2100      	movs	r1, #0
 80020c4:	4618      	mov	r0, r3
 80020c6:	f004 fb9b 	bl	8006800 <memset>
  if(huart->Instance==USART2)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a21      	ldr	r2, [pc, #132]	; (8002154 <HAL_UART_MspInit+0xb0>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d13a      	bne.n	800214a <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020d4:	2302      	movs	r3, #2
 80020d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020d8:	2300      	movs	r3, #0
 80020da:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020dc:	f107 0310 	add.w	r3, r7, #16
 80020e0:	4618      	mov	r0, r3
 80020e2:	f001 fd9d 	bl	8003c20 <HAL_RCCEx_PeriphCLKConfig>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020ec:	f7ff fefc 	bl	8001ee8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020f0:	4b19      	ldr	r3, [pc, #100]	; (8002158 <HAL_UART_MspInit+0xb4>)
 80020f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f4:	4a18      	ldr	r2, [pc, #96]	; (8002158 <HAL_UART_MspInit+0xb4>)
 80020f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020fa:	6593      	str	r3, [r2, #88]	; 0x58
 80020fc:	4b16      	ldr	r3, [pc, #88]	; (8002158 <HAL_UART_MspInit+0xb4>)
 80020fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002108:	4b13      	ldr	r3, [pc, #76]	; (8002158 <HAL_UART_MspInit+0xb4>)
 800210a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210c:	4a12      	ldr	r2, [pc, #72]	; (8002158 <HAL_UART_MspInit+0xb4>)
 800210e:	f043 0308 	orr.w	r3, r3, #8
 8002112:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002114:	4b10      	ldr	r3, [pc, #64]	; (8002158 <HAL_UART_MspInit+0xb4>)
 8002116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8002120:	2360      	movs	r3, #96	; 0x60
 8002122:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002132:	2303      	movs	r3, #3
 8002134:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002138:	2307      	movs	r3, #7
 800213a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800213e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002142:	4619      	mov	r1, r3
 8002144:	4805      	ldr	r0, [pc, #20]	; (800215c <HAL_UART_MspInit+0xb8>)
 8002146:	f000 fc11 	bl	800296c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800214a:	bf00      	nop
 800214c:	37c0      	adds	r7, #192	; 0xc0
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40004400 	.word	0x40004400
 8002158:	40021000 	.word	0x40021000
 800215c:	48000c00 	.word	0x48000c00

08002160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002164:	e7fe      	b.n	8002164 <NMI_Handler+0x4>

08002166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800216a:	e7fe      	b.n	800216a <HardFault_Handler+0x4>

0800216c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002170:	e7fe      	b.n	8002170 <MemManage_Handler+0x4>

08002172 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <BusFault_Handler+0x4>

08002178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <UsageFault_Handler+0x4>

0800217e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ac:	f000 f8ce 	bl	800234c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80021b8:	4802      	ldr	r0, [pc, #8]	; (80021c4 <DMA1_Channel1_IRQHandler+0x10>)
 80021ba:	f000 fac5 	bl	8002748 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000178 	.word	0x20000178

080021c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPI_INT1_Pin);
 80021cc:	2020      	movs	r0, #32
 80021ce:	f000 fd77 	bl	8002cc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80021dc:	4802      	ldr	r0, [pc, #8]	; (80021e8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80021de:	f003 fa6f 	bl	80056c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200001d8 	.word	0x200001d8

080021ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021f0:	4b15      	ldr	r3, [pc, #84]	; (8002248 <SystemInit+0x5c>)
 80021f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f6:	4a14      	ldr	r2, [pc, #80]	; (8002248 <SystemInit+0x5c>)
 80021f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <SystemInit+0x60>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a11      	ldr	r2, [pc, #68]	; (800224c <SystemInit+0x60>)
 8002206:	f043 0301 	orr.w	r3, r3, #1
 800220a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <SystemInit+0x60>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <SystemInit+0x60>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a0d      	ldr	r2, [pc, #52]	; (800224c <SystemInit+0x60>)
 8002218:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800221c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002220:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <SystemInit+0x60>)
 8002224:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002228:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800222a:	4b08      	ldr	r3, [pc, #32]	; (800224c <SystemInit+0x60>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a07      	ldr	r2, [pc, #28]	; (800224c <SystemInit+0x60>)
 8002230:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002234:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <SystemInit+0x60>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00
 800224c:	40021000 	.word	0x40021000

08002250 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002288 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002254:	f7ff ffca 	bl	80021ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002258:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800225a:	e003      	b.n	8002264 <LoopCopyDataInit>

0800225c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800225c:	4b0b      	ldr	r3, [pc, #44]	; (800228c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800225e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002260:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002262:	3104      	adds	r1, #4

08002264 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002264:	480a      	ldr	r0, [pc, #40]	; (8002290 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002266:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002268:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800226a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800226c:	d3f6      	bcc.n	800225c <CopyDataInit>
	ldr	r2, =_sbss
 800226e:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002270:	e002      	b.n	8002278 <LoopFillZerobss>

08002272 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002272:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002274:	f842 3b04 	str.w	r3, [r2], #4

08002278 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <LoopForever+0x16>)
	cmp	r2, r3
 800227a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800227c:	d3f9      	bcc.n	8002272 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800227e:	f004 fa8d 	bl	800679c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002282:	f7ff fbf1 	bl	8001a68 <main>

08002286 <LoopForever>:

LoopForever:
    b LoopForever
 8002286:	e7fe      	b.n	8002286 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002288:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 800228c:	08007860 	.word	0x08007860
	ldr	r0, =_sdata
 8002290:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002294:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8002298:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 800229c:	200002b8 	.word	0x200002b8

080022a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022a0:	e7fe      	b.n	80022a0 <ADC1_IRQHandler>

080022a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022ac:	2003      	movs	r0, #3
 80022ae:	f000 f961 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022b2:	2000      	movs	r0, #0
 80022b4:	f000 f80e 	bl	80022d4 <HAL_InitTick>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	e001      	b.n	80022c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022c4:	f7ff fe16 	bl	8001ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022c8:	79fb      	ldrb	r3, [r7, #7]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022e0:	4b17      	ldr	r3, [pc, #92]	; (8002340 <HAL_InitTick+0x6c>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d023      	beq.n	8002330 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022e8:	4b16      	ldr	r3, [pc, #88]	; (8002344 <HAL_InitTick+0x70>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b14      	ldr	r3, [pc, #80]	; (8002340 <HAL_InitTick+0x6c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4619      	mov	r1, r3
 80022f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 f96d 	bl	80025de <HAL_SYSTICK_Config>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10f      	bne.n	800232a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d809      	bhi.n	8002324 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f000 f937 	bl	800258a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800231c:	4a0a      	ldr	r2, [pc, #40]	; (8002348 <HAL_InitTick+0x74>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	e007      	b.n	8002334 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
 8002328:	e004      	b.n	8002334 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	e001      	b.n	8002334 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000008 	.word	0x20000008
 8002344:	20000000 	.word	0x20000000
 8002348:	20000004 	.word	0x20000004

0800234c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <HAL_IncTick+0x20>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_IncTick+0x24>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	; (8002370 <HAL_IncTick+0x24>)
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000008 	.word	0x20000008
 8002370:	200002b4 	.word	0x200002b4

08002374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b03      	ldr	r3, [pc, #12]	; (8002388 <HAL_GetTick+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	200002b4 	.word	0x200002b4

0800238c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d005      	beq.n	80023b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_Delay+0x44>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4413      	add	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b2:	bf00      	nop
 80023b4:	f7ff ffde 	bl	8002374 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d8f7      	bhi.n	80023b4 <HAL_Delay+0x28>
  {
  }
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000008 	.word	0x20000008

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002406:	4a04      	ldr	r2, [pc, #16]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	60d3      	str	r3, [r2, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	; (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	db0b      	blt.n	8002462 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4907      	ldr	r1, [pc, #28]	; (8002470 <__NVIC_EnableIRQ+0x38>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2001      	movs	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	; (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	; (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	; 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3b01      	subs	r3, #1
 800253c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002540:	d301      	bcc.n	8002546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002542:	2301      	movs	r3, #1
 8002544:	e00f      	b.n	8002566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002546:	4a0a      	ldr	r2, [pc, #40]	; (8002570 <SysTick_Config+0x40>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3b01      	subs	r3, #1
 800254c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800254e:	210f      	movs	r1, #15
 8002550:	f04f 30ff 	mov.w	r0, #4294967295
 8002554:	f7ff ff8e 	bl	8002474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002558:	4b05      	ldr	r3, [pc, #20]	; (8002570 <SysTick_Config+0x40>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <SysTick_Config+0x40>)
 8002560:	2207      	movs	r2, #7
 8002562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	e000e010 	.word	0xe000e010

08002574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ff29 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b086      	sub	sp, #24
 800258e:	af00      	add	r7, sp, #0
 8002590:	4603      	mov	r3, r0
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800259c:	f7ff ff3e 	bl	800241c <__NVIC_GetPriorityGrouping>
 80025a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	6978      	ldr	r0, [r7, #20]
 80025a8:	f7ff ff8e 	bl	80024c8 <NVIC_EncodePriority>
 80025ac:	4602      	mov	r2, r0
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff5d 	bl	8002474 <__NVIC_SetPriority>
}
 80025ba:	bf00      	nop
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ff31 	bl	8002438 <__NVIC_EnableIRQ>
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff ffa2 	bl	8002530 <SysTick_Config>
 80025ec:	4603      	mov	r3, r0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e08d      	b.n	8002726 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	4b47      	ldr	r3, [pc, #284]	; (8002730 <HAL_DMA_Init+0x138>)
 8002612:	429a      	cmp	r2, r3
 8002614:	d80f      	bhi.n	8002636 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	461a      	mov	r2, r3
 800261c:	4b45      	ldr	r3, [pc, #276]	; (8002734 <HAL_DMA_Init+0x13c>)
 800261e:	4413      	add	r3, r2
 8002620:	4a45      	ldr	r2, [pc, #276]	; (8002738 <HAL_DMA_Init+0x140>)
 8002622:	fba2 2303 	umull	r2, r3, r2, r3
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	009a      	lsls	r2, r3, #2
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a42      	ldr	r2, [pc, #264]	; (800273c <HAL_DMA_Init+0x144>)
 8002632:	641a      	str	r2, [r3, #64]	; 0x40
 8002634:	e00e      	b.n	8002654 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	4b40      	ldr	r3, [pc, #256]	; (8002740 <HAL_DMA_Init+0x148>)
 800263e:	4413      	add	r3, r2
 8002640:	4a3d      	ldr	r2, [pc, #244]	; (8002738 <HAL_DMA_Init+0x140>)
 8002642:	fba2 2303 	umull	r2, r3, r2, r3
 8002646:	091b      	lsrs	r3, r3, #4
 8002648:	009a      	lsls	r2, r3, #2
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a3c      	ldr	r2, [pc, #240]	; (8002744 <HAL_DMA_Init+0x14c>)
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800266a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800266e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	4313      	orrs	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8fe 	bl	80028a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026b4:	d102      	bne.n	80026bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026d0:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d010      	beq.n	80026fc <HAL_DMA_Init+0x104>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d80c      	bhi.n	80026fc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f91e 	bl	8002924 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80026f8:	605a      	str	r2, [r3, #4]
 80026fa:	e008      	b.n	800270e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40020407 	.word	0x40020407
 8002734:	bffdfff8 	.word	0xbffdfff8
 8002738:	cccccccd 	.word	0xcccccccd
 800273c:	40020000 	.word	0x40020000
 8002740:	bffdfbf8 	.word	0xbffdfbf8
 8002744:	40020400 	.word	0x40020400

08002748 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002764:	f003 031c 	and.w	r3, r3, #28
 8002768:	2204      	movs	r2, #4
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d026      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x7a>
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	2b00      	cmp	r3, #0
 800277c:	d021      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d107      	bne.n	800279c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0204 	bic.w	r2, r2, #4
 800279a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a0:	f003 021c 	and.w	r2, r3, #28
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	2104      	movs	r1, #4
 80027aa:	fa01 f202 	lsl.w	r2, r1, r2
 80027ae:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d071      	beq.n	800289c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80027c0:	e06c      	b.n	800289c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	f003 031c 	and.w	r3, r3, #28
 80027ca:	2202      	movs	r2, #2
 80027cc:	409a      	lsls	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d02e      	beq.n	8002834 <HAL_DMA_IRQHandler+0xec>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d029      	beq.n	8002834 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0320 	and.w	r3, r3, #32
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10b      	bne.n	8002806 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 020a 	bic.w	r2, r2, #10
 80027fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280a:	f003 021c 	and.w	r2, r3, #28
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	2102      	movs	r1, #2
 8002814:	fa01 f202 	lsl.w	r2, r1, r2
 8002818:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	2b00      	cmp	r3, #0
 8002828:	d038      	beq.n	800289c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002832:	e033      	b.n	800289c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002838:	f003 031c 	and.w	r3, r3, #28
 800283c:	2208      	movs	r2, #8
 800283e:	409a      	lsls	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4013      	ands	r3, r2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d02a      	beq.n	800289e <HAL_DMA_IRQHandler+0x156>
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 0308 	and.w	r3, r3, #8
 800284e:	2b00      	cmp	r3, #0
 8002850:	d025      	beq.n	800289e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 020e 	bic.w	r2, r2, #14
 8002860:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f003 021c 	and.w	r2, r3, #28
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	2101      	movs	r1, #1
 8002870:	fa01 f202 	lsl.w	r2, r1, r2
 8002874:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800289c:	bf00      	nop
 800289e:	bf00      	nop
}
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	461a      	mov	r2, r3
 80028b6:	4b17      	ldr	r3, [pc, #92]	; (8002914 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d80a      	bhi.n	80028d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028c8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6493      	str	r3, [r2, #72]	; 0x48
 80028d0:	e007      	b.n	80028e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	089b      	lsrs	r3, r3, #2
 80028d8:	009a      	lsls	r2, r3, #2
 80028da:	4b0f      	ldr	r3, [pc, #60]	; (8002918 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80028dc:	4413      	add	r3, r2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	3b08      	subs	r3, #8
 80028ea:	4a0c      	ldr	r2, [pc, #48]	; (800291c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80028ec:	fba2 2303 	umull	r2, r3, r2, r3
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a0a      	ldr	r2, [pc, #40]	; (8002920 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80028f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f003 031f 	and.w	r3, r3, #31
 8002900:	2201      	movs	r2, #1
 8002902:	409a      	lsls	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002908:	bf00      	nop
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	40020407 	.word	0x40020407
 8002918:	4002081c 	.word	0x4002081c
 800291c:	cccccccd 	.word	0xcccccccd
 8002920:	40020880 	.word	0x40020880

08002924 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002938:	4413      	add	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	461a      	mov	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a08      	ldr	r2, [pc, #32]	; (8002968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002946:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	3b01      	subs	r3, #1
 800294c:	f003 0303 	and.w	r3, r3, #3
 8002950:	2201      	movs	r2, #1
 8002952:	409a      	lsls	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002958:	bf00      	nop
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	1000823f 	.word	0x1000823f
 8002968:	40020940 	.word	0x40020940

0800296c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800296c:	b480      	push	{r7}
 800296e:	b087      	sub	sp, #28
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800297a:	e166      	b.n	8002c4a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2101      	movs	r1, #1
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	fa01 f303 	lsl.w	r3, r1, r3
 8002988:	4013      	ands	r3, r2
 800298a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 8158 	beq.w	8002c44 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	2b01      	cmp	r3, #1
 800299e:	d005      	beq.n	80029ac <HAL_GPIO_Init+0x40>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d130      	bne.n	8002a0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	4013      	ands	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029e2:	2201      	movs	r2, #1
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4013      	ands	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	f003 0201 	and.w	r2, r3, #1
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b03      	cmp	r3, #3
 8002a18:	d017      	beq.n	8002a4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2203      	movs	r2, #3
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d123      	bne.n	8002a9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	08da      	lsrs	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3208      	adds	r2, #8
 8002a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	4013      	ands	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	691a      	ldr	r2, [r3, #16]
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	08da      	lsrs	r2, r3, #3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3208      	adds	r2, #8
 8002a98:	6939      	ldr	r1, [r7, #16]
 8002a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0203 	and.w	r2, r3, #3
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 80b2 	beq.w	8002c44 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae0:	4b61      	ldr	r3, [pc, #388]	; (8002c68 <HAL_GPIO_Init+0x2fc>)
 8002ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae4:	4a60      	ldr	r2, [pc, #384]	; (8002c68 <HAL_GPIO_Init+0x2fc>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6613      	str	r3, [r2, #96]	; 0x60
 8002aec:	4b5e      	ldr	r3, [pc, #376]	; (8002c68 <HAL_GPIO_Init+0x2fc>)
 8002aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002af8:	4a5c      	ldr	r2, [pc, #368]	; (8002c6c <HAL_GPIO_Init+0x300>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	089b      	lsrs	r3, r3, #2
 8002afe:	3302      	adds	r3, #2
 8002b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f003 0303 	and.w	r3, r3, #3
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	220f      	movs	r2, #15
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b22:	d02b      	beq.n	8002b7c <HAL_GPIO_Init+0x210>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a52      	ldr	r2, [pc, #328]	; (8002c70 <HAL_GPIO_Init+0x304>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d025      	beq.n	8002b78 <HAL_GPIO_Init+0x20c>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a51      	ldr	r2, [pc, #324]	; (8002c74 <HAL_GPIO_Init+0x308>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d01f      	beq.n	8002b74 <HAL_GPIO_Init+0x208>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a50      	ldr	r2, [pc, #320]	; (8002c78 <HAL_GPIO_Init+0x30c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d019      	beq.n	8002b70 <HAL_GPIO_Init+0x204>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a4f      	ldr	r2, [pc, #316]	; (8002c7c <HAL_GPIO_Init+0x310>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_GPIO_Init+0x200>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a4e      	ldr	r2, [pc, #312]	; (8002c80 <HAL_GPIO_Init+0x314>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d00d      	beq.n	8002b68 <HAL_GPIO_Init+0x1fc>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a4d      	ldr	r2, [pc, #308]	; (8002c84 <HAL_GPIO_Init+0x318>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d007      	beq.n	8002b64 <HAL_GPIO_Init+0x1f8>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a4c      	ldr	r2, [pc, #304]	; (8002c88 <HAL_GPIO_Init+0x31c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d101      	bne.n	8002b60 <HAL_GPIO_Init+0x1f4>
 8002b5c:	2307      	movs	r3, #7
 8002b5e:	e00e      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b60:	2308      	movs	r3, #8
 8002b62:	e00c      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b64:	2306      	movs	r3, #6
 8002b66:	e00a      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b68:	2305      	movs	r3, #5
 8002b6a:	e008      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	e006      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b70:	2303      	movs	r3, #3
 8002b72:	e004      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e002      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <HAL_GPIO_Init+0x212>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	f002 0203 	and.w	r2, r2, #3
 8002b84:	0092      	lsls	r2, r2, #2
 8002b86:	4093      	lsls	r3, r2
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b8e:	4937      	ldr	r1, [pc, #220]	; (8002c6c <HAL_GPIO_Init+0x300>)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	089b      	lsrs	r3, r3, #2
 8002b94:	3302      	adds	r3, #2
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b9c:	4b3b      	ldr	r3, [pc, #236]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bc0:	4a32      	ldr	r2, [pc, #200]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002bc6:	4b31      	ldr	r3, [pc, #196]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bea:	4a28      	ldr	r2, [pc, #160]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bf0:	4b26      	ldr	r3, [pc, #152]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c14:	4a1d      	ldr	r2, [pc, #116]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c1a:	4b1c      	ldr	r3, [pc, #112]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c3e:	4a13      	ldr	r2, [pc, #76]	; (8002c8c <HAL_GPIO_Init+0x320>)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	3301      	adds	r3, #1
 8002c48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f47f ae91 	bne.w	800297c <HAL_GPIO_Init+0x10>
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	371c      	adds	r7, #28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010000 	.word	0x40010000
 8002c70:	48000400 	.word	0x48000400
 8002c74:	48000800 	.word	0x48000800
 8002c78:	48000c00 	.word	0x48000c00
 8002c7c:	48001000 	.word	0x48001000
 8002c80:	48001400 	.word	0x48001400
 8002c84:	48001800 	.word	0x48001800
 8002c88:	48001c00 	.word	0x48001c00
 8002c8c:	40010400 	.word	0x40010400

08002c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	807b      	strh	r3, [r7, #2]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ca0:	787b      	ldrb	r3, [r7, #1]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ca6:	887a      	ldrh	r2, [r7, #2]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cae:	887a      	ldrh	r2, [r7, #2]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ccc:	695a      	ldr	r2, [r3, #20]
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d006      	beq.n	8002ce4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002cd6:	4a05      	ldr	r2, [pc, #20]	; (8002cec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff f8ee 	bl	8001ec0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ce4:	bf00      	nop
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40010400 	.word	0x40010400

08002cf0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cf4:	4b0d      	ldr	r3, [pc, #52]	; (8002d2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002cfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d00:	d102      	bne.n	8002d08 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d06:	e00b      	b.n	8002d20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002d08:	4b08      	ldr	r3, [pc, #32]	; (8002d2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d16:	d102      	bne.n	8002d1e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002d18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d1c:	e000      	b.n	8002d20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002d1e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40007000 	.word	0x40007000

08002d30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d141      	bne.n	8002dc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d3e:	4b4b      	ldr	r3, [pc, #300]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d4a:	d131      	bne.n	8002db0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d4c:	4b47      	ldr	r3, [pc, #284]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d52:	4a46      	ldr	r2, [pc, #280]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d5c:	4b43      	ldr	r3, [pc, #268]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d64:	4a41      	ldr	r2, [pc, #260]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002d6c:	4b40      	ldr	r3, [pc, #256]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2232      	movs	r2, #50	; 0x32
 8002d72:	fb02 f303 	mul.w	r3, r2, r3
 8002d76:	4a3f      	ldr	r2, [pc, #252]	; (8002e74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d78:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7c:	0c9b      	lsrs	r3, r3, #18
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d82:	e002      	b.n	8002d8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d8a:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d96:	d102      	bne.n	8002d9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f2      	bne.n	8002d84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d9e:	4b33      	ldr	r3, [pc, #204]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002daa:	d158      	bne.n	8002e5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e057      	b.n	8002e60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002db6:	4a2d      	ldr	r2, [pc, #180]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002dc0:	e04d      	b.n	8002e5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dc8:	d141      	bne.n	8002e4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dca:	4b28      	ldr	r3, [pc, #160]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd6:	d131      	bne.n	8002e3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dd8:	4b24      	ldr	r3, [pc, #144]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dde:	4a23      	ldr	r2, [pc, #140]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002de8:	4b20      	ldr	r3, [pc, #128]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002df0:	4a1e      	ldr	r2, [pc, #120]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002df6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002df8:	4b1d      	ldr	r3, [pc, #116]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2232      	movs	r2, #50	; 0x32
 8002dfe:	fb02 f303 	mul.w	r3, r2, r3
 8002e02:	4a1c      	ldr	r2, [pc, #112]	; (8002e74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e04:	fba2 2303 	umull	r2, r3, r2, r3
 8002e08:	0c9b      	lsrs	r3, r3, #18
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e0e:	e002      	b.n	8002e16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	3b01      	subs	r3, #1
 8002e14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e16:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e22:	d102      	bne.n	8002e2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f2      	bne.n	8002e10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e36:	d112      	bne.n	8002e5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e011      	b.n	8002e60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e42:	4a0a      	ldr	r2, [pc, #40]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e4c:	e007      	b.n	8002e5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e4e:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e56:	4a05      	ldr	r2, [pc, #20]	; (8002e6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e5c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	40007000 	.word	0x40007000
 8002e70:	20000000 	.word	0x20000000
 8002e74:	431bde83 	.word	0x431bde83

08002e78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b088      	sub	sp, #32
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d102      	bne.n	8002e8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f000 bc16 	b.w	80036b8 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e8c:	4ba0      	ldr	r3, [pc, #640]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e96:	4b9e      	ldr	r3, [pc, #632]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80e4 	beq.w	8003076 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x4c>
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2b0c      	cmp	r3, #12
 8002eb8:	f040 808b 	bne.w	8002fd2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	f040 8087 	bne.w	8002fd2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ec4:	4b92      	ldr	r3, [pc, #584]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <HAL_RCC_OscConfig+0x64>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e3ed      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1a      	ldr	r2, [r3, #32]
 8002ee0:	4b8b      	ldr	r3, [pc, #556]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d004      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x7e>
 8002eec:	4b88      	ldr	r3, [pc, #544]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ef4:	e005      	b.n	8002f02 <HAL_RCC_OscConfig+0x8a>
 8002ef6:	4b86      	ldr	r3, [pc, #536]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002efc:	091b      	lsrs	r3, r3, #4
 8002efe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d223      	bcs.n	8002f4e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 fdc8 	bl	8003aa0 <RCC_SetFlashLatencyFromMSIRange>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e3ce      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f1a:	4b7d      	ldr	r3, [pc, #500]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a7c      	ldr	r2, [pc, #496]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f20:	f043 0308 	orr.w	r3, r3, #8
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	4b7a      	ldr	r3, [pc, #488]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	4977      	ldr	r1, [pc, #476]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f38:	4b75      	ldr	r3, [pc, #468]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	4972      	ldr	r1, [pc, #456]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
 8002f4c:	e025      	b.n	8002f9a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f4e:	4b70      	ldr	r3, [pc, #448]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a6f      	ldr	r2, [pc, #444]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f54:	f043 0308 	orr.w	r3, r3, #8
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b6d      	ldr	r3, [pc, #436]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	496a      	ldr	r1, [pc, #424]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f6c:	4b68      	ldr	r3, [pc, #416]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	4965      	ldr	r1, [pc, #404]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d109      	bne.n	8002f9a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 fd88 	bl	8003aa0 <RCC_SetFlashLatencyFromMSIRange>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e38e      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f9a:	f000 fcbf 	bl	800391c <HAL_RCC_GetSysClockFreq>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	4b5b      	ldr	r3, [pc, #364]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	495a      	ldr	r1, [pc, #360]	; (8003114 <HAL_RCC_OscConfig+0x29c>)
 8002fac:	5ccb      	ldrb	r3, [r1, r3]
 8002fae:	f003 031f 	and.w	r3, r3, #31
 8002fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb6:	4a58      	ldr	r2, [pc, #352]	; (8003118 <HAL_RCC_OscConfig+0x2a0>)
 8002fb8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002fba:	4b58      	ldr	r3, [pc, #352]	; (800311c <HAL_RCC_OscConfig+0x2a4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff f988 	bl	80022d4 <HAL_InitTick>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d052      	beq.n	8003074 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	e372      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d032      	beq.n	8003040 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002fda:	4b4d      	ldr	r3, [pc, #308]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a4c      	ldr	r2, [pc, #304]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fe6:	f7ff f9c5 	bl	8002374 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fee:	f7ff f9c1 	bl	8002374 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e35b      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003000:	4b43      	ldr	r3, [pc, #268]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0f0      	beq.n	8002fee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800300c:	4b40      	ldr	r3, [pc, #256]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a3f      	ldr	r2, [pc, #252]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003012:	f043 0308 	orr.w	r3, r3, #8
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	4b3d      	ldr	r3, [pc, #244]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	493a      	ldr	r1, [pc, #232]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800302a:	4b39      	ldr	r3, [pc, #228]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	4935      	ldr	r1, [pc, #212]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]
 800303e:	e01a      	b.n	8003076 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003040:	4b33      	ldr	r3, [pc, #204]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a32      	ldr	r2, [pc, #200]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003046:	f023 0301 	bic.w	r3, r3, #1
 800304a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800304c:	f7ff f992 	bl	8002374 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003054:	f7ff f98e 	bl	8002374 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e328      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003066:	4b2a      	ldr	r3, [pc, #168]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x1dc>
 8003072:	e000      	b.n	8003076 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003074:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d073      	beq.n	800316a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2b08      	cmp	r3, #8
 8003086:	d005      	beq.n	8003094 <HAL_RCC_OscConfig+0x21c>
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b0c      	cmp	r3, #12
 800308c:	d10e      	bne.n	80030ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	2b03      	cmp	r3, #3
 8003092:	d10b      	bne.n	80030ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003094:	4b1e      	ldr	r3, [pc, #120]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d063      	beq.n	8003168 <HAL_RCC_OscConfig+0x2f0>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d15f      	bne.n	8003168 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e305      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030b4:	d106      	bne.n	80030c4 <HAL_RCC_OscConfig+0x24c>
 80030b6:	4b16      	ldr	r3, [pc, #88]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a15      	ldr	r2, [pc, #84]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	e01d      	b.n	8003100 <HAL_RCC_OscConfig+0x288>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030cc:	d10c      	bne.n	80030e8 <HAL_RCC_OscConfig+0x270>
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a0f      	ldr	r2, [pc, #60]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a0c      	ldr	r2, [pc, #48]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	e00b      	b.n	8003100 <HAL_RCC_OscConfig+0x288>
 80030e8:	4b09      	ldr	r3, [pc, #36]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a08      	ldr	r2, [pc, #32]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f2:	6013      	str	r3, [r2, #0]
 80030f4:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a05      	ldr	r2, [pc, #20]	; (8003110 <HAL_RCC_OscConfig+0x298>)
 80030fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d01b      	beq.n	8003140 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003108:	f7ff f934 	bl	8002374 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800310e:	e010      	b.n	8003132 <HAL_RCC_OscConfig+0x2ba>
 8003110:	40021000 	.word	0x40021000
 8003114:	08007798 	.word	0x08007798
 8003118:	20000000 	.word	0x20000000
 800311c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003120:	f7ff f928 	bl	8002374 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b64      	cmp	r3, #100	; 0x64
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e2c2      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003132:	4baf      	ldr	r3, [pc, #700]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0f0      	beq.n	8003120 <HAL_RCC_OscConfig+0x2a8>
 800313e:	e014      	b.n	800316a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7ff f918 	bl	8002374 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003148:	f7ff f914 	bl	8002374 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b64      	cmp	r3, #100	; 0x64
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e2ae      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800315a:	4ba5      	ldr	r3, [pc, #660]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x2d0>
 8003166:	e000      	b.n	800316a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d060      	beq.n	8003238 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b04      	cmp	r3, #4
 800317a:	d005      	beq.n	8003188 <HAL_RCC_OscConfig+0x310>
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	2b0c      	cmp	r3, #12
 8003180:	d119      	bne.n	80031b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2b02      	cmp	r3, #2
 8003186:	d116      	bne.n	80031b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003188:	4b99      	ldr	r3, [pc, #612]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d005      	beq.n	80031a0 <HAL_RCC_OscConfig+0x328>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e28b      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a0:	4b93      	ldr	r3, [pc, #588]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	061b      	lsls	r3, r3, #24
 80031ae:	4990      	ldr	r1, [pc, #576]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031b4:	e040      	b.n	8003238 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d023      	beq.n	8003206 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031be:	4b8c      	ldr	r3, [pc, #560]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a8b      	ldr	r2, [pc, #556]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ca:	f7ff f8d3 	bl	8002374 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d2:	f7ff f8cf 	bl	8002374 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e269      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031e4:	4b82      	ldr	r3, [pc, #520]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f0:	4b7f      	ldr	r3, [pc, #508]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	061b      	lsls	r3, r3, #24
 80031fe:	497c      	ldr	r1, [pc, #496]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003200:	4313      	orrs	r3, r2
 8003202:	604b      	str	r3, [r1, #4]
 8003204:	e018      	b.n	8003238 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003206:	4b7a      	ldr	r3, [pc, #488]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a79      	ldr	r2, [pc, #484]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800320c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003210:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003212:	f7ff f8af 	bl	8002374 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800321a:	f7ff f8ab 	bl	8002374 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e245      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800322c:	4b70      	ldr	r3, [pc, #448]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f0      	bne.n	800321a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0308 	and.w	r3, r3, #8
 8003240:	2b00      	cmp	r3, #0
 8003242:	d03c      	beq.n	80032be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d01c      	beq.n	8003286 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800324c:	4b68      	ldr	r3, [pc, #416]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800324e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003252:	4a67      	ldr	r2, [pc, #412]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7ff f88a 	bl	8002374 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003264:	f7ff f886 	bl	8002374 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e220      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003276:	4b5e      	ldr	r3, [pc, #376]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003278:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0ef      	beq.n	8003264 <HAL_RCC_OscConfig+0x3ec>
 8003284:	e01b      	b.n	80032be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003286:	4b5a      	ldr	r3, [pc, #360]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003288:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800328c:	4a58      	ldr	r2, [pc, #352]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800328e:	f023 0301 	bic.w	r3, r3, #1
 8003292:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003296:	f7ff f86d 	bl	8002374 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329e:	f7ff f869 	bl	8002374 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e203      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032b0:	4b4f      	ldr	r3, [pc, #316]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80032b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1ef      	bne.n	800329e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 80a6 	beq.w	8003418 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032cc:	2300      	movs	r3, #0
 80032ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80032d0:	4b47      	ldr	r3, [pc, #284]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10d      	bne.n	80032f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032dc:	4b44      	ldr	r3, [pc, #272]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80032de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e0:	4a43      	ldr	r2, [pc, #268]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80032e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e6:	6593      	str	r3, [r2, #88]	; 0x58
 80032e8:	4b41      	ldr	r3, [pc, #260]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80032ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f4:	2301      	movs	r3, #1
 80032f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f8:	4b3e      	ldr	r3, [pc, #248]	; (80033f4 <HAL_RCC_OscConfig+0x57c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003300:	2b00      	cmp	r3, #0
 8003302:	d118      	bne.n	8003336 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003304:	4b3b      	ldr	r3, [pc, #236]	; (80033f4 <HAL_RCC_OscConfig+0x57c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a3a      	ldr	r2, [pc, #232]	; (80033f4 <HAL_RCC_OscConfig+0x57c>)
 800330a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003310:	f7ff f830 	bl	8002374 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003318:	f7ff f82c 	bl	8002374 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e1c6      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800332a:	4b32      	ldr	r3, [pc, #200]	; (80033f4 <HAL_RCC_OscConfig+0x57c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0f0      	beq.n	8003318 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d108      	bne.n	8003350 <HAL_RCC_OscConfig+0x4d8>
 800333e:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003344:	4a2a      	ldr	r2, [pc, #168]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003346:	f043 0301 	orr.w	r3, r3, #1
 800334a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800334e:	e024      	b.n	800339a <HAL_RCC_OscConfig+0x522>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b05      	cmp	r3, #5
 8003356:	d110      	bne.n	800337a <HAL_RCC_OscConfig+0x502>
 8003358:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800335a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335e:	4a24      	ldr	r2, [pc, #144]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003360:	f043 0304 	orr.w	r3, r3, #4
 8003364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800336e:	4a20      	ldr	r2, [pc, #128]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003378:	e00f      	b.n	800339a <HAL_RCC_OscConfig+0x522>
 800337a:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800337c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003380:	4a1b      	ldr	r2, [pc, #108]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800338a:	4b19      	ldr	r3, [pc, #100]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003390:	4a17      	ldr	r2, [pc, #92]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 8003392:	f023 0304 	bic.w	r3, r3, #4
 8003396:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d016      	beq.n	80033d0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a2:	f7fe ffe7 	bl	8002374 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7fe ffe3 	bl	8002374 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e17b      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <HAL_RCC_OscConfig+0x578>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0ed      	beq.n	80033aa <HAL_RCC_OscConfig+0x532>
 80033ce:	e01a      	b.n	8003406 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d0:	f7fe ffd0 	bl	8002374 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033d6:	e00f      	b.n	80033f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033d8:	f7fe ffcc 	bl	8002374 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d906      	bls.n	80033f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e164      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
 80033ee:	bf00      	nop
 80033f0:	40021000 	.word	0x40021000
 80033f4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033f8:	4ba8      	ldr	r3, [pc, #672]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80033fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1e8      	bne.n	80033d8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003406:	7ffb      	ldrb	r3, [r7, #31]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d105      	bne.n	8003418 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800340c:	4ba3      	ldr	r3, [pc, #652]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800340e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003410:	4aa2      	ldr	r2, [pc, #648]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003412:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003416:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b00      	cmp	r3, #0
 8003422:	d03c      	beq.n	800349e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01c      	beq.n	8003466 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800342c:	4b9b      	ldr	r3, [pc, #620]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800342e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003432:	4a9a      	ldr	r2, [pc, #616]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343c:	f7fe ff9a 	bl	8002374 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003444:	f7fe ff96 	bl	8002374 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e130      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003456:	4b91      	ldr	r3, [pc, #580]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003458:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0ef      	beq.n	8003444 <HAL_RCC_OscConfig+0x5cc>
 8003464:	e01b      	b.n	800349e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003466:	4b8d      	ldr	r3, [pc, #564]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003468:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800346c:	4a8b      	ldr	r2, [pc, #556]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800346e:	f023 0301 	bic.w	r3, r3, #1
 8003472:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003476:	f7fe ff7d 	bl	8002374 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800347e:	f7fe ff79 	bl	8002374 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e113      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003490:	4b82      	ldr	r3, [pc, #520]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003492:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1ef      	bne.n	800347e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 8107 	beq.w	80036b6 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	f040 80cb 	bne.w	8003648 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034b2:	4b7a      	ldr	r3, [pc, #488]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	f003 0203 	and.w	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d12c      	bne.n	8003520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d0:	3b01      	subs	r3, #1
 80034d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d123      	bne.n	8003520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d11b      	bne.n	8003520 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d113      	bne.n	8003520 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003502:	085b      	lsrs	r3, r3, #1
 8003504:	3b01      	subs	r3, #1
 8003506:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003508:	429a      	cmp	r2, r3
 800350a:	d109      	bne.n	8003520 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	085b      	lsrs	r3, r3, #1
 8003518:	3b01      	subs	r3, #1
 800351a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d06d      	beq.n	80035fc <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	2b0c      	cmp	r3, #12
 8003524:	d068      	beq.n	80035f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003526:	4b5d      	ldr	r3, [pc, #372]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d105      	bne.n	800353e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003532:	4b5a      	ldr	r3, [pc, #360]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e0ba      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003542:	4b56      	ldr	r3, [pc, #344]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a55      	ldr	r2, [pc, #340]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003548:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800354c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800354e:	f7fe ff11 	bl	8002374 <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003554:	e008      	b.n	8003568 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003556:	f7fe ff0d 	bl	8002374 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d901      	bls.n	8003568 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e0a7      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003568:	4b4c      	ldr	r3, [pc, #304]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f0      	bne.n	8003556 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003574:	4b49      	ldr	r3, [pc, #292]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	4b49      	ldr	r3, [pc, #292]	; (80036a0 <HAL_RCC_OscConfig+0x828>)
 800357a:	4013      	ands	r3, r2
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003584:	3a01      	subs	r2, #1
 8003586:	0112      	lsls	r2, r2, #4
 8003588:	4311      	orrs	r1, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800358e:	0212      	lsls	r2, r2, #8
 8003590:	4311      	orrs	r1, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003596:	0852      	lsrs	r2, r2, #1
 8003598:	3a01      	subs	r2, #1
 800359a:	0552      	lsls	r2, r2, #21
 800359c:	4311      	orrs	r1, r2
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035a2:	0852      	lsrs	r2, r2, #1
 80035a4:	3a01      	subs	r2, #1
 80035a6:	0652      	lsls	r2, r2, #25
 80035a8:	4311      	orrs	r1, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035ae:	06d2      	lsls	r2, r2, #27
 80035b0:	430a      	orrs	r2, r1
 80035b2:	493a      	ldr	r1, [pc, #232]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035b8:	4b38      	ldr	r3, [pc, #224]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a37      	ldr	r2, [pc, #220]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035c4:	4b35      	ldr	r3, [pc, #212]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a34      	ldr	r2, [pc, #208]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035d0:	f7fe fed0 	bl	8002374 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d8:	f7fe fecc 	bl	8002374 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e066      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035ea:	4b2c      	ldr	r3, [pc, #176]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035f6:	e05e      	b.n	80036b6 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e05d      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fc:	4b27      	ldr	r3, [pc, #156]	; (800369c <HAL_RCC_OscConfig+0x824>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d156      	bne.n	80036b6 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003608:	4b24      	ldr	r3, [pc, #144]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a23      	ldr	r2, [pc, #140]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800360e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003612:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003614:	4b21      	ldr	r3, [pc, #132]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	4a20      	ldr	r2, [pc, #128]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800361a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800361e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003620:	f7fe fea8 	bl	8002374 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003628:	f7fe fea4 	bl	8002374 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e03e      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800363a:	4b18      	ldr	r3, [pc, #96]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d0f0      	beq.n	8003628 <HAL_RCC_OscConfig+0x7b0>
 8003646:	e036      	b.n	80036b6 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	2b0c      	cmp	r3, #12
 800364c:	d031      	beq.n	80036b2 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003654:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003658:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800365a:	4b10      	ldr	r3, [pc, #64]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d105      	bne.n	8003672 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003666:	4b0d      	ldr	r3, [pc, #52]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4a0c      	ldr	r2, [pc, #48]	; (800369c <HAL_RCC_OscConfig+0x824>)
 800366c:	f023 0303 	bic.w	r3, r3, #3
 8003670:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003672:	4b0a      	ldr	r3, [pc, #40]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	4a09      	ldr	r2, [pc, #36]	; (800369c <HAL_RCC_OscConfig+0x824>)
 8003678:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800367c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003680:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003682:	f7fe fe77 	bl	8002374 <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003688:	e00c      	b.n	80036a4 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368a:	f7fe fe73 	bl	8002374 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d905      	bls.n	80036a4 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e00d      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
 800369c:	40021000 	.word	0x40021000
 80036a0:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036a4:	4b06      	ldr	r3, [pc, #24]	; (80036c0 <HAL_RCC_OscConfig+0x848>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1ec      	bne.n	800368a <HAL_RCC_OscConfig+0x812>
 80036b0:	e001      	b.n	80036b6 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3720      	adds	r7, #32
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40021000 	.word	0x40021000

080036c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e10f      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036dc:	4b89      	ldr	r3, [pc, #548]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 030f 	and.w	r3, r3, #15
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d910      	bls.n	800370c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b86      	ldr	r3, [pc, #536]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 020f 	bic.w	r2, r3, #15
 80036f2:	4984      	ldr	r1, [pc, #528]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	4b82      	ldr	r3, [pc, #520]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0f7      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 8089 	beq.w	800382c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b03      	cmp	r3, #3
 8003720:	d133      	bne.n	800378a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003722:	4b79      	ldr	r3, [pc, #484]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e0e4      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003732:	f000 fa0f 	bl	8003b54 <RCC_GetSysClockFreqFromPLLSource>
 8003736:	4603      	mov	r3, r0
 8003738:	4a74      	ldr	r2, [pc, #464]	; (800390c <HAL_RCC_ClockConfig+0x248>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d955      	bls.n	80037ea <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800373e:	4b72      	ldr	r3, [pc, #456]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10a      	bne.n	8003760 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800374a:	4b6f      	ldr	r3, [pc, #444]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003752:	4a6d      	ldr	r2, [pc, #436]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003758:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800375a:	2380      	movs	r3, #128	; 0x80
 800375c:	617b      	str	r3, [r7, #20]
 800375e:	e044      	b.n	80037ea <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d03e      	beq.n	80037ea <HAL_RCC_ClockConfig+0x126>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d13a      	bne.n	80037ea <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003774:	4b64      	ldr	r3, [pc, #400]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800377c:	4a62      	ldr	r2, [pc, #392]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 800377e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003782:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	e02f      	b.n	80037ea <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d107      	bne.n	80037a2 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003792:	4b5d      	ldr	r3, [pc, #372]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d115      	bne.n	80037ca <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e0ac      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d107      	bne.n	80037ba <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037aa:	4b57      	ldr	r3, [pc, #348]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d109      	bne.n	80037ca <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e0a0      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ba:	4b53      	ldr	r3, [pc, #332]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e098      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80037ca:	f000 f8a7 	bl	800391c <HAL_RCC_GetSysClockFreq>
 80037ce:	4603      	mov	r3, r0
 80037d0:	4a4e      	ldr	r2, [pc, #312]	; (800390c <HAL_RCC_ClockConfig+0x248>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d909      	bls.n	80037ea <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037d6:	4b4c      	ldr	r3, [pc, #304]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037de:	4a4a      	ldr	r2, [pc, #296]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037e6:	2380      	movs	r3, #128	; 0x80
 80037e8:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037ea:	4b47      	ldr	r3, [pc, #284]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f023 0203 	bic.w	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	4944      	ldr	r1, [pc, #272]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037fc:	f7fe fdba 	bl	8002374 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	e00a      	b.n	800381a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003804:	f7fe fdb6 	bl	8002374 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e070      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	4b3b      	ldr	r3, [pc, #236]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 020c 	and.w	r2, r3, #12
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	429a      	cmp	r2, r3
 800382a:	d1eb      	bne.n	8003804 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d009      	beq.n	800384c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003838:	4b33      	ldr	r3, [pc, #204]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4930      	ldr	r1, [pc, #192]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003846:	4313      	orrs	r3, r2
 8003848:	608b      	str	r3, [r1, #8]
 800384a:	e008      	b.n	800385e <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2b80      	cmp	r3, #128	; 0x80
 8003850:	d105      	bne.n	800385e <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003852:	4b2d      	ldr	r3, [pc, #180]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	4a2c      	ldr	r2, [pc, #176]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 8003858:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800385c:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800385e:	4b29      	ldr	r3, [pc, #164]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 030f 	and.w	r3, r3, #15
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	429a      	cmp	r2, r3
 800386a:	d210      	bcs.n	800388e <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386c:	4b25      	ldr	r3, [pc, #148]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f023 020f 	bic.w	r2, r3, #15
 8003874:	4923      	ldr	r1, [pc, #140]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	4313      	orrs	r3, r2
 800387a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800387c:	4b21      	ldr	r3, [pc, #132]	; (8003904 <HAL_RCC_ClockConfig+0x240>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	429a      	cmp	r2, r3
 8003888:	d001      	beq.n	800388e <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e036      	b.n	80038fc <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d008      	beq.n	80038ac <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800389a:	4b1b      	ldr	r3, [pc, #108]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	4918      	ldr	r1, [pc, #96]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0308 	and.w	r3, r3, #8
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d009      	beq.n	80038cc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038b8:	4b13      	ldr	r3, [pc, #76]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	4910      	ldr	r1, [pc, #64]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038cc:	f000 f826 	bl	800391c <HAL_RCC_GetSysClockFreq>
 80038d0:	4602      	mov	r2, r0
 80038d2:	4b0d      	ldr	r3, [pc, #52]	; (8003908 <HAL_RCC_ClockConfig+0x244>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	091b      	lsrs	r3, r3, #4
 80038d8:	f003 030f 	and.w	r3, r3, #15
 80038dc:	490c      	ldr	r1, [pc, #48]	; (8003910 <HAL_RCC_ClockConfig+0x24c>)
 80038de:	5ccb      	ldrb	r3, [r1, r3]
 80038e0:	f003 031f 	and.w	r3, r3, #31
 80038e4:	fa22 f303 	lsr.w	r3, r2, r3
 80038e8:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <HAL_RCC_ClockConfig+0x250>)
 80038ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038ec:	4b0a      	ldr	r3, [pc, #40]	; (8003918 <HAL_RCC_ClockConfig+0x254>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fe fcef 	bl	80022d4 <HAL_InitTick>
 80038f6:	4603      	mov	r3, r0
 80038f8:	73fb      	strb	r3, [r7, #15]

  return status;
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40022000 	.word	0x40022000
 8003908:	40021000 	.word	0x40021000
 800390c:	04c4b400 	.word	0x04c4b400
 8003910:	08007798 	.word	0x08007798
 8003914:	20000000 	.word	0x20000000
 8003918:	20000004 	.word	0x20000004

0800391c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800391c:	b480      	push	{r7}
 800391e:	b089      	sub	sp, #36	; 0x24
 8003920:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
 8003926:	2300      	movs	r3, #0
 8003928:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800392a:	4b3e      	ldr	r3, [pc, #248]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003934:	4b3b      	ldr	r3, [pc, #236]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0x34>
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	2b0c      	cmp	r3, #12
 8003948:	d121      	bne.n	800398e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d11e      	bne.n	800398e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003950:	4b34      	ldr	r3, [pc, #208]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0308 	and.w	r3, r3, #8
 8003958:	2b00      	cmp	r3, #0
 800395a:	d107      	bne.n	800396c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800395c:	4b31      	ldr	r3, [pc, #196]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 800395e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003962:	0a1b      	lsrs	r3, r3, #8
 8003964:	f003 030f 	and.w	r3, r3, #15
 8003968:	61fb      	str	r3, [r7, #28]
 800396a:	e005      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800396c:	4b2d      	ldr	r3, [pc, #180]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003978:	4a2b      	ldr	r2, [pc, #172]	; (8003a28 <HAL_RCC_GetSysClockFreq+0x10c>)
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003980:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10d      	bne.n	80039a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800398c:	e00a      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2b04      	cmp	r3, #4
 8003992:	d102      	bne.n	800399a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003994:	4b25      	ldr	r3, [pc, #148]	; (8003a2c <HAL_RCC_GetSysClockFreq+0x110>)
 8003996:	61bb      	str	r3, [r7, #24]
 8003998:	e004      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d101      	bne.n	80039a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039a0:	4b22      	ldr	r3, [pc, #136]	; (8003a2c <HAL_RCC_GetSysClockFreq+0x110>)
 80039a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b0c      	cmp	r3, #12
 80039a8:	d134      	bne.n	8003a14 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039aa:	4b1e      	ldr	r3, [pc, #120]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d003      	beq.n	80039c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d003      	beq.n	80039c8 <HAL_RCC_GetSysClockFreq+0xac>
 80039c0:	e005      	b.n	80039ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039c2:	4b1a      	ldr	r3, [pc, #104]	; (8003a2c <HAL_RCC_GetSysClockFreq+0x110>)
 80039c4:	617b      	str	r3, [r7, #20]
      break;
 80039c6:	e005      	b.n	80039d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80039c8:	4b18      	ldr	r3, [pc, #96]	; (8003a2c <HAL_RCC_GetSysClockFreq+0x110>)
 80039ca:	617b      	str	r3, [r7, #20]
      break;
 80039cc:	e002      	b.n	80039d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	617b      	str	r3, [r7, #20]
      break;
 80039d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039d4:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	3301      	adds	r3, #1
 80039e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039e2:	4b10      	ldr	r3, [pc, #64]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	0a1b      	lsrs	r3, r3, #8
 80039e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	fb02 f203 	mul.w	r2, r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039fa:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x108>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	0e5b      	lsrs	r3, r3, #25
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	3301      	adds	r3, #1
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a12:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a14:	69bb      	ldr	r3, [r7, #24]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3724      	adds	r7, #36	; 0x24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000
 8003a28:	080077b0 	.word	0x080077b0
 8003a2c:	00f42400 	.word	0x00f42400

08003a30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a34:	4b03      	ldr	r3, [pc, #12]	; (8003a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a36:	681b      	ldr	r3, [r3, #0]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000000 	.word	0x20000000

08003a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a4c:	f7ff fff0 	bl	8003a30 <HAL_RCC_GetHCLKFreq>
 8003a50:	4602      	mov	r2, r0
 8003a52:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	0a1b      	lsrs	r3, r3, #8
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	4904      	ldr	r1, [pc, #16]	; (8003a70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a5e:	5ccb      	ldrb	r3, [r1, r3]
 8003a60:	f003 031f 	and.w	r3, r3, #31
 8003a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	080077a8 	.word	0x080077a8

08003a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a78:	f7ff ffda 	bl	8003a30 <HAL_RCC_GetHCLKFreq>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	0adb      	lsrs	r3, r3, #11
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	4904      	ldr	r1, [pc, #16]	; (8003a9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a8a:	5ccb      	ldrb	r3, [r1, r3]
 8003a8c:	f003 031f 	and.w	r3, r3, #31
 8003a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	080077a8 	.word	0x080077a8

08003aa0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003aac:	4b27      	ldr	r3, [pc, #156]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ab8:	f7ff f91a 	bl	8002cf0 <HAL_PWREx_GetVoltageRange>
 8003abc:	6178      	str	r0, [r7, #20]
 8003abe:	e014      	b.n	8003aea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ac0:	4b22      	ldr	r3, [pc, #136]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac4:	4a21      	ldr	r2, [pc, #132]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aca:	6593      	str	r3, [r2, #88]	; 0x58
 8003acc:	4b1f      	ldr	r3, [pc, #124]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ad8:	f7ff f90a 	bl	8002cf0 <HAL_PWREx_GetVoltageRange>
 8003adc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ade:	4b1b      	ldr	r3, [pc, #108]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae2:	4a1a      	ldr	r2, [pc, #104]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af0:	d10b      	bne.n	8003b0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2b80      	cmp	r3, #128	; 0x80
 8003af6:	d913      	bls.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2ba0      	cmp	r3, #160	; 0xa0
 8003afc:	d902      	bls.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003afe:	2302      	movs	r3, #2
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	e00d      	b.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b04:	2301      	movs	r3, #1
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	e00a      	b.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b7f      	cmp	r3, #127	; 0x7f
 8003b0e:	d902      	bls.n	8003b16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003b10:	2302      	movs	r3, #2
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	e004      	b.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b70      	cmp	r3, #112	; 0x70
 8003b1a:	d101      	bne.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b20:	4b0b      	ldr	r3, [pc, #44]	; (8003b50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f023 020f 	bic.w	r2, r3, #15
 8003b28:	4909      	ldr	r1, [pc, #36]	; (8003b50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b30:	4b07      	ldr	r3, [pc, #28]	; (8003b50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 030f 	and.w	r3, r3, #15
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d001      	beq.n	8003b42 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e000      	b.n	8003b44 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	40022000 	.word	0x40022000

08003b54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b087      	sub	sp, #28
 8003b58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003b5e:	4b2d      	ldr	r3, [pc, #180]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d118      	bne.n	8003b9c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b6a:	4b2a      	ldr	r3, [pc, #168]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d107      	bne.n	8003b86 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b76:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b7c:	0a1b      	lsrs	r3, r3, #8
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e005      	b.n	8003b92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b86:	4b23      	ldr	r3, [pc, #140]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	091b      	lsrs	r3, r3, #4
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b92:	4a21      	ldr	r2, [pc, #132]	; (8003c18 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b9c:	4b1d      	ldr	r3, [pc, #116]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d003      	beq.n	8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d003      	beq.n	8003bba <RCC_GetSysClockFreqFromPLLSource+0x66>
 8003bb2:	e005      	b.n	8003bc0 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003bb6:	613b      	str	r3, [r7, #16]
    break;
 8003bb8:	e005      	b.n	8003bc6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003bba:	4b18      	ldr	r3, [pc, #96]	; (8003c1c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003bbc:	613b      	str	r3, [r7, #16]
    break;
 8003bbe:	e002      	b.n	8003bc6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	613b      	str	r3, [r7, #16]
    break;
 8003bc4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bc6:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	091b      	lsrs	r3, r3, #4
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003bd4:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	0a1b      	lsrs	r3, r3, #8
 8003bda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	fb02 f203 	mul.w	r2, r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	0e5b      	lsrs	r3, r3, #25
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c04:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003c06:	683b      	ldr	r3, [r7, #0]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	371c      	adds	r7, #28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	40021000 	.word	0x40021000
 8003c18:	080077b0 	.word	0x080077b0
 8003c1c:	00f42400 	.word	0x00f42400

08003c20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c28:	2300      	movs	r3, #0
 8003c2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d040      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c40:	2b80      	cmp	r3, #128	; 0x80
 8003c42:	d02a      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c44:	2b80      	cmp	r3, #128	; 0x80
 8003c46:	d825      	bhi.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003c48:	2b60      	cmp	r3, #96	; 0x60
 8003c4a:	d026      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c4c:	2b60      	cmp	r3, #96	; 0x60
 8003c4e:	d821      	bhi.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003c50:	2b40      	cmp	r3, #64	; 0x40
 8003c52:	d006      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003c54:	2b40      	cmp	r3, #64	; 0x40
 8003c56:	d81d      	bhi.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d009      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003c5c:	2b20      	cmp	r3, #32
 8003c5e:	d010      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003c60:	e018      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c62:	4b89      	ldr	r3, [pc, #548]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	4a88      	ldr	r2, [pc, #544]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c6c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c6e:	e015      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	3304      	adds	r3, #4
 8003c74:	2100      	movs	r1, #0
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 fb62 	bl	8004340 <RCCEx_PLLSAI1_Config>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c80:	e00c      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3320      	adds	r3, #32
 8003c86:	2100      	movs	r1, #0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fc4d 	bl	8004528 <RCCEx_PLLSAI2_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c92:	e003      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	74fb      	strb	r3, [r7, #19]
      break;
 8003c98:	e000      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c9c:	7cfb      	ldrb	r3, [r7, #19]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10b      	bne.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ca2:	4b79      	ldr	r3, [pc, #484]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ca4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ca8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cb0:	4975      	ldr	r1, [pc, #468]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003cb8:	e001      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cba:	7cfb      	ldrb	r3, [r7, #19]
 8003cbc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d047      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd2:	d030      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd8:	d82a      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003cda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cde:	d02a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003ce0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ce4:	d824      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cea:	d008      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cf0:	d81e      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00a      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cfa:	d010      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003cfc:	e018      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003cfe:	4b62      	ldr	r3, [pc, #392]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	4a61      	ldr	r2, [pc, #388]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d08:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d0a:	e015      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fb14 	bl	8004340 <RCCEx_PLLSAI1_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d1c:	e00c      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3320      	adds	r3, #32
 8003d22:	2100      	movs	r1, #0
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fbff 	bl	8004528 <RCCEx_PLLSAI2_Config>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d2e:	e003      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	74fb      	strb	r3, [r7, #19]
      break;
 8003d34:	e000      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003d36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10b      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d3e:	4b52      	ldr	r3, [pc, #328]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4c:	494e      	ldr	r1, [pc, #312]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003d54:	e001      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d56:	7cfb      	ldrb	r3, [r7, #19]
 8003d58:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 809f 	beq.w	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d6c:	4b46      	ldr	r3, [pc, #280]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00d      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d82:	4b41      	ldr	r3, [pc, #260]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d86:	4a40      	ldr	r2, [pc, #256]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8003d8e:	4b3e      	ldr	r3, [pc, #248]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d96:	60bb      	str	r3, [r7, #8]
 8003d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d9e:	4b3b      	ldr	r3, [pc, #236]	; (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a3a      	ldr	r2, [pc, #232]	; (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003daa:	f7fe fae3 	bl	8002374 <HAL_GetTick>
 8003dae:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003db0:	e009      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db2:	f7fe fadf 	bl	8002374 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d902      	bls.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	74fb      	strb	r3, [r7, #19]
        break;
 8003dc4:	e005      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003dc6:	4b31      	ldr	r3, [pc, #196]	; (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0ef      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003dd2:	7cfb      	ldrb	r3, [r7, #19]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d15b      	bne.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dd8:	4b2b      	ldr	r3, [pc, #172]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003de2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01f      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d019      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003df6:	4b24      	ldr	r3, [pc, #144]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e00:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e02:	4b21      	ldr	r3, [pc, #132]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e08:	4a1f      	ldr	r2, [pc, #124]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e12:	4b1d      	ldr	r3, [pc, #116]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e18:	4a1b      	ldr	r2, [pc, #108]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e22:	4a19      	ldr	r2, [pc, #100]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d016      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e34:	f7fe fa9e 	bl	8002374 <HAL_GetTick>
 8003e38:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3a:	e00b      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3c:	f7fe fa9a 	bl	8002374 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d902      	bls.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	74fb      	strb	r3, [r7, #19]
            break;
 8003e52:	e006      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e54:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0ec      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003e62:	7cfb      	ldrb	r3, [r7, #19]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10c      	bne.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e68:	4b07      	ldr	r3, [pc, #28]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e6e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e78:	4903      	ldr	r1, [pc, #12]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e80:	e008      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e82:	7cfb      	ldrb	r3, [r7, #19]
 8003e84:	74bb      	strb	r3, [r7, #18]
 8003e86:	e005      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e90:	7cfb      	ldrb	r3, [r7, #19]
 8003e92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e94:	7c7b      	ldrb	r3, [r7, #17]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d105      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e9a:	4ba0      	ldr	r3, [pc, #640]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9e:	4a9f      	ldr	r2, [pc, #636]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ea4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00a      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eb2:	4b9a      	ldr	r3, [pc, #616]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb8:	f023 0203 	bic.w	r2, r3, #3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec0:	4996      	ldr	r1, [pc, #600]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00a      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ed4:	4b91      	ldr	r3, [pc, #580]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eda:	f023 020c 	bic.w	r2, r3, #12
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee2:	498e      	ldr	r1, [pc, #568]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00a      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ef6:	4b89      	ldr	r3, [pc, #548]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f04:	4985      	ldr	r1, [pc, #532]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f18:	4b80      	ldr	r3, [pc, #512]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f1e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f26:	497d      	ldr	r1, [pc, #500]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0310 	and.w	r3, r3, #16
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f3a:	4b78      	ldr	r3, [pc, #480]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f48:	4974      	ldr	r1, [pc, #464]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0320 	and.w	r3, r3, #32
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00a      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f5c:	4b6f      	ldr	r3, [pc, #444]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f62:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f6a:	496c      	ldr	r1, [pc, #432]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f7e:	4b67      	ldr	r3, [pc, #412]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f84:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f8c:	4963      	ldr	r1, [pc, #396]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00a      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fa0:	4b5e      	ldr	r3, [pc, #376]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fae:	495b      	ldr	r1, [pc, #364]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fc2:	4b56      	ldr	r3, [pc, #344]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd0:	4952      	ldr	r1, [pc, #328]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00a      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fe4:	4b4d      	ldr	r3, [pc, #308]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff2:	494a      	ldr	r1, [pc, #296]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00a      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004006:	4b45      	ldr	r3, [pc, #276]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004014:	4941      	ldr	r1, [pc, #260]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004016:	4313      	orrs	r3, r2
 8004018:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004028:	4b3c      	ldr	r3, [pc, #240]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800402a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800402e:	f023 0203 	bic.w	r2, r3, #3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004036:	4939      	ldr	r1, [pc, #228]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d028      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800404a:	4b34      	ldr	r3, [pc, #208]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004050:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004058:	4930      	ldr	r1, [pc, #192]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004064:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004068:	d106      	bne.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800406a:	4b2c      	ldr	r3, [pc, #176]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	4a2b      	ldr	r2, [pc, #172]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004070:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004074:	60d3      	str	r3, [r2, #12]
 8004076:	e011      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800407c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004080:	d10c      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3304      	adds	r3, #4
 8004086:	2101      	movs	r1, #1
 8004088:	4618      	mov	r0, r3
 800408a:	f000 f959 	bl	8004340 <RCCEx_PLLSAI1_Config>
 800408e:	4603      	mov	r3, r0
 8004090:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004092:	7cfb      	ldrb	r3, [r7, #19]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004098:	7cfb      	ldrb	r3, [r7, #19]
 800409a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d04d      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040b0:	d108      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80040b2:	4b1a      	ldr	r3, [pc, #104]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040b8:	4a18      	ldr	r2, [pc, #96]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040be:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80040c2:	e012      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80040c4:	4b15      	ldr	r3, [pc, #84]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040ca:	4a14      	ldr	r2, [pc, #80]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040d0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80040d4:	4b11      	ldr	r3, [pc, #68]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040e2:	490e      	ldr	r1, [pc, #56]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040f2:	d106      	bne.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f4:	4b09      	ldr	r3, [pc, #36]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	4a08      	ldr	r2, [pc, #32]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fe:	60d3      	str	r3, [r2, #12]
 8004100:	e020      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004106:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800410a:	d109      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800410c:	4b03      	ldr	r3, [pc, #12]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	4a02      	ldr	r2, [pc, #8]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004112:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004116:	60d3      	str	r3, [r2, #12]
 8004118:	e014      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004124:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004128:	d10c      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3304      	adds	r3, #4
 800412e:	2101      	movs	r1, #1
 8004130:	4618      	mov	r0, r3
 8004132:	f000 f905 	bl	8004340 <RCCEx_PLLSAI1_Config>
 8004136:	4603      	mov	r3, r0
 8004138:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800413a:	7cfb      	ldrb	r3, [r7, #19]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d028      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004150:	4b7a      	ldr	r3, [pc, #488]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004156:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800415e:	4977      	ldr	r1, [pc, #476]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800416a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800416e:	d106      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004170:	4b72      	ldr	r3, [pc, #456]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	4a71      	ldr	r2, [pc, #452]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004176:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800417a:	60d3      	str	r3, [r2, #12]
 800417c:	e011      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004182:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004186:	d10c      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3304      	adds	r3, #4
 800418c:	2101      	movs	r1, #1
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f8d6 	bl	8004340 <RCCEx_PLLSAI1_Config>
 8004194:	4603      	mov	r3, r0
 8004196:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004198:	7cfb      	ldrb	r3, [r7, #19]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800419e:	7cfb      	ldrb	r3, [r7, #19]
 80041a0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d01e      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041ae:	4b63      	ldr	r3, [pc, #396]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80041b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041be:	495f      	ldr	r1, [pc, #380]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041d0:	d10c      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	3304      	adds	r3, #4
 80041d6:	2102      	movs	r1, #2
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 f8b1 	bl	8004340 <RCCEx_PLLSAI1_Config>
 80041de:	4603      	mov	r3, r0
 80041e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041e2:	7cfb      	ldrb	r3, [r7, #19]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80041e8:	7cfb      	ldrb	r3, [r7, #19]
 80041ea:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00b      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041f8:	4b50      	ldr	r3, [pc, #320]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80041fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041fe:	f023 0204 	bic.w	r2, r3, #4
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004208:	494c      	ldr	r1, [pc, #304]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00b      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800421c:	4b47      	ldr	r3, [pc, #284]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800421e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004222:	f023 0218 	bic.w	r2, r3, #24
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422c:	4943      	ldr	r1, [pc, #268]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d035      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004240:	4b3e      	ldr	r3, [pc, #248]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a3d      	ldr	r2, [pc, #244]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800424c:	f7fe f892 	bl	8002374 <HAL_GetTick>
 8004250:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004252:	e009      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004254:	f7fe f88e 	bl	8002374 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d902      	bls.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	74fb      	strb	r3, [r7, #19]
        break;
 8004266:	e005      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004268:	4b34      	ldr	r3, [pc, #208]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1ef      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8004274:	7cfb      	ldrb	r3, [r7, #19]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d113      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800427a:	4b30      	ldr	r3, [pc, #192]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800427c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004280:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800428a:	492c      	ldr	r1, [pc, #176]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800428c:	4313      	orrs	r3, r2
 800428e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3320      	adds	r3, #32
 8004296:	2102      	movs	r1, #2
 8004298:	4618      	mov	r0, r3
 800429a:	f000 f945 	bl	8004528 <RCCEx_PLLSAI2_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01e      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80042b8:	4b20      	ldr	r3, [pc, #128]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80042ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c8:	491c      	ldr	r1, [pc, #112]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042da:	d10c      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3320      	adds	r3, #32
 80042e0:	2101      	movs	r1, #1
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 f920 	bl	8004528 <RCCEx_PLLSAI2_Config>
 80042e8:	4603      	mov	r3, r0
 80042ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ec:	7cfb      	ldrb	r3, [r7, #19]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 80042f2:	7cfb      	ldrb	r3, [r7, #19]
 80042f4:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d017      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004302:	4b0e      	ldr	r3, [pc, #56]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004304:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004308:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004312:	490a      	ldr	r1, [pc, #40]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004314:	4313      	orrs	r3, r2
 8004316:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004320:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004324:	d105      	bne.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004326:	4b05      	ldr	r3, [pc, #20]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	4a04      	ldr	r2, [pc, #16]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800432c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004330:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004332:	7cbb      	ldrb	r3, [r7, #18]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3718      	adds	r7, #24
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40021000 	.word	0x40021000

08004340 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800434e:	4b72      	ldr	r3, [pc, #456]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f003 0303 	and.w	r3, r3, #3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00e      	beq.n	8004378 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800435a:	4b6f      	ldr	r3, [pc, #444]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f003 0203 	and.w	r2, r3, #3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	429a      	cmp	r2, r3
 8004368:	d103      	bne.n	8004372 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
       ||
 800436e:	2b00      	cmp	r3, #0
 8004370:	d142      	bne.n	80043f8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
 8004376:	e03f      	b.n	80043f8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b03      	cmp	r3, #3
 800437e:	d018      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0x72>
 8004380:	2b03      	cmp	r3, #3
 8004382:	d825      	bhi.n	80043d0 <RCCEx_PLLSAI1_Config+0x90>
 8004384:	2b01      	cmp	r3, #1
 8004386:	d002      	beq.n	800438e <RCCEx_PLLSAI1_Config+0x4e>
 8004388:	2b02      	cmp	r3, #2
 800438a:	d009      	beq.n	80043a0 <RCCEx_PLLSAI1_Config+0x60>
 800438c:	e020      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800438e:	4b62      	ldr	r3, [pc, #392]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d11d      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439e:	e01a      	b.n	80043d6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043a0:	4b5d      	ldr	r3, [pc, #372]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d116      	bne.n	80043da <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b0:	e013      	b.n	80043da <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043b2:	4b59      	ldr	r3, [pc, #356]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10f      	bne.n	80043de <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043be:	4b56      	ldr	r3, [pc, #344]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d109      	bne.n	80043de <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043ce:	e006      	b.n	80043de <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      break;
 80043d4:	e004      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043d6:	bf00      	nop
 80043d8:	e002      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043da:	bf00      	nop
 80043dc:	e000      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043de:	bf00      	nop
    }

    if(status == HAL_OK)
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d108      	bne.n	80043f8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043e6:	4b4c      	ldr	r3, [pc, #304]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f023 0203 	bic.w	r2, r3, #3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4949      	ldr	r1, [pc, #292]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f040 8086 	bne.w	800450c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004400:	4b45      	ldr	r3, [pc, #276]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a44      	ldr	r2, [pc, #272]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004406:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800440a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800440c:	f7fd ffb2 	bl	8002374 <HAL_GetTick>
 8004410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004412:	e009      	b.n	8004428 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004414:	f7fd ffae 	bl	8002374 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d902      	bls.n	8004428 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	73fb      	strb	r3, [r7, #15]
        break;
 8004426:	e005      	b.n	8004434 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004428:	4b3b      	ldr	r3, [pc, #236]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1ef      	bne.n	8004414 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d168      	bne.n	800450c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d113      	bne.n	8004468 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004440:	4b35      	ldr	r3, [pc, #212]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	4b35      	ldr	r3, [pc, #212]	; (800451c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004446:	4013      	ands	r3, r2
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6892      	ldr	r2, [r2, #8]
 800444c:	0211      	lsls	r1, r2, #8
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	68d2      	ldr	r2, [r2, #12]
 8004452:	06d2      	lsls	r2, r2, #27
 8004454:	4311      	orrs	r1, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6852      	ldr	r2, [r2, #4]
 800445a:	3a01      	subs	r2, #1
 800445c:	0112      	lsls	r2, r2, #4
 800445e:	430a      	orrs	r2, r1
 8004460:	492d      	ldr	r1, [pc, #180]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004462:	4313      	orrs	r3, r2
 8004464:	610b      	str	r3, [r1, #16]
 8004466:	e02d      	b.n	80044c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d115      	bne.n	800449a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800446e:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004470:	691a      	ldr	r2, [r3, #16]
 8004472:	4b2b      	ldr	r3, [pc, #172]	; (8004520 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004474:	4013      	ands	r3, r2
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6892      	ldr	r2, [r2, #8]
 800447a:	0211      	lsls	r1, r2, #8
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	6912      	ldr	r2, [r2, #16]
 8004480:	0852      	lsrs	r2, r2, #1
 8004482:	3a01      	subs	r2, #1
 8004484:	0552      	lsls	r2, r2, #21
 8004486:	4311      	orrs	r1, r2
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6852      	ldr	r2, [r2, #4]
 800448c:	3a01      	subs	r2, #1
 800448e:	0112      	lsls	r2, r2, #4
 8004490:	430a      	orrs	r2, r1
 8004492:	4921      	ldr	r1, [pc, #132]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004494:	4313      	orrs	r3, r2
 8004496:	610b      	str	r3, [r1, #16]
 8004498:	e014      	b.n	80044c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800449a:	4b1f      	ldr	r3, [pc, #124]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	4b21      	ldr	r3, [pc, #132]	; (8004524 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6892      	ldr	r2, [r2, #8]
 80044a6:	0211      	lsls	r1, r2, #8
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6952      	ldr	r2, [r2, #20]
 80044ac:	0852      	lsrs	r2, r2, #1
 80044ae:	3a01      	subs	r2, #1
 80044b0:	0652      	lsls	r2, r2, #25
 80044b2:	4311      	orrs	r1, r2
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6852      	ldr	r2, [r2, #4]
 80044b8:	3a01      	subs	r2, #1
 80044ba:	0112      	lsls	r2, r2, #4
 80044bc:	430a      	orrs	r2, r1
 80044be:	4916      	ldr	r1, [pc, #88]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044c4:	4b14      	ldr	r3, [pc, #80]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a13      	ldr	r2, [pc, #76]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d0:	f7fd ff50 	bl	8002374 <HAL_GetTick>
 80044d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044d6:	e009      	b.n	80044ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044d8:	f7fd ff4c 	bl	8002374 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d902      	bls.n	80044ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	73fb      	strb	r3, [r7, #15]
          break;
 80044ea:	e005      	b.n	80044f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044ec:	4b0a      	ldr	r3, [pc, #40]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0ef      	beq.n	80044d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	4904      	ldr	r1, [pc, #16]	; (8004518 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004508:	4313      	orrs	r3, r2
 800450a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800450c:	7bfb      	ldrb	r3, [r7, #15]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	07ff800f 	.word	0x07ff800f
 8004520:	ff9f800f 	.word	0xff9f800f
 8004524:	f9ff800f 	.word	0xf9ff800f

08004528 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004532:	2300      	movs	r3, #0
 8004534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004536:	4b72      	ldr	r3, [pc, #456]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00e      	beq.n	8004560 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004542:	4b6f      	ldr	r3, [pc, #444]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f003 0203 	and.w	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d103      	bne.n	800455a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
       ||
 8004556:	2b00      	cmp	r3, #0
 8004558:	d142      	bne.n	80045e0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
 800455e:	e03f      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b03      	cmp	r3, #3
 8004566:	d018      	beq.n	800459a <RCCEx_PLLSAI2_Config+0x72>
 8004568:	2b03      	cmp	r3, #3
 800456a:	d825      	bhi.n	80045b8 <RCCEx_PLLSAI2_Config+0x90>
 800456c:	2b01      	cmp	r3, #1
 800456e:	d002      	beq.n	8004576 <RCCEx_PLLSAI2_Config+0x4e>
 8004570:	2b02      	cmp	r3, #2
 8004572:	d009      	beq.n	8004588 <RCCEx_PLLSAI2_Config+0x60>
 8004574:	e020      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004576:	4b62      	ldr	r3, [pc, #392]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d11d      	bne.n	80045be <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004586:	e01a      	b.n	80045be <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004588:	4b5d      	ldr	r3, [pc, #372]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004590:	2b00      	cmp	r3, #0
 8004592:	d116      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004598:	e013      	b.n	80045c2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800459a:	4b59      	ldr	r3, [pc, #356]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10f      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045a6:	4b56      	ldr	r3, [pc, #344]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d109      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045b6:	e006      	b.n	80045c6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	73fb      	strb	r3, [r7, #15]
      break;
 80045bc:	e004      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045be:	bf00      	nop
 80045c0:	e002      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045c2:	bf00      	nop
 80045c4:	e000      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d108      	bne.n	80045e0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045ce:	4b4c      	ldr	r3, [pc, #304]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f023 0203 	bic.w	r2, r3, #3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4949      	ldr	r1, [pc, #292]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f040 8086 	bne.w	80046f4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045e8:	4b45      	ldr	r3, [pc, #276]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a44      	ldr	r2, [pc, #272]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f4:	f7fd febe 	bl	8002374 <HAL_GetTick>
 80045f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045fa:	e009      	b.n	8004610 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045fc:	f7fd feba 	bl	8002374 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d902      	bls.n	8004610 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	73fb      	strb	r3, [r7, #15]
        break;
 800460e:	e005      	b.n	800461c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004610:	4b3b      	ldr	r3, [pc, #236]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1ef      	bne.n	80045fc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800461c:	7bfb      	ldrb	r3, [r7, #15]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d168      	bne.n	80046f4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d113      	bne.n	8004650 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004628:	4b35      	ldr	r3, [pc, #212]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 800462a:	695a      	ldr	r2, [r3, #20]
 800462c:	4b35      	ldr	r3, [pc, #212]	; (8004704 <RCCEx_PLLSAI2_Config+0x1dc>)
 800462e:	4013      	ands	r3, r2
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	6892      	ldr	r2, [r2, #8]
 8004634:	0211      	lsls	r1, r2, #8
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	68d2      	ldr	r2, [r2, #12]
 800463a:	06d2      	lsls	r2, r2, #27
 800463c:	4311      	orrs	r1, r2
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	6852      	ldr	r2, [r2, #4]
 8004642:	3a01      	subs	r2, #1
 8004644:	0112      	lsls	r2, r2, #4
 8004646:	430a      	orrs	r2, r1
 8004648:	492d      	ldr	r1, [pc, #180]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 800464a:	4313      	orrs	r3, r2
 800464c:	614b      	str	r3, [r1, #20]
 800464e:	e02d      	b.n	80046ac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d115      	bne.n	8004682 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004656:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004658:	695a      	ldr	r2, [r3, #20]
 800465a:	4b2b      	ldr	r3, [pc, #172]	; (8004708 <RCCEx_PLLSAI2_Config+0x1e0>)
 800465c:	4013      	ands	r3, r2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6892      	ldr	r2, [r2, #8]
 8004662:	0211      	lsls	r1, r2, #8
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6912      	ldr	r2, [r2, #16]
 8004668:	0852      	lsrs	r2, r2, #1
 800466a:	3a01      	subs	r2, #1
 800466c:	0552      	lsls	r2, r2, #21
 800466e:	4311      	orrs	r1, r2
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6852      	ldr	r2, [r2, #4]
 8004674:	3a01      	subs	r2, #1
 8004676:	0112      	lsls	r2, r2, #4
 8004678:	430a      	orrs	r2, r1
 800467a:	4921      	ldr	r1, [pc, #132]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 800467c:	4313      	orrs	r3, r2
 800467e:	614b      	str	r3, [r1, #20]
 8004680:	e014      	b.n	80046ac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004682:	4b1f      	ldr	r3, [pc, #124]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004684:	695a      	ldr	r2, [r3, #20]
 8004686:	4b21      	ldr	r3, [pc, #132]	; (800470c <RCCEx_PLLSAI2_Config+0x1e4>)
 8004688:	4013      	ands	r3, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6892      	ldr	r2, [r2, #8]
 800468e:	0211      	lsls	r1, r2, #8
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6952      	ldr	r2, [r2, #20]
 8004694:	0852      	lsrs	r2, r2, #1
 8004696:	3a01      	subs	r2, #1
 8004698:	0652      	lsls	r2, r2, #25
 800469a:	4311      	orrs	r1, r2
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6852      	ldr	r2, [r2, #4]
 80046a0:	3a01      	subs	r2, #1
 80046a2:	0112      	lsls	r2, r2, #4
 80046a4:	430a      	orrs	r2, r1
 80046a6:	4916      	ldr	r1, [pc, #88]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046ac:	4b14      	ldr	r3, [pc, #80]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a13      	ldr	r2, [pc, #76]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b8:	f7fd fe5c 	bl	8002374 <HAL_GetTick>
 80046bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046be:	e009      	b.n	80046d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046c0:	f7fd fe58 	bl	8002374 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d902      	bls.n	80046d4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	73fb      	strb	r3, [r7, #15]
          break;
 80046d2:	e005      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0ef      	beq.n	80046c0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046e6:	4b06      	ldr	r3, [pc, #24]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e8:	695a      	ldr	r2, [r3, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	4904      	ldr	r1, [pc, #16]	; (8004700 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	40021000 	.word	0x40021000
 8004704:	07ff800f 	.word	0x07ff800f
 8004708:	ff9f800f 	.word	0xff9f800f
 800470c:	f9ff800f 	.word	0xf9ff800f

08004710 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d101      	bne.n	8004722 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e095      	b.n	800484e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004726:	2b00      	cmp	r3, #0
 8004728:	d108      	bne.n	800473c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004732:	d009      	beq.n	8004748 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	61da      	str	r2, [r3, #28]
 800473a:	e005      	b.n	8004748 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fd fbea 	bl	8001f3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800477e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004788:	d902      	bls.n	8004790 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	e002      	b.n	8004796 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004794:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800479e:	d007      	beq.n	80047b0 <HAL_SPI_Init+0xa0>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047a8:	d002      	beq.n	80047b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047c0:	431a      	orrs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f2:	ea42 0103 	orr.w	r1, r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	0c1b      	lsrs	r3, r3, #16
 800480c:	f003 0204 	and.w	r2, r3, #4
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800481e:	f003 0308 	and.w	r3, r3, #8
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800482c:	ea42 0103 	orr.w	r1, r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b088      	sub	sp, #32
 800485a:	af00      	add	r7, sp, #0
 800485c:	60f8      	str	r0, [r7, #12]
 800485e:	60b9      	str	r1, [r7, #8]
 8004860:	603b      	str	r3, [r7, #0]
 8004862:	4613      	mov	r3, r2
 8004864:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_SPI_Transmit+0x22>
 8004874:	2302      	movs	r3, #2
 8004876:	e158      	b.n	8004b2a <HAL_SPI_Transmit+0x2d4>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004880:	f7fd fd78 	bl	8002374 <HAL_GetTick>
 8004884:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b01      	cmp	r3, #1
 8004894:	d002      	beq.n	800489c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004896:	2302      	movs	r3, #2
 8004898:	77fb      	strb	r3, [r7, #31]
    goto error;
 800489a:	e13d      	b.n	8004b18 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d002      	beq.n	80048a8 <HAL_SPI_Transmit+0x52>
 80048a2:	88fb      	ldrh	r3, [r7, #6]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d102      	bne.n	80048ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048ac:	e134      	b.n	8004b18 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2203      	movs	r2, #3
 80048b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	88fa      	ldrh	r2, [r7, #6]
 80048c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048f8:	d10f      	bne.n	800491a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004908:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004918:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004924:	2b40      	cmp	r3, #64	; 0x40
 8004926:	d007      	beq.n	8004938 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004936:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004940:	d94b      	bls.n	80049da <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_SPI_Transmit+0xfa>
 800494a:	8afb      	ldrh	r3, [r7, #22]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d13e      	bne.n	80049ce <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	881a      	ldrh	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	1c9a      	adds	r2, r3, #2
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800496a:	b29b      	uxth	r3, r3
 800496c:	3b01      	subs	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004974:	e02b      	b.n	80049ce <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b02      	cmp	r3, #2
 8004982:	d112      	bne.n	80049aa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	881a      	ldrh	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004994:	1c9a      	adds	r2, r3, #2
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049a8:	e011      	b.n	80049ce <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049aa:	f7fd fce3 	bl	8002374 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d803      	bhi.n	80049c2 <HAL_SPI_Transmit+0x16c>
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c0:	d102      	bne.n	80049c8 <HAL_SPI_Transmit+0x172>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d102      	bne.n	80049ce <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80049cc:	e0a4      	b.n	8004b18 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1ce      	bne.n	8004976 <HAL_SPI_Transmit+0x120>
 80049d8:	e07c      	b.n	8004ad4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <HAL_SPI_Transmit+0x192>
 80049e2:	8afb      	ldrh	r3, [r7, #22]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d170      	bne.n	8004aca <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d912      	bls.n	8004a18 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f6:	881a      	ldrh	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a02:	1c9a      	adds	r2, r3, #2
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b02      	subs	r3, #2
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a16:	e058      	b.n	8004aca <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	330c      	adds	r3, #12
 8004a22:	7812      	ldrb	r2, [r2, #0]
 8004a24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004a3e:	e044      	b.n	8004aca <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d12b      	bne.n	8004aa6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d912      	bls.n	8004a7e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5c:	881a      	ldrh	r2, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a68:	1c9a      	adds	r2, r3, #2
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	3b02      	subs	r3, #2
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a7c:	e025      	b.n	8004aca <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	330c      	adds	r3, #12
 8004a88:	7812      	ldrb	r2, [r2, #0]
 8004a8a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004aa4:	e011      	b.n	8004aca <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aa6:	f7fd fc65 	bl	8002374 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d803      	bhi.n	8004abe <HAL_SPI_Transmit+0x268>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d102      	bne.n	8004ac4 <HAL_SPI_Transmit+0x26e>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d102      	bne.n	8004aca <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ac8:	e026      	b.n	8004b18 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1b5      	bne.n	8004a40 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ad4:	69ba      	ldr	r2, [r7, #24]
 8004ad6:	6839      	ldr	r1, [r7, #0]
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 fce3 	bl	80054a4 <SPI_EndRxTxTransaction>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10a      	bne.n	8004b08 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004af2:	2300      	movs	r3, #0
 8004af4:	613b      	str	r3, [r7, #16]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	613b      	str	r3, [r7, #16]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d002      	beq.n	8004b16 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	77fb      	strb	r3, [r7, #31]
 8004b14:	e000      	b.n	8004b18 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004b16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b28:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3720      	adds	r7, #32
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b088      	sub	sp, #32
 8004b36:	af02      	add	r7, sp, #8
 8004b38:	60f8      	str	r0, [r7, #12]
 8004b3a:	60b9      	str	r1, [r7, #8]
 8004b3c:	603b      	str	r3, [r7, #0]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b4e:	d112      	bne.n	8004b76 <HAL_SPI_Receive+0x44>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10e      	bne.n	8004b76 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2204      	movs	r2, #4
 8004b5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b60:	88fa      	ldrh	r2, [r7, #6]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	4613      	mov	r3, r2
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	68b9      	ldr	r1, [r7, #8]
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 f910 	bl	8004d92 <HAL_SPI_TransmitReceive>
 8004b72:	4603      	mov	r3, r0
 8004b74:	e109      	b.n	8004d8a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_SPI_Receive+0x52>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e102      	b.n	8004d8a <HAL_SPI_Receive+0x258>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b8c:	f7fd fbf2 	bl	8002374 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d002      	beq.n	8004ba4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ba2:	e0e9      	b.n	8004d78 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_SPI_Receive+0x7e>
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004bb4:	e0e0      	b.n	8004d78 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2204      	movs	r2, #4
 8004bba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	88fa      	ldrh	r2, [r7, #6]
 8004bce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	88fa      	ldrh	r2, [r7, #6]
 8004bd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c00:	d908      	bls.n	8004c14 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c10:	605a      	str	r2, [r3, #4]
 8004c12:	e007      	b.n	8004c24 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c22:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c2c:	d10f      	bne.n	8004c4e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c4c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c58:	2b40      	cmp	r3, #64	; 0x40
 8004c5a:	d007      	beq.n	8004c6c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c6a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c74:	d867      	bhi.n	8004d46 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c76:	e030      	b.n	8004cda <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d117      	bne.n	8004cb6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f103 020c 	add.w	r2, r3, #12
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	3b01      	subs	r3, #1
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004cb4:	e011      	b.n	8004cda <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb6:	f7fd fb5d 	bl	8002374 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d803      	bhi.n	8004cce <HAL_SPI_Receive+0x19c>
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d102      	bne.n	8004cd4 <HAL_SPI_Receive+0x1a2>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d102      	bne.n	8004cda <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004cd8:	e04e      	b.n	8004d78 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1c8      	bne.n	8004c78 <HAL_SPI_Receive+0x146>
 8004ce6:	e034      	b.n	8004d52 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d115      	bne.n	8004d22 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d00:	b292      	uxth	r2, r2
 8004d02:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d08:	1c9a      	adds	r2, r3, #2
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004d20:	e011      	b.n	8004d46 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d22:	f7fd fb27 	bl	8002374 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d803      	bhi.n	8004d3a <HAL_SPI_Receive+0x208>
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d102      	bne.n	8004d40 <HAL_SPI_Receive+0x20e>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d102      	bne.n	8004d46 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004d44:	e018      	b.n	8004d78 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1ca      	bne.n	8004ce8 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	6839      	ldr	r1, [r7, #0]
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 fb4c 	bl	80053f4 <SPI_EndRxTransaction>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	75fb      	strb	r3, [r7, #23]
 8004d74:	e000      	b.n	8004d78 <HAL_SPI_Receive+0x246>
  }

error :
 8004d76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b08a      	sub	sp, #40	; 0x28
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004da0:	2301      	movs	r3, #1
 8004da2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d101      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x26>
 8004db4:	2302      	movs	r3, #2
 8004db6:	e1fb      	b.n	80051b0 <HAL_SPI_TransmitReceive+0x41e>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc0:	f7fd fad8 	bl	8002374 <HAL_GetTick>
 8004dc4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004dcc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004dd4:	887b      	ldrh	r3, [r7, #2]
 8004dd6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004dd8:	887b      	ldrh	r3, [r7, #2]
 8004dda:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ddc:	7efb      	ldrb	r3, [r7, #27]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d00e      	beq.n	8004e00 <HAL_SPI_TransmitReceive+0x6e>
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004de8:	d106      	bne.n	8004df8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d102      	bne.n	8004df8 <HAL_SPI_TransmitReceive+0x66>
 8004df2:	7efb      	ldrb	r3, [r7, #27]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d003      	beq.n	8004e00 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004dfe:	e1cd      	b.n	800519c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d005      	beq.n	8004e12 <HAL_SPI_TransmitReceive+0x80>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <HAL_SPI_TransmitReceive+0x80>
 8004e0c:	887b      	ldrh	r3, [r7, #2]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d103      	bne.n	8004e1a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004e18:	e1c0      	b.n	800519c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d003      	beq.n	8004e2e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2205      	movs	r2, #5
 8004e2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	887a      	ldrh	r2, [r7, #2]
 8004e46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	887a      	ldrh	r2, [r7, #2]
 8004e54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	887a      	ldrh	r2, [r7, #2]
 8004e5a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e70:	d802      	bhi.n	8004e78 <HAL_SPI_TransmitReceive+0xe6>
 8004e72:	8a3b      	ldrh	r3, [r7, #16]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d908      	bls.n	8004e8a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	e007      	b.n	8004e9a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e98:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea4:	2b40      	cmp	r3, #64	; 0x40
 8004ea6:	d007      	beq.n	8004eb8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ec0:	d97c      	bls.n	8004fbc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d002      	beq.n	8004ed0 <HAL_SPI_TransmitReceive+0x13e>
 8004eca:	8a7b      	ldrh	r3, [r7, #18]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d169      	bne.n	8004fa4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	881a      	ldrh	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee0:	1c9a      	adds	r2, r3, #2
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ef4:	e056      	b.n	8004fa4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d11b      	bne.n	8004f3c <HAL_SPI_TransmitReceive+0x1aa>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d016      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x1aa>
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d113      	bne.n	8004f3c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f18:	881a      	ldrh	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	1c9a      	adds	r2, r3, #2
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d11c      	bne.n	8004f84 <HAL_SPI_TransmitReceive+0x1f2>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d016      	beq.n	8004f84 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68da      	ldr	r2, [r3, #12]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f60:	b292      	uxth	r2, r2
 8004f62:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f68:	1c9a      	adds	r2, r3, #2
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	3b01      	subs	r3, #1
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f80:	2301      	movs	r3, #1
 8004f82:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f84:	f7fd f9f6 	bl	8002374 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d807      	bhi.n	8004fa4 <HAL_SPI_TransmitReceive+0x212>
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9a:	d003      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004fa2:	e0fb      	b.n	800519c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1a3      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x164>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d19d      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x164>
 8004fba:	e0df      	b.n	800517c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <HAL_SPI_TransmitReceive+0x23a>
 8004fc4:	8a7b      	ldrh	r3, [r7, #18]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	f040 80cb 	bne.w	8005162 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d912      	bls.n	8004ffc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fda:	881a      	ldrh	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe6:	1c9a      	adds	r2, r3, #2
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	3b02      	subs	r3, #2
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ffa:	e0b2      	b.n	8005162 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	330c      	adds	r3, #12
 8005006:	7812      	ldrb	r2, [r2, #0]
 8005008:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005022:	e09e      	b.n	8005162 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b02      	cmp	r3, #2
 8005030:	d134      	bne.n	800509c <HAL_SPI_TransmitReceive+0x30a>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d02f      	beq.n	800509c <HAL_SPI_TransmitReceive+0x30a>
 800503c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503e:	2b01      	cmp	r3, #1
 8005040:	d12c      	bne.n	800509c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005046:	b29b      	uxth	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	d912      	bls.n	8005072 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005050:	881a      	ldrh	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505c:	1c9a      	adds	r2, r3, #2
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b02      	subs	r3, #2
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005070:	e012      	b.n	8005098 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	330c      	adds	r3, #12
 800507c:	7812      	ldrb	r2, [r2, #0]
 800507e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800508e:	b29b      	uxth	r3, r3
 8005090:	3b01      	subs	r3, #1
 8005092:	b29a      	uxth	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d148      	bne.n	800513c <HAL_SPI_TransmitReceive+0x3aa>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d042      	beq.n	800513c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d923      	bls.n	800510a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050cc:	b292      	uxth	r2, r2
 80050ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d4:	1c9a      	adds	r2, r3, #2
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b02      	subs	r3, #2
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d81f      	bhi.n	8005138 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005106:	605a      	str	r2, [r3, #4]
 8005108:	e016      	b.n	8005138 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f103 020c 	add.w	r2, r3, #12
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	7812      	ldrb	r2, [r2, #0]
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800512c:	b29b      	uxth	r3, r3
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005138:	2301      	movs	r3, #1
 800513a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800513c:	f7fd f91a 	bl	8002374 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005148:	429a      	cmp	r2, r3
 800514a:	d803      	bhi.n	8005154 <HAL_SPI_TransmitReceive+0x3c2>
 800514c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005152:	d102      	bne.n	800515a <HAL_SPI_TransmitReceive+0x3c8>
 8005154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005156:	2b00      	cmp	r3, #0
 8005158:	d103      	bne.n	8005162 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005160:	e01c      	b.n	800519c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005166:	b29b      	uxth	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	f47f af5b 	bne.w	8005024 <HAL_SPI_TransmitReceive+0x292>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005174:	b29b      	uxth	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	f47f af54 	bne.w	8005024 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800517c:	69fa      	ldr	r2, [r7, #28]
 800517e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 f98f 	bl	80054a4 <SPI_EndRxTxTransaction>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d006      	beq.n	800519a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	661a      	str	r2, [r3, #96]	; 0x60
 8005198:	e000      	b.n	800519c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800519a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80051ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3728      	adds	r7, #40	; 0x28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b088      	sub	sp, #32
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051c8:	f7fd f8d4 	bl	8002374 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d0:	1a9b      	subs	r3, r3, r2
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	4413      	add	r3, r2
 80051d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051d8:	f7fd f8cc 	bl	8002374 <HAL_GetTick>
 80051dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051de:	4b39      	ldr	r3, [pc, #228]	; (80052c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	015b      	lsls	r3, r3, #5
 80051e4:	0d1b      	lsrs	r3, r3, #20
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	fb02 f303 	mul.w	r3, r2, r3
 80051ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051ee:	e054      	b.n	800529a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d050      	beq.n	800529a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051f8:	f7fd f8bc 	bl	8002374 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	69fa      	ldr	r2, [r7, #28]
 8005204:	429a      	cmp	r2, r3
 8005206:	d902      	bls.n	800520e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d13d      	bne.n	800528a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800521c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005226:	d111      	bne.n	800524c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005230:	d004      	beq.n	800523c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800523a:	d107      	bne.n	800524c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800524a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005250:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005254:	d10f      	bne.n	8005276 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005274:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e017      	b.n	80052ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	3b01      	subs	r3, #1
 8005298:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4013      	ands	r3, r2
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	bf0c      	ite	eq
 80052aa:	2301      	moveq	r3, #1
 80052ac:	2300      	movne	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	461a      	mov	r2, r3
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d19b      	bne.n	80051f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3720      	adds	r7, #32
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20000000 	.word	0x20000000

080052c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08a      	sub	sp, #40	; 0x28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80052d6:	2300      	movs	r3, #0
 80052d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052da:	f7fd f84b 	bl	8002374 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	4413      	add	r3, r2
 80052e8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80052ea:	f7fd f843 	bl	8002374 <HAL_GetTick>
 80052ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	330c      	adds	r3, #12
 80052f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052f8:	4b3d      	ldr	r3, [pc, #244]	; (80053f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	00da      	lsls	r2, r3, #3
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	0d1b      	lsrs	r3, r3, #20
 8005308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800530a:	fb02 f303 	mul.w	r3, r2, r3
 800530e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005310:	e060      	b.n	80053d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005318:	d107      	bne.n	800532a <SPI_WaitFifoStateUntilTimeout+0x62>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d104      	bne.n	800532a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	b2db      	uxtb	r3, r3
 8005326:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005328:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005330:	d050      	beq.n	80053d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005332:	f7fd f81f 	bl	8002374 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800533e:	429a      	cmp	r2, r3
 8005340:	d902      	bls.n	8005348 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	2b00      	cmp	r3, #0
 8005346:	d13d      	bne.n	80053c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005356:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005360:	d111      	bne.n	8005386 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800536a:	d004      	beq.n	8005376 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005374:	d107      	bne.n	8005386 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005384:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538e:	d10f      	bne.n	80053b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e010      	b.n	80053e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689a      	ldr	r2, [r3, #8]
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	4013      	ands	r3, r2
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d196      	bne.n	8005312 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3728      	adds	r7, #40	; 0x28
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000000 	.word	0x20000000

080053f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af02      	add	r7, sp, #8
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005408:	d111      	bne.n	800542e <SPI_EndRxTransaction+0x3a>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005412:	d004      	beq.n	800541e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541c:	d107      	bne.n	800542e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800542c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2200      	movs	r2, #0
 8005436:	2180      	movs	r1, #128	; 0x80
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f7ff febd 	bl	80051b8 <SPI_WaitFlagStateUntilTimeout>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005448:	f043 0220 	orr.w	r2, r3, #32
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e023      	b.n	800549c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800545c:	d11d      	bne.n	800549a <SPI_EndRxTransaction+0xa6>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005466:	d004      	beq.n	8005472 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005470:	d113      	bne.n	800549a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2200      	movs	r2, #0
 800547a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7ff ff22 	bl	80052c8 <SPI_WaitFifoStateUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d007      	beq.n	800549a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800548e:	f043 0220 	orr.w	r2, r3, #32
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e000      	b.n	800549c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f7ff ff03 	bl	80052c8 <SPI_WaitFifoStateUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d007      	beq.n	80054d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054cc:	f043 0220 	orr.w	r2, r3, #32
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	e027      	b.n	8005528 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	2200      	movs	r2, #0
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7ff fe68 	bl	80051b8 <SPI_WaitFlagStateUntilTimeout>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d007      	beq.n	80054fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f2:	f043 0220 	orr.w	r2, r3, #32
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e014      	b.n	8005528 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f7ff fedc 	bl	80052c8 <SPI_WaitFifoStateUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d007      	beq.n	8005526 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800551a:	f043 0220 	orr.w	r2, r3, #32
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e000      	b.n	8005528 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e049      	b.n	80055d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fc fd7e 	bl	8002058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3304      	adds	r3, #4
 800556c:	4619      	mov	r1, r3
 800556e:	4610      	mov	r0, r2
 8005570:	f000 f9ee 	bl	8005950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
	...

080055e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d001      	beq.n	80055f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e04f      	b.n	8005698 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 0201 	orr.w	r2, r2, #1
 800560e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a23      	ldr	r2, [pc, #140]	; (80056a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d01d      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005622:	d018      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a1f      	ldr	r2, [pc, #124]	; (80056a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d013      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a1e      	ldr	r2, [pc, #120]	; (80056ac <HAL_TIM_Base_Start_IT+0xcc>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00e      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a1c      	ldr	r2, [pc, #112]	; (80056b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a1b      	ldr	r2, [pc, #108]	; (80056b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d004      	beq.n	8005656 <HAL_TIM_Base_Start_IT+0x76>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a19      	ldr	r2, [pc, #100]	; (80056b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d115      	bne.n	8005682 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	4b17      	ldr	r3, [pc, #92]	; (80056bc <HAL_TIM_Base_Start_IT+0xdc>)
 800565e:	4013      	ands	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b06      	cmp	r3, #6
 8005666:	d015      	beq.n	8005694 <HAL_TIM_Base_Start_IT+0xb4>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800566e:	d011      	beq.n	8005694 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005680:	e008      	b.n	8005694 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0201 	orr.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e000      	b.n	8005696 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005694:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3714      	adds	r7, #20
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	40012c00 	.word	0x40012c00
 80056a8:	40000400 	.word	0x40000400
 80056ac:	40000800 	.word	0x40000800
 80056b0:	40000c00 	.word	0x40000c00
 80056b4:	40013400 	.word	0x40013400
 80056b8:	40014000 	.word	0x40014000
 80056bc:	00010007 	.word	0x00010007

080056c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d122      	bne.n	800571c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d11b      	bne.n	800571c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f06f 0202 	mvn.w	r2, #2
 80056ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f905 	bl	8005912 <HAL_TIM_IC_CaptureCallback>
 8005708:	e005      	b.n	8005716 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f8f7 	bl	80058fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f908 	bl	8005926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	2b04      	cmp	r3, #4
 8005728:	d122      	bne.n	8005770 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f003 0304 	and.w	r3, r3, #4
 8005734:	2b04      	cmp	r3, #4
 8005736:	d11b      	bne.n	8005770 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0204 	mvn.w	r2, #4
 8005740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2202      	movs	r2, #2
 8005746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f8db 	bl	8005912 <HAL_TIM_IC_CaptureCallback>
 800575c:	e005      	b.n	800576a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f8cd 	bl	80058fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f8de 	bl	8005926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	f003 0308 	and.w	r3, r3, #8
 800577a:	2b08      	cmp	r3, #8
 800577c:	d122      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b08      	cmp	r3, #8
 800578a:	d11b      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f06f 0208 	mvn.w	r2, #8
 8005794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2204      	movs	r2, #4
 800579a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f8b1 	bl	8005912 <HAL_TIM_IC_CaptureCallback>
 80057b0:	e005      	b.n	80057be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f8a3 	bl	80058fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f8b4 	bl	8005926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b10      	cmp	r3, #16
 80057d0:	d122      	bne.n	8005818 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d11b      	bne.n	8005818 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0210 	mvn.w	r2, #16
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2208      	movs	r2, #8
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f887 	bl	8005912 <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f879 	bl	80058fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f88a 	bl	8005926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b01      	cmp	r3, #1
 8005824:	d10e      	bne.n	8005844 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b01      	cmp	r3, #1
 8005832:	d107      	bne.n	8005844 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0201 	mvn.w	r2, #1
 800583c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7fc fb34 	bl	8001eac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584e:	2b80      	cmp	r3, #128	; 0x80
 8005850:	d10e      	bne.n	8005870 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585c:	2b80      	cmp	r3, #128	; 0x80
 800585e:	d107      	bne.n	8005870 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 f914 	bl	8005a98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800587a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800587e:	d10e      	bne.n	800589e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588a:	2b80      	cmp	r3, #128	; 0x80
 800588c:	d107      	bne.n	800589e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f907 	bl	8005aac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a8:	2b40      	cmp	r3, #64	; 0x40
 80058aa:	d10e      	bne.n	80058ca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b6:	2b40      	cmp	r3, #64	; 0x40
 80058b8:	d107      	bne.n	80058ca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 f838 	bl	800593a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b20      	cmp	r3, #32
 80058d6:	d10e      	bne.n	80058f6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f003 0320 	and.w	r3, r3, #32
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d107      	bne.n	80058f6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f06f 0220 	mvn.w	r2, #32
 80058ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f8c7 	bl	8005a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058f6:	bf00      	nop
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058fe:	b480      	push	{r7}
 8005900:	b083      	sub	sp, #12
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005906:	bf00      	nop
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005912:	b480      	push	{r7}
 8005914:	b083      	sub	sp, #12
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800591a:	bf00      	nop
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005926:	b480      	push	{r7}
 8005928:	b083      	sub	sp, #12
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800592e:	bf00      	nop
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr

0800593a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005942:	bf00      	nop
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr
	...

08005950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a40      	ldr	r2, [pc, #256]	; (8005a64 <TIM_Base_SetConfig+0x114>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d013      	beq.n	8005990 <TIM_Base_SetConfig+0x40>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800596e:	d00f      	beq.n	8005990 <TIM_Base_SetConfig+0x40>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a3d      	ldr	r2, [pc, #244]	; (8005a68 <TIM_Base_SetConfig+0x118>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00b      	beq.n	8005990 <TIM_Base_SetConfig+0x40>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a3c      	ldr	r2, [pc, #240]	; (8005a6c <TIM_Base_SetConfig+0x11c>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d007      	beq.n	8005990 <TIM_Base_SetConfig+0x40>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a3b      	ldr	r2, [pc, #236]	; (8005a70 <TIM_Base_SetConfig+0x120>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_Base_SetConfig+0x40>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a3a      	ldr	r2, [pc, #232]	; (8005a74 <TIM_Base_SetConfig+0x124>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d108      	bne.n	80059a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a2f      	ldr	r2, [pc, #188]	; (8005a64 <TIM_Base_SetConfig+0x114>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01f      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b0:	d01b      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a2c      	ldr	r2, [pc, #176]	; (8005a68 <TIM_Base_SetConfig+0x118>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d017      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a2b      	ldr	r2, [pc, #172]	; (8005a6c <TIM_Base_SetConfig+0x11c>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d013      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a2a      	ldr	r2, [pc, #168]	; (8005a70 <TIM_Base_SetConfig+0x120>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00f      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a29      	ldr	r2, [pc, #164]	; (8005a74 <TIM_Base_SetConfig+0x124>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00b      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a28      	ldr	r2, [pc, #160]	; (8005a78 <TIM_Base_SetConfig+0x128>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d007      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a27      	ldr	r2, [pc, #156]	; (8005a7c <TIM_Base_SetConfig+0x12c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d003      	beq.n	80059ea <TIM_Base_SetConfig+0x9a>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a26      	ldr	r2, [pc, #152]	; (8005a80 <TIM_Base_SetConfig+0x130>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d108      	bne.n	80059fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a10      	ldr	r2, [pc, #64]	; (8005a64 <TIM_Base_SetConfig+0x114>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00f      	beq.n	8005a48 <TIM_Base_SetConfig+0xf8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a12      	ldr	r2, [pc, #72]	; (8005a74 <TIM_Base_SetConfig+0x124>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00b      	beq.n	8005a48 <TIM_Base_SetConfig+0xf8>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a11      	ldr	r2, [pc, #68]	; (8005a78 <TIM_Base_SetConfig+0x128>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d007      	beq.n	8005a48 <TIM_Base_SetConfig+0xf8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a10      	ldr	r2, [pc, #64]	; (8005a7c <TIM_Base_SetConfig+0x12c>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d003      	beq.n	8005a48 <TIM_Base_SetConfig+0xf8>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a0f      	ldr	r2, [pc, #60]	; (8005a80 <TIM_Base_SetConfig+0x130>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d103      	bne.n	8005a50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	691a      	ldr	r2, [r3, #16]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	615a      	str	r2, [r3, #20]
}
 8005a56:	bf00      	nop
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	40012c00 	.word	0x40012c00
 8005a68:	40000400 	.word	0x40000400
 8005a6c:	40000800 	.word	0x40000800
 8005a70:	40000c00 	.word	0x40000c00
 8005a74:	40013400 	.word	0x40013400
 8005a78:	40014000 	.word	0x40014000
 8005a7c:	40014400 	.word	0x40014400
 8005a80:	40014800 	.word	0x40014800

08005a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e042      	b.n	8005b58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7fc fadd 	bl	80020a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2224      	movs	r2, #36	; 0x24
 8005aee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f8c4 	bl	8005c90 <UART_SetConfig>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d101      	bne.n	8005b12 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e022      	b.n	8005b58 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d002      	beq.n	8005b20 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fb80 	bl	8006220 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689a      	ldr	r2, [r3, #8]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0201 	orr.w	r2, r2, #1
 8005b4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fc07 	bl	8006364 <UART_CheckIdleState>
 8005b56:	4603      	mov	r3, r0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3708      	adds	r7, #8
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08a      	sub	sp, #40	; 0x28
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	603b      	str	r3, [r7, #0]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b76:	2b20      	cmp	r3, #32
 8005b78:	f040 8084 	bne.w	8005c84 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <HAL_UART_Transmit+0x28>
 8005b82:	88fb      	ldrh	r3, [r7, #6]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d101      	bne.n	8005b8c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e07c      	b.n	8005c86 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d101      	bne.n	8005b9a <HAL_UART_Transmit+0x3a>
 8005b96:	2302      	movs	r3, #2
 8005b98:	e075      	b.n	8005c86 <HAL_UART_Transmit+0x126>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2221      	movs	r2, #33	; 0x21
 8005bae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bb2:	f7fc fbdf 	bl	8002374 <HAL_GetTick>
 8005bb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	88fa      	ldrh	r2, [r7, #6]
 8005bbc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	88fa      	ldrh	r2, [r7, #6]
 8005bc4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd0:	d108      	bne.n	8005be4 <HAL_UART_Transmit+0x84>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d104      	bne.n	8005be4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	61bb      	str	r3, [r7, #24]
 8005be2:	e003      	b.n	8005bec <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005be8:	2300      	movs	r3, #0
 8005bea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005bf4:	e02d      	b.n	8005c52 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2180      	movs	r1, #128	; 0x80
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 fbfa 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e03a      	b.n	8005c86 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	881a      	ldrh	r2, [r3, #0]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c22:	b292      	uxth	r2, r2
 8005c24:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	3302      	adds	r3, #2
 8005c2a:	61bb      	str	r3, [r7, #24]
 8005c2c:	e008      	b.n	8005c40 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	781a      	ldrb	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	b292      	uxth	r2, r2
 8005c38:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1cb      	bne.n	8005bf6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	2200      	movs	r2, #0
 8005c66:	2140      	movs	r1, #64	; 0x40
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f000 fbc6 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e006      	b.n	8005c86 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e000      	b.n	8005c86 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
  }
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3720      	adds	r7, #32
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c90:	b5b0      	push	{r4, r5, r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	431a      	orrs	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	69db      	ldr	r3, [r3, #28]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	4bb1      	ldr	r3, [pc, #708]	; (8005f80 <UART_SetConfig+0x2f0>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6812      	ldr	r2, [r2, #0]
 8005cc2:	69f9      	ldr	r1, [r7, #28]
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68da      	ldr	r2, [r3, #12]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4aa6      	ldr	r2, [pc, #664]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d004      	beq.n	8005cf8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	69fa      	ldr	r2, [r7, #28]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005d02:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	6812      	ldr	r2, [r2, #0]
 8005d0a:	69f9      	ldr	r1, [r7, #28]
 8005d0c:	430b      	orrs	r3, r1
 8005d0e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d16:	f023 010f 	bic.w	r1, r3, #15
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	430a      	orrs	r2, r1
 8005d24:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a97      	ldr	r2, [pc, #604]	; (8005f88 <UART_SetConfig+0x2f8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d120      	bne.n	8005d72 <UART_SetConfig+0xe2>
 8005d30:	4b96      	ldr	r3, [pc, #600]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d36:	f003 0303 	and.w	r3, r3, #3
 8005d3a:	2b03      	cmp	r3, #3
 8005d3c:	d816      	bhi.n	8005d6c <UART_SetConfig+0xdc>
 8005d3e:	a201      	add	r2, pc, #4	; (adr r2, 8005d44 <UART_SetConfig+0xb4>)
 8005d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d44:	08005d55 	.word	0x08005d55
 8005d48:	08005d61 	.word	0x08005d61
 8005d4c:	08005d5b 	.word	0x08005d5b
 8005d50:	08005d67 	.word	0x08005d67
 8005d54:	2301      	movs	r3, #1
 8005d56:	76fb      	strb	r3, [r7, #27]
 8005d58:	e0e7      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	76fb      	strb	r3, [r7, #27]
 8005d5e:	e0e4      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005d60:	2304      	movs	r3, #4
 8005d62:	76fb      	strb	r3, [r7, #27]
 8005d64:	e0e1      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005d66:	2308      	movs	r3, #8
 8005d68:	76fb      	strb	r3, [r7, #27]
 8005d6a:	e0de      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005d6c:	2310      	movs	r3, #16
 8005d6e:	76fb      	strb	r3, [r7, #27]
 8005d70:	e0db      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a86      	ldr	r2, [pc, #536]	; (8005f90 <UART_SetConfig+0x300>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d132      	bne.n	8005de2 <UART_SetConfig+0x152>
 8005d7c:	4b83      	ldr	r3, [pc, #524]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d82:	f003 030c 	and.w	r3, r3, #12
 8005d86:	2b0c      	cmp	r3, #12
 8005d88:	d828      	bhi.n	8005ddc <UART_SetConfig+0x14c>
 8005d8a:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <UART_SetConfig+0x100>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005dc5 	.word	0x08005dc5
 8005d94:	08005ddd 	.word	0x08005ddd
 8005d98:	08005ddd 	.word	0x08005ddd
 8005d9c:	08005ddd 	.word	0x08005ddd
 8005da0:	08005dd1 	.word	0x08005dd1
 8005da4:	08005ddd 	.word	0x08005ddd
 8005da8:	08005ddd 	.word	0x08005ddd
 8005dac:	08005ddd 	.word	0x08005ddd
 8005db0:	08005dcb 	.word	0x08005dcb
 8005db4:	08005ddd 	.word	0x08005ddd
 8005db8:	08005ddd 	.word	0x08005ddd
 8005dbc:	08005ddd 	.word	0x08005ddd
 8005dc0:	08005dd7 	.word	0x08005dd7
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	76fb      	strb	r3, [r7, #27]
 8005dc8:	e0af      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	76fb      	strb	r3, [r7, #27]
 8005dce:	e0ac      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005dd0:	2304      	movs	r3, #4
 8005dd2:	76fb      	strb	r3, [r7, #27]
 8005dd4:	e0a9      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005dd6:	2308      	movs	r3, #8
 8005dd8:	76fb      	strb	r3, [r7, #27]
 8005dda:	e0a6      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005ddc:	2310      	movs	r3, #16
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	e0a3      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a6b      	ldr	r2, [pc, #428]	; (8005f94 <UART_SetConfig+0x304>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d120      	bne.n	8005e2e <UART_SetConfig+0x19e>
 8005dec:	4b67      	ldr	r3, [pc, #412]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005df2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005df6:	2b30      	cmp	r3, #48	; 0x30
 8005df8:	d013      	beq.n	8005e22 <UART_SetConfig+0x192>
 8005dfa:	2b30      	cmp	r3, #48	; 0x30
 8005dfc:	d814      	bhi.n	8005e28 <UART_SetConfig+0x198>
 8005dfe:	2b20      	cmp	r3, #32
 8005e00:	d009      	beq.n	8005e16 <UART_SetConfig+0x186>
 8005e02:	2b20      	cmp	r3, #32
 8005e04:	d810      	bhi.n	8005e28 <UART_SetConfig+0x198>
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d002      	beq.n	8005e10 <UART_SetConfig+0x180>
 8005e0a:	2b10      	cmp	r3, #16
 8005e0c:	d006      	beq.n	8005e1c <UART_SetConfig+0x18c>
 8005e0e:	e00b      	b.n	8005e28 <UART_SetConfig+0x198>
 8005e10:	2300      	movs	r3, #0
 8005e12:	76fb      	strb	r3, [r7, #27]
 8005e14:	e089      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e16:	2302      	movs	r3, #2
 8005e18:	76fb      	strb	r3, [r7, #27]
 8005e1a:	e086      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e1c:	2304      	movs	r3, #4
 8005e1e:	76fb      	strb	r3, [r7, #27]
 8005e20:	e083      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e22:	2308      	movs	r3, #8
 8005e24:	76fb      	strb	r3, [r7, #27]
 8005e26:	e080      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e28:	2310      	movs	r3, #16
 8005e2a:	76fb      	strb	r3, [r7, #27]
 8005e2c:	e07d      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a59      	ldr	r2, [pc, #356]	; (8005f98 <UART_SetConfig+0x308>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d120      	bne.n	8005e7a <UART_SetConfig+0x1ea>
 8005e38:	4b54      	ldr	r3, [pc, #336]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e42:	2bc0      	cmp	r3, #192	; 0xc0
 8005e44:	d013      	beq.n	8005e6e <UART_SetConfig+0x1de>
 8005e46:	2bc0      	cmp	r3, #192	; 0xc0
 8005e48:	d814      	bhi.n	8005e74 <UART_SetConfig+0x1e4>
 8005e4a:	2b80      	cmp	r3, #128	; 0x80
 8005e4c:	d009      	beq.n	8005e62 <UART_SetConfig+0x1d2>
 8005e4e:	2b80      	cmp	r3, #128	; 0x80
 8005e50:	d810      	bhi.n	8005e74 <UART_SetConfig+0x1e4>
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <UART_SetConfig+0x1cc>
 8005e56:	2b40      	cmp	r3, #64	; 0x40
 8005e58:	d006      	beq.n	8005e68 <UART_SetConfig+0x1d8>
 8005e5a:	e00b      	b.n	8005e74 <UART_SetConfig+0x1e4>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	76fb      	strb	r3, [r7, #27]
 8005e60:	e063      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e62:	2302      	movs	r3, #2
 8005e64:	76fb      	strb	r3, [r7, #27]
 8005e66:	e060      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e68:	2304      	movs	r3, #4
 8005e6a:	76fb      	strb	r3, [r7, #27]
 8005e6c:	e05d      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e6e:	2308      	movs	r3, #8
 8005e70:	76fb      	strb	r3, [r7, #27]
 8005e72:	e05a      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e74:	2310      	movs	r3, #16
 8005e76:	76fb      	strb	r3, [r7, #27]
 8005e78:	e057      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a47      	ldr	r2, [pc, #284]	; (8005f9c <UART_SetConfig+0x30c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d125      	bne.n	8005ed0 <UART_SetConfig+0x240>
 8005e84:	4b41      	ldr	r3, [pc, #260]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e92:	d017      	beq.n	8005ec4 <UART_SetConfig+0x234>
 8005e94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e98:	d817      	bhi.n	8005eca <UART_SetConfig+0x23a>
 8005e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e9e:	d00b      	beq.n	8005eb8 <UART_SetConfig+0x228>
 8005ea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ea4:	d811      	bhi.n	8005eca <UART_SetConfig+0x23a>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <UART_SetConfig+0x222>
 8005eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eae:	d006      	beq.n	8005ebe <UART_SetConfig+0x22e>
 8005eb0:	e00b      	b.n	8005eca <UART_SetConfig+0x23a>
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	76fb      	strb	r3, [r7, #27]
 8005eb6:	e038      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005eb8:	2302      	movs	r3, #2
 8005eba:	76fb      	strb	r3, [r7, #27]
 8005ebc:	e035      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005ebe:	2304      	movs	r3, #4
 8005ec0:	76fb      	strb	r3, [r7, #27]
 8005ec2:	e032      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005ec4:	2308      	movs	r3, #8
 8005ec6:	76fb      	strb	r3, [r7, #27]
 8005ec8:	e02f      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005eca:	2310      	movs	r3, #16
 8005ecc:	76fb      	strb	r3, [r7, #27]
 8005ece:	e02c      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a2b      	ldr	r2, [pc, #172]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d125      	bne.n	8005f26 <UART_SetConfig+0x296>
 8005eda:	4b2c      	ldr	r3, [pc, #176]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ee4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ee8:	d017      	beq.n	8005f1a <UART_SetConfig+0x28a>
 8005eea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005eee:	d817      	bhi.n	8005f20 <UART_SetConfig+0x290>
 8005ef0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ef4:	d00b      	beq.n	8005f0e <UART_SetConfig+0x27e>
 8005ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005efa:	d811      	bhi.n	8005f20 <UART_SetConfig+0x290>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <UART_SetConfig+0x278>
 8005f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f04:	d006      	beq.n	8005f14 <UART_SetConfig+0x284>
 8005f06:	e00b      	b.n	8005f20 <UART_SetConfig+0x290>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	76fb      	strb	r3, [r7, #27]
 8005f0c:	e00d      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005f0e:	2302      	movs	r3, #2
 8005f10:	76fb      	strb	r3, [r7, #27]
 8005f12:	e00a      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005f14:	2304      	movs	r3, #4
 8005f16:	76fb      	strb	r3, [r7, #27]
 8005f18:	e007      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005f1a:	2308      	movs	r3, #8
 8005f1c:	76fb      	strb	r3, [r7, #27]
 8005f1e:	e004      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005f20:	2310      	movs	r3, #16
 8005f22:	76fb      	strb	r3, [r7, #27]
 8005f24:	e001      	b.n	8005f2a <UART_SetConfig+0x29a>
 8005f26:	2310      	movs	r3, #16
 8005f28:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a15      	ldr	r2, [pc, #84]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	f040 809f 	bne.w	8006074 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f36:	7efb      	ldrb	r3, [r7, #27]
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d837      	bhi.n	8005fac <UART_SetConfig+0x31c>
 8005f3c:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <UART_SetConfig+0x2b4>)
 8005f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f42:	bf00      	nop
 8005f44:	08005f69 	.word	0x08005f69
 8005f48:	08005fad 	.word	0x08005fad
 8005f4c:	08005f71 	.word	0x08005f71
 8005f50:	08005fad 	.word	0x08005fad
 8005f54:	08005f77 	.word	0x08005f77
 8005f58:	08005fad 	.word	0x08005fad
 8005f5c:	08005fad 	.word	0x08005fad
 8005f60:	08005fad 	.word	0x08005fad
 8005f64:	08005fa5 	.word	0x08005fa5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f68:	f7fd fd6e 	bl	8003a48 <HAL_RCC_GetPCLK1Freq>
 8005f6c:	6178      	str	r0, [r7, #20]
        break;
 8005f6e:	e022      	b.n	8005fb6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f70:	4b0b      	ldr	r3, [pc, #44]	; (8005fa0 <UART_SetConfig+0x310>)
 8005f72:	617b      	str	r3, [r7, #20]
        break;
 8005f74:	e01f      	b.n	8005fb6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f76:	f7fd fcd1 	bl	800391c <HAL_RCC_GetSysClockFreq>
 8005f7a:	6178      	str	r0, [r7, #20]
        break;
 8005f7c:	e01b      	b.n	8005fb6 <UART_SetConfig+0x326>
 8005f7e:	bf00      	nop
 8005f80:	cfff69f3 	.word	0xcfff69f3
 8005f84:	40008000 	.word	0x40008000
 8005f88:	40013800 	.word	0x40013800
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	40004400 	.word	0x40004400
 8005f94:	40004800 	.word	0x40004800
 8005f98:	40004c00 	.word	0x40004c00
 8005f9c:	40005000 	.word	0x40005000
 8005fa0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fa8:	617b      	str	r3, [r7, #20]
        break;
 8005faa:	e004      	b.n	8005fb6 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8005fac:	2300      	movs	r3, #0
 8005fae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	76bb      	strb	r3, [r7, #26]
        break;
 8005fb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f000 8119 	beq.w	80061f0 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	4a95      	ldr	r2, [pc, #596]	; (8006218 <UART_SetConfig+0x588>)
 8005fc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fd0:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	4413      	add	r3, r2
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d305      	bcc.n	8005fee <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d902      	bls.n	8005ff4 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	76bb      	strb	r3, [r7, #26]
 8005ff2:	e0fd      	b.n	80061f0 <UART_SetConfig+0x560>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f04f 0100 	mov.w	r1, #0
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006000:	4a85      	ldr	r2, [pc, #532]	; (8006218 <UART_SetConfig+0x588>)
 8006002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006006:	b29a      	uxth	r2, r3
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	f7fa fdb4 	bl	8000b78 <__aeabi_uldivmod>
 8006010:	4602      	mov	r2, r0
 8006012:	460b      	mov	r3, r1
 8006014:	4610      	mov	r0, r2
 8006016:	4619      	mov	r1, r3
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	f04f 0300 	mov.w	r3, #0
 8006020:	020b      	lsls	r3, r1, #8
 8006022:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006026:	0202      	lsls	r2, r0, #8
 8006028:	6879      	ldr	r1, [r7, #4]
 800602a:	6849      	ldr	r1, [r1, #4]
 800602c:	0849      	lsrs	r1, r1, #1
 800602e:	4608      	mov	r0, r1
 8006030:	f04f 0100 	mov.w	r1, #0
 8006034:	1814      	adds	r4, r2, r0
 8006036:	eb43 0501 	adc.w	r5, r3, r1
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	461a      	mov	r2, r3
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	4620      	mov	r0, r4
 8006046:	4629      	mov	r1, r5
 8006048:	f7fa fd96 	bl	8000b78 <__aeabi_uldivmod>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4613      	mov	r3, r2
 8006052:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800605a:	d308      	bcc.n	800606e <UART_SetConfig+0x3de>
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006062:	d204      	bcs.n	800606e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	60da      	str	r2, [r3, #12]
 800606c:	e0c0      	b.n	80061f0 <UART_SetConfig+0x560>
        }
        else
        {
          ret = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	76bb      	strb	r3, [r7, #26]
 8006072:	e0bd      	b.n	80061f0 <UART_SetConfig+0x560>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800607c:	d164      	bne.n	8006148 <UART_SetConfig+0x4b8>
  {
    switch (clocksource)
 800607e:	7efb      	ldrb	r3, [r7, #27]
 8006080:	2b08      	cmp	r3, #8
 8006082:	d828      	bhi.n	80060d6 <UART_SetConfig+0x446>
 8006084:	a201      	add	r2, pc, #4	; (adr r2, 800608c <UART_SetConfig+0x3fc>)
 8006086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608a:	bf00      	nop
 800608c:	080060b1 	.word	0x080060b1
 8006090:	080060b9 	.word	0x080060b9
 8006094:	080060c1 	.word	0x080060c1
 8006098:	080060d7 	.word	0x080060d7
 800609c:	080060c7 	.word	0x080060c7
 80060a0:	080060d7 	.word	0x080060d7
 80060a4:	080060d7 	.word	0x080060d7
 80060a8:	080060d7 	.word	0x080060d7
 80060ac:	080060cf 	.word	0x080060cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060b0:	f7fd fcca 	bl	8003a48 <HAL_RCC_GetPCLK1Freq>
 80060b4:	6178      	str	r0, [r7, #20]
        break;
 80060b6:	e013      	b.n	80060e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060b8:	f7fd fcdc 	bl	8003a74 <HAL_RCC_GetPCLK2Freq>
 80060bc:	6178      	str	r0, [r7, #20]
        break;
 80060be:	e00f      	b.n	80060e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060c0:	4b56      	ldr	r3, [pc, #344]	; (800621c <UART_SetConfig+0x58c>)
 80060c2:	617b      	str	r3, [r7, #20]
        break;
 80060c4:	e00c      	b.n	80060e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060c6:	f7fd fc29 	bl	800391c <HAL_RCC_GetSysClockFreq>
 80060ca:	6178      	str	r0, [r7, #20]
        break;
 80060cc:	e008      	b.n	80060e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060d2:	617b      	str	r3, [r7, #20]
        break;
 80060d4:	e004      	b.n	80060e0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	76bb      	strb	r3, [r7, #26]
        break;
 80060de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 8084 	beq.w	80061f0 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	4a4a      	ldr	r2, [pc, #296]	; (8006218 <UART_SetConfig+0x588>)
 80060ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060f2:	461a      	mov	r2, r3
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80060fa:	005a      	lsls	r2, r3, #1
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	441a      	add	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	fbb2 f3f3 	udiv	r3, r2, r3
 800610c:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	2b0f      	cmp	r3, #15
 8006112:	d916      	bls.n	8006142 <UART_SetConfig+0x4b2>
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800611a:	d212      	bcs.n	8006142 <UART_SetConfig+0x4b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f023 030f 	bic.w	r3, r3, #15
 8006124:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	085b      	lsrs	r3, r3, #1
 800612a:	b29b      	uxth	r3, r3
 800612c:	f003 0307 	and.w	r3, r3, #7
 8006130:	b29a      	uxth	r2, r3
 8006132:	89fb      	ldrh	r3, [r7, #14]
 8006134:	4313      	orrs	r3, r2
 8006136:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	89fa      	ldrh	r2, [r7, #14]
 800613e:	60da      	str	r2, [r3, #12]
 8006140:	e056      	b.n	80061f0 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	76bb      	strb	r3, [r7, #26]
 8006146:	e053      	b.n	80061f0 <UART_SetConfig+0x560>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006148:	7efb      	ldrb	r3, [r7, #27]
 800614a:	2b08      	cmp	r3, #8
 800614c:	d827      	bhi.n	800619e <UART_SetConfig+0x50e>
 800614e:	a201      	add	r2, pc, #4	; (adr r2, 8006154 <UART_SetConfig+0x4c4>)
 8006150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006154:	08006179 	.word	0x08006179
 8006158:	08006181 	.word	0x08006181
 800615c:	08006189 	.word	0x08006189
 8006160:	0800619f 	.word	0x0800619f
 8006164:	0800618f 	.word	0x0800618f
 8006168:	0800619f 	.word	0x0800619f
 800616c:	0800619f 	.word	0x0800619f
 8006170:	0800619f 	.word	0x0800619f
 8006174:	08006197 	.word	0x08006197
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006178:	f7fd fc66 	bl	8003a48 <HAL_RCC_GetPCLK1Freq>
 800617c:	6178      	str	r0, [r7, #20]
        break;
 800617e:	e013      	b.n	80061a8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006180:	f7fd fc78 	bl	8003a74 <HAL_RCC_GetPCLK2Freq>
 8006184:	6178      	str	r0, [r7, #20]
        break;
 8006186:	e00f      	b.n	80061a8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006188:	4b24      	ldr	r3, [pc, #144]	; (800621c <UART_SetConfig+0x58c>)
 800618a:	617b      	str	r3, [r7, #20]
        break;
 800618c:	e00c      	b.n	80061a8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800618e:	f7fd fbc5 	bl	800391c <HAL_RCC_GetSysClockFreq>
 8006192:	6178      	str	r0, [r7, #20]
        break;
 8006194:	e008      	b.n	80061a8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006196:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800619a:	617b      	str	r3, [r7, #20]
        break;
 800619c:	e004      	b.n	80061a8 <UART_SetConfig+0x518>
      default:
        pclk = 0U;
 800619e:	2300      	movs	r3, #0
 80061a0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	76bb      	strb	r3, [r7, #26]
        break;
 80061a6:	bf00      	nop
    }

    if (pclk != 0U)
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d020      	beq.n	80061f0 <UART_SetConfig+0x560>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b2:	4a19      	ldr	r2, [pc, #100]	; (8006218 <UART_SetConfig+0x588>)
 80061b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061b8:	461a      	mov	r2, r3
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	085b      	lsrs	r3, r3, #1
 80061c6:	441a      	add	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d0:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	2b0f      	cmp	r3, #15
 80061d6:	d909      	bls.n	80061ec <UART_SetConfig+0x55c>
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061de:	d205      	bcs.n	80061ec <UART_SetConfig+0x55c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	60da      	str	r2, [r3, #12]
 80061ea:	e001      	b.n	80061f0 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800620c:	7ebb      	ldrb	r3, [r7, #26]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bdb0      	pop	{r4, r5, r7, pc}
 8006216:	bf00      	nop
 8006218:	080077e0 	.word	0x080077e0
 800621c:	00f42400 	.word	0x00f42400

08006220 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	430a      	orrs	r2, r1
 8006248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00a      	beq.n	800628e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006292:	f003 0308 	and.w	r3, r3, #8
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	430a      	orrs	r2, r1
 80062ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b4:	f003 0310 	and.w	r3, r3, #16
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00a      	beq.n	80062d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d01a      	beq.n	8006336 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	430a      	orrs	r2, r1
 8006314:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800631e:	d10a      	bne.n	8006336 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	605a      	str	r2, [r3, #4]
  }
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af02      	add	r7, sp, #8
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006374:	f7fb fffe 	bl	8002374 <HAL_GetTick>
 8006378:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b08      	cmp	r3, #8
 8006386:	d10e      	bne.n	80063a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006388:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f82f 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e025      	b.n	80063f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d10e      	bne.n	80063d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063b8:	9300      	str	r3, [sp, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f819 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e00f      	b.n	80063f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2220      	movs	r2, #32
 80063d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2220      	movs	r2, #32
 80063de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b09c      	sub	sp, #112	; 0x70
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	603b      	str	r3, [r7, #0]
 8006406:	4613      	mov	r3, r2
 8006408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800640a:	e0a9      	b.n	8006560 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800640c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	f000 80a5 	beq.w	8006560 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006416:	f7fb ffad 	bl	8002374 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006422:	429a      	cmp	r2, r3
 8006424:	d302      	bcc.n	800642c <UART_WaitOnFlagUntilTimeout+0x32>
 8006426:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006428:	2b00      	cmp	r3, #0
 800642a:	d140      	bne.n	80064ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006434:	e853 3f00 	ldrex	r3, [r3]
 8006438:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800643a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800643c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006440:	667b      	str	r3, [r7, #100]	; 0x64
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	461a      	mov	r2, r3
 8006448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800644a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800644c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006450:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006452:	e841 2300 	strex	r3, r2, [r1]
 8006456:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e6      	bne.n	800642c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	3308      	adds	r3, #8
 8006464:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006470:	f023 0301 	bic.w	r3, r3, #1
 8006474:	663b      	str	r3, [r7, #96]	; 0x60
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800647e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006480:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006484:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800648c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e5      	bne.n	800645e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2220      	movs	r2, #32
 8006496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e069      	b.n	8006582 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0304 	and.w	r3, r3, #4
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d051      	beq.n	8006560 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064ca:	d149      	bne.n	8006560 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064de:	e853 3f00 	ldrex	r3, [r3]
 80064e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	461a      	mov	r2, r3
 80064f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064f4:	637b      	str	r3, [r7, #52]	; 0x34
 80064f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064fc:	e841 2300 	strex	r3, r2, [r1]
 8006500:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1e6      	bne.n	80064d6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	3308      	adds	r3, #8
 800650e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	e853 3f00 	ldrex	r3, [r3]
 8006516:	613b      	str	r3, [r7, #16]
   return(result);
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f023 0301 	bic.w	r3, r3, #1
 800651e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3308      	adds	r3, #8
 8006526:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006528:	623a      	str	r2, [r7, #32]
 800652a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652c:	69f9      	ldr	r1, [r7, #28]
 800652e:	6a3a      	ldr	r2, [r7, #32]
 8006530:	e841 2300 	strex	r3, r2, [r1]
 8006534:	61bb      	str	r3, [r7, #24]
   return(result);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d1e5      	bne.n	8006508 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2220      	movs	r2, #32
 8006540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2220      	movs	r2, #32
 8006550:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e010      	b.n	8006582 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	69da      	ldr	r2, [r3, #28]
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	4013      	ands	r3, r2
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	429a      	cmp	r2, r3
 800656e:	bf0c      	ite	eq
 8006570:	2301      	moveq	r3, #1
 8006572:	2300      	movne	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	461a      	mov	r2, r3
 8006578:	79fb      	ldrb	r3, [r7, #7]
 800657a:	429a      	cmp	r2, r3
 800657c:	f43f af46 	beq.w	800640c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3770      	adds	r7, #112	; 0x70
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800658a:	b480      	push	{r7}
 800658c:	b085      	sub	sp, #20
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800659c:	2302      	movs	r3, #2
 800659e:	e027      	b.n	80065f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2224      	movs	r2, #36	; 0x24
 80065ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0201 	bic.w	r2, r2, #1
 80065c6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80065ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2220      	movs	r2, #32
 80065e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3714      	adds	r7, #20
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006610:	2302      	movs	r3, #2
 8006612:	e02d      	b.n	8006670 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2224      	movs	r2, #36	; 0x24
 8006620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0201 	bic.w	r2, r2, #1
 800663a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f84f 	bl	80066f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006688:	2b01      	cmp	r3, #1
 800668a:	d101      	bne.n	8006690 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800668c:	2302      	movs	r3, #2
 800668e:	e02d      	b.n	80066ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2224      	movs	r2, #36	; 0x24
 800669c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0201 	bic.w	r2, r2, #1
 80066b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f811 	bl	80066f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006700:	2b00      	cmp	r3, #0
 8006702:	d108      	bne.n	8006716 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006714:	e031      	b.n	800677a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006716:	2308      	movs	r3, #8
 8006718:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800671a:	2308      	movs	r3, #8
 800671c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	0e5b      	lsrs	r3, r3, #25
 8006726:	b2db      	uxtb	r3, r3
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	0f5b      	lsrs	r3, r3, #29
 8006736:	b2db      	uxtb	r3, r3
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800673e:	7bbb      	ldrb	r3, [r7, #14]
 8006740:	7b3a      	ldrb	r2, [r7, #12]
 8006742:	4911      	ldr	r1, [pc, #68]	; (8006788 <UARTEx_SetNbDataToProcess+0x94>)
 8006744:	5c8a      	ldrb	r2, [r1, r2]
 8006746:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800674a:	7b3a      	ldrb	r2, [r7, #12]
 800674c:	490f      	ldr	r1, [pc, #60]	; (800678c <UARTEx_SetNbDataToProcess+0x98>)
 800674e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006750:	fb93 f3f2 	sdiv	r3, r3, r2
 8006754:	b29a      	uxth	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	7b7a      	ldrb	r2, [r7, #13]
 8006760:	4909      	ldr	r1, [pc, #36]	; (8006788 <UARTEx_SetNbDataToProcess+0x94>)
 8006762:	5c8a      	ldrb	r2, [r1, r2]
 8006764:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006768:	7b7a      	ldrb	r2, [r7, #13]
 800676a:	4908      	ldr	r1, [pc, #32]	; (800678c <UARTEx_SetNbDataToProcess+0x98>)
 800676c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800676e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006772:	b29a      	uxth	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800677a:	bf00      	nop
 800677c:	3714      	adds	r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	080077f8 	.word	0x080077f8
 800678c:	08007800 	.word	0x08007800

08006790 <__errno>:
 8006790:	4b01      	ldr	r3, [pc, #4]	; (8006798 <__errno+0x8>)
 8006792:	6818      	ldr	r0, [r3, #0]
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	2000000c 	.word	0x2000000c

0800679c <__libc_init_array>:
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	4d0d      	ldr	r5, [pc, #52]	; (80067d4 <__libc_init_array+0x38>)
 80067a0:	4c0d      	ldr	r4, [pc, #52]	; (80067d8 <__libc_init_array+0x3c>)
 80067a2:	1b64      	subs	r4, r4, r5
 80067a4:	10a4      	asrs	r4, r4, #2
 80067a6:	2600      	movs	r6, #0
 80067a8:	42a6      	cmp	r6, r4
 80067aa:	d109      	bne.n	80067c0 <__libc_init_array+0x24>
 80067ac:	4d0b      	ldr	r5, [pc, #44]	; (80067dc <__libc_init_array+0x40>)
 80067ae:	4c0c      	ldr	r4, [pc, #48]	; (80067e0 <__libc_init_array+0x44>)
 80067b0:	f000 ffe4 	bl	800777c <_init>
 80067b4:	1b64      	subs	r4, r4, r5
 80067b6:	10a4      	asrs	r4, r4, #2
 80067b8:	2600      	movs	r6, #0
 80067ba:	42a6      	cmp	r6, r4
 80067bc:	d105      	bne.n	80067ca <__libc_init_array+0x2e>
 80067be:	bd70      	pop	{r4, r5, r6, pc}
 80067c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c4:	4798      	blx	r3
 80067c6:	3601      	adds	r6, #1
 80067c8:	e7ee      	b.n	80067a8 <__libc_init_array+0xc>
 80067ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ce:	4798      	blx	r3
 80067d0:	3601      	adds	r6, #1
 80067d2:	e7f2      	b.n	80067ba <__libc_init_array+0x1e>
 80067d4:	08007858 	.word	0x08007858
 80067d8:	08007858 	.word	0x08007858
 80067dc:	08007858 	.word	0x08007858
 80067e0:	0800785c 	.word	0x0800785c

080067e4 <memcpy>:
 80067e4:	440a      	add	r2, r1
 80067e6:	4291      	cmp	r1, r2
 80067e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80067ec:	d100      	bne.n	80067f0 <memcpy+0xc>
 80067ee:	4770      	bx	lr
 80067f0:	b510      	push	{r4, lr}
 80067f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067fa:	4291      	cmp	r1, r2
 80067fc:	d1f9      	bne.n	80067f2 <memcpy+0xe>
 80067fe:	bd10      	pop	{r4, pc}

08006800 <memset>:
 8006800:	4402      	add	r2, r0
 8006802:	4603      	mov	r3, r0
 8006804:	4293      	cmp	r3, r2
 8006806:	d100      	bne.n	800680a <memset+0xa>
 8006808:	4770      	bx	lr
 800680a:	f803 1b01 	strb.w	r1, [r3], #1
 800680e:	e7f9      	b.n	8006804 <memset+0x4>

08006810 <pow>:
 8006810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006814:	ec59 8b10 	vmov	r8, r9, d0
 8006818:	ec57 6b11 	vmov	r6, r7, d1
 800681c:	f000 f8a8 	bl	8006970 <__ieee754_pow>
 8006820:	4b4e      	ldr	r3, [pc, #312]	; (800695c <pow+0x14c>)
 8006822:	f993 3000 	ldrsb.w	r3, [r3]
 8006826:	3301      	adds	r3, #1
 8006828:	ec55 4b10 	vmov	r4, r5, d0
 800682c:	d015      	beq.n	800685a <pow+0x4a>
 800682e:	4632      	mov	r2, r6
 8006830:	463b      	mov	r3, r7
 8006832:	4630      	mov	r0, r6
 8006834:	4639      	mov	r1, r7
 8006836:	f7fa f939 	bl	8000aac <__aeabi_dcmpun>
 800683a:	b970      	cbnz	r0, 800685a <pow+0x4a>
 800683c:	4642      	mov	r2, r8
 800683e:	464b      	mov	r3, r9
 8006840:	4640      	mov	r0, r8
 8006842:	4649      	mov	r1, r9
 8006844:	f7fa f932 	bl	8000aac <__aeabi_dcmpun>
 8006848:	2200      	movs	r2, #0
 800684a:	2300      	movs	r3, #0
 800684c:	b148      	cbz	r0, 8006862 <pow+0x52>
 800684e:	4630      	mov	r0, r6
 8006850:	4639      	mov	r1, r7
 8006852:	f7fa f8f9 	bl	8000a48 <__aeabi_dcmpeq>
 8006856:	2800      	cmp	r0, #0
 8006858:	d17d      	bne.n	8006956 <pow+0x146>
 800685a:	ec45 4b10 	vmov	d0, r4, r5
 800685e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006862:	4640      	mov	r0, r8
 8006864:	4649      	mov	r1, r9
 8006866:	f7fa f8ef 	bl	8000a48 <__aeabi_dcmpeq>
 800686a:	b1e0      	cbz	r0, 80068a6 <pow+0x96>
 800686c:	2200      	movs	r2, #0
 800686e:	2300      	movs	r3, #0
 8006870:	4630      	mov	r0, r6
 8006872:	4639      	mov	r1, r7
 8006874:	f7fa f8e8 	bl	8000a48 <__aeabi_dcmpeq>
 8006878:	2800      	cmp	r0, #0
 800687a:	d16c      	bne.n	8006956 <pow+0x146>
 800687c:	ec47 6b10 	vmov	d0, r6, r7
 8006880:	f000 fe55 	bl	800752e <finite>
 8006884:	2800      	cmp	r0, #0
 8006886:	d0e8      	beq.n	800685a <pow+0x4a>
 8006888:	2200      	movs	r2, #0
 800688a:	2300      	movs	r3, #0
 800688c:	4630      	mov	r0, r6
 800688e:	4639      	mov	r1, r7
 8006890:	f7fa f8e4 	bl	8000a5c <__aeabi_dcmplt>
 8006894:	2800      	cmp	r0, #0
 8006896:	d0e0      	beq.n	800685a <pow+0x4a>
 8006898:	f7ff ff7a 	bl	8006790 <__errno>
 800689c:	2321      	movs	r3, #33	; 0x21
 800689e:	6003      	str	r3, [r0, #0]
 80068a0:	2400      	movs	r4, #0
 80068a2:	4d2f      	ldr	r5, [pc, #188]	; (8006960 <pow+0x150>)
 80068a4:	e7d9      	b.n	800685a <pow+0x4a>
 80068a6:	ec45 4b10 	vmov	d0, r4, r5
 80068aa:	f000 fe40 	bl	800752e <finite>
 80068ae:	bbb8      	cbnz	r0, 8006920 <pow+0x110>
 80068b0:	ec49 8b10 	vmov	d0, r8, r9
 80068b4:	f000 fe3b 	bl	800752e <finite>
 80068b8:	b390      	cbz	r0, 8006920 <pow+0x110>
 80068ba:	ec47 6b10 	vmov	d0, r6, r7
 80068be:	f000 fe36 	bl	800752e <finite>
 80068c2:	b368      	cbz	r0, 8006920 <pow+0x110>
 80068c4:	4622      	mov	r2, r4
 80068c6:	462b      	mov	r3, r5
 80068c8:	4620      	mov	r0, r4
 80068ca:	4629      	mov	r1, r5
 80068cc:	f7fa f8ee 	bl	8000aac <__aeabi_dcmpun>
 80068d0:	b160      	cbz	r0, 80068ec <pow+0xdc>
 80068d2:	f7ff ff5d 	bl	8006790 <__errno>
 80068d6:	2321      	movs	r3, #33	; 0x21
 80068d8:	6003      	str	r3, [r0, #0]
 80068da:	2200      	movs	r2, #0
 80068dc:	2300      	movs	r3, #0
 80068de:	4610      	mov	r0, r2
 80068e0:	4619      	mov	r1, r3
 80068e2:	f7f9 ff73 	bl	80007cc <__aeabi_ddiv>
 80068e6:	4604      	mov	r4, r0
 80068e8:	460d      	mov	r5, r1
 80068ea:	e7b6      	b.n	800685a <pow+0x4a>
 80068ec:	f7ff ff50 	bl	8006790 <__errno>
 80068f0:	2322      	movs	r3, #34	; 0x22
 80068f2:	6003      	str	r3, [r0, #0]
 80068f4:	2200      	movs	r2, #0
 80068f6:	2300      	movs	r3, #0
 80068f8:	4640      	mov	r0, r8
 80068fa:	4649      	mov	r1, r9
 80068fc:	f7fa f8ae 	bl	8000a5c <__aeabi_dcmplt>
 8006900:	2400      	movs	r4, #0
 8006902:	b158      	cbz	r0, 800691c <pow+0x10c>
 8006904:	ec47 6b10 	vmov	d0, r6, r7
 8006908:	f000 fe26 	bl	8007558 <rint>
 800690c:	4632      	mov	r2, r6
 800690e:	ec51 0b10 	vmov	r0, r1, d0
 8006912:	463b      	mov	r3, r7
 8006914:	f7fa f898 	bl	8000a48 <__aeabi_dcmpeq>
 8006918:	2800      	cmp	r0, #0
 800691a:	d0c2      	beq.n	80068a2 <pow+0x92>
 800691c:	4d11      	ldr	r5, [pc, #68]	; (8006964 <pow+0x154>)
 800691e:	e79c      	b.n	800685a <pow+0x4a>
 8006920:	2200      	movs	r2, #0
 8006922:	2300      	movs	r3, #0
 8006924:	4620      	mov	r0, r4
 8006926:	4629      	mov	r1, r5
 8006928:	f7fa f88e 	bl	8000a48 <__aeabi_dcmpeq>
 800692c:	2800      	cmp	r0, #0
 800692e:	d094      	beq.n	800685a <pow+0x4a>
 8006930:	ec49 8b10 	vmov	d0, r8, r9
 8006934:	f000 fdfb 	bl	800752e <finite>
 8006938:	2800      	cmp	r0, #0
 800693a:	d08e      	beq.n	800685a <pow+0x4a>
 800693c:	ec47 6b10 	vmov	d0, r6, r7
 8006940:	f000 fdf5 	bl	800752e <finite>
 8006944:	2800      	cmp	r0, #0
 8006946:	d088      	beq.n	800685a <pow+0x4a>
 8006948:	f7ff ff22 	bl	8006790 <__errno>
 800694c:	2322      	movs	r3, #34	; 0x22
 800694e:	6003      	str	r3, [r0, #0]
 8006950:	2400      	movs	r4, #0
 8006952:	2500      	movs	r5, #0
 8006954:	e781      	b.n	800685a <pow+0x4a>
 8006956:	4d04      	ldr	r5, [pc, #16]	; (8006968 <pow+0x158>)
 8006958:	2400      	movs	r4, #0
 800695a:	e77e      	b.n	800685a <pow+0x4a>
 800695c:	20000070 	.word	0x20000070
 8006960:	fff00000 	.word	0xfff00000
 8006964:	7ff00000 	.word	0x7ff00000
 8006968:	3ff00000 	.word	0x3ff00000
 800696c:	00000000 	.word	0x00000000

08006970 <__ieee754_pow>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	ed2d 8b06 	vpush	{d8-d10}
 8006978:	b08d      	sub	sp, #52	; 0x34
 800697a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800697e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8006982:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8006986:	ea56 0100 	orrs.w	r1, r6, r0
 800698a:	ec53 2b10 	vmov	r2, r3, d0
 800698e:	f000 84d1 	beq.w	8007334 <__ieee754_pow+0x9c4>
 8006992:	497f      	ldr	r1, [pc, #508]	; (8006b90 <__ieee754_pow+0x220>)
 8006994:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006998:	428c      	cmp	r4, r1
 800699a:	ee10 8a10 	vmov	r8, s0
 800699e:	4699      	mov	r9, r3
 80069a0:	dc09      	bgt.n	80069b6 <__ieee754_pow+0x46>
 80069a2:	d103      	bne.n	80069ac <__ieee754_pow+0x3c>
 80069a4:	b97a      	cbnz	r2, 80069c6 <__ieee754_pow+0x56>
 80069a6:	42a6      	cmp	r6, r4
 80069a8:	dd02      	ble.n	80069b0 <__ieee754_pow+0x40>
 80069aa:	e00c      	b.n	80069c6 <__ieee754_pow+0x56>
 80069ac:	428e      	cmp	r6, r1
 80069ae:	dc02      	bgt.n	80069b6 <__ieee754_pow+0x46>
 80069b0:	428e      	cmp	r6, r1
 80069b2:	d110      	bne.n	80069d6 <__ieee754_pow+0x66>
 80069b4:	b178      	cbz	r0, 80069d6 <__ieee754_pow+0x66>
 80069b6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80069ba:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80069be:	ea54 0308 	orrs.w	r3, r4, r8
 80069c2:	f000 84b7 	beq.w	8007334 <__ieee754_pow+0x9c4>
 80069c6:	4873      	ldr	r0, [pc, #460]	; (8006b94 <__ieee754_pow+0x224>)
 80069c8:	b00d      	add	sp, #52	; 0x34
 80069ca:	ecbd 8b06 	vpop	{d8-d10}
 80069ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d2:	f000 bdb9 	b.w	8007548 <nan>
 80069d6:	f1b9 0f00 	cmp.w	r9, #0
 80069da:	da36      	bge.n	8006a4a <__ieee754_pow+0xda>
 80069dc:	496e      	ldr	r1, [pc, #440]	; (8006b98 <__ieee754_pow+0x228>)
 80069de:	428e      	cmp	r6, r1
 80069e0:	dc51      	bgt.n	8006a86 <__ieee754_pow+0x116>
 80069e2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 80069e6:	428e      	cmp	r6, r1
 80069e8:	f340 84af 	ble.w	800734a <__ieee754_pow+0x9da>
 80069ec:	1531      	asrs	r1, r6, #20
 80069ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80069f2:	2914      	cmp	r1, #20
 80069f4:	dd0f      	ble.n	8006a16 <__ieee754_pow+0xa6>
 80069f6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 80069fa:	fa20 fc01 	lsr.w	ip, r0, r1
 80069fe:	fa0c f101 	lsl.w	r1, ip, r1
 8006a02:	4281      	cmp	r1, r0
 8006a04:	f040 84a1 	bne.w	800734a <__ieee754_pow+0x9da>
 8006a08:	f00c 0c01 	and.w	ip, ip, #1
 8006a0c:	f1cc 0102 	rsb	r1, ip, #2
 8006a10:	9100      	str	r1, [sp, #0]
 8006a12:	b180      	cbz	r0, 8006a36 <__ieee754_pow+0xc6>
 8006a14:	e059      	b.n	8006aca <__ieee754_pow+0x15a>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	d155      	bne.n	8006ac6 <__ieee754_pow+0x156>
 8006a1a:	f1c1 0114 	rsb	r1, r1, #20
 8006a1e:	fa46 fc01 	asr.w	ip, r6, r1
 8006a22:	fa0c f101 	lsl.w	r1, ip, r1
 8006a26:	42b1      	cmp	r1, r6
 8006a28:	f040 848c 	bne.w	8007344 <__ieee754_pow+0x9d4>
 8006a2c:	f00c 0c01 	and.w	ip, ip, #1
 8006a30:	f1cc 0102 	rsb	r1, ip, #2
 8006a34:	9100      	str	r1, [sp, #0]
 8006a36:	4959      	ldr	r1, [pc, #356]	; (8006b9c <__ieee754_pow+0x22c>)
 8006a38:	428e      	cmp	r6, r1
 8006a3a:	d12d      	bne.n	8006a98 <__ieee754_pow+0x128>
 8006a3c:	2f00      	cmp	r7, #0
 8006a3e:	da79      	bge.n	8006b34 <__ieee754_pow+0x1c4>
 8006a40:	4956      	ldr	r1, [pc, #344]	; (8006b9c <__ieee754_pow+0x22c>)
 8006a42:	2000      	movs	r0, #0
 8006a44:	f7f9 fec2 	bl	80007cc <__aeabi_ddiv>
 8006a48:	e016      	b.n	8006a78 <__ieee754_pow+0x108>
 8006a4a:	2100      	movs	r1, #0
 8006a4c:	9100      	str	r1, [sp, #0]
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d13b      	bne.n	8006aca <__ieee754_pow+0x15a>
 8006a52:	494f      	ldr	r1, [pc, #316]	; (8006b90 <__ieee754_pow+0x220>)
 8006a54:	428e      	cmp	r6, r1
 8006a56:	d1ee      	bne.n	8006a36 <__ieee754_pow+0xc6>
 8006a58:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006a5c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006a60:	ea53 0308 	orrs.w	r3, r3, r8
 8006a64:	f000 8466 	beq.w	8007334 <__ieee754_pow+0x9c4>
 8006a68:	4b4d      	ldr	r3, [pc, #308]	; (8006ba0 <__ieee754_pow+0x230>)
 8006a6a:	429c      	cmp	r4, r3
 8006a6c:	dd0d      	ble.n	8006a8a <__ieee754_pow+0x11a>
 8006a6e:	2f00      	cmp	r7, #0
 8006a70:	f280 8464 	bge.w	800733c <__ieee754_pow+0x9cc>
 8006a74:	2000      	movs	r0, #0
 8006a76:	2100      	movs	r1, #0
 8006a78:	ec41 0b10 	vmov	d0, r0, r1
 8006a7c:	b00d      	add	sp, #52	; 0x34
 8006a7e:	ecbd 8b06 	vpop	{d8-d10}
 8006a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a86:	2102      	movs	r1, #2
 8006a88:	e7e0      	b.n	8006a4c <__ieee754_pow+0xdc>
 8006a8a:	2f00      	cmp	r7, #0
 8006a8c:	daf2      	bge.n	8006a74 <__ieee754_pow+0x104>
 8006a8e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8006a92:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006a96:	e7ef      	b.n	8006a78 <__ieee754_pow+0x108>
 8006a98:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8006a9c:	d104      	bne.n	8006aa8 <__ieee754_pow+0x138>
 8006a9e:	4610      	mov	r0, r2
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	f7f9 fd69 	bl	8000578 <__aeabi_dmul>
 8006aa6:	e7e7      	b.n	8006a78 <__ieee754_pow+0x108>
 8006aa8:	493e      	ldr	r1, [pc, #248]	; (8006ba4 <__ieee754_pow+0x234>)
 8006aaa:	428f      	cmp	r7, r1
 8006aac:	d10d      	bne.n	8006aca <__ieee754_pow+0x15a>
 8006aae:	f1b9 0f00 	cmp.w	r9, #0
 8006ab2:	db0a      	blt.n	8006aca <__ieee754_pow+0x15a>
 8006ab4:	ec43 2b10 	vmov	d0, r2, r3
 8006ab8:	b00d      	add	sp, #52	; 0x34
 8006aba:	ecbd 8b06 	vpop	{d8-d10}
 8006abe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac2:	f000 bc77 	b.w	80073b4 <__ieee754_sqrt>
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	9100      	str	r1, [sp, #0]
 8006aca:	ec43 2b10 	vmov	d0, r2, r3
 8006ace:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ad2:	f000 fd23 	bl	800751c <fabs>
 8006ad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ada:	ec51 0b10 	vmov	r0, r1, d0
 8006ade:	f1b8 0f00 	cmp.w	r8, #0
 8006ae2:	d12a      	bne.n	8006b3a <__ieee754_pow+0x1ca>
 8006ae4:	b12c      	cbz	r4, 8006af2 <__ieee754_pow+0x182>
 8006ae6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8006b9c <__ieee754_pow+0x22c>
 8006aea:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8006aee:	45e6      	cmp	lr, ip
 8006af0:	d123      	bne.n	8006b3a <__ieee754_pow+0x1ca>
 8006af2:	2f00      	cmp	r7, #0
 8006af4:	da05      	bge.n	8006b02 <__ieee754_pow+0x192>
 8006af6:	4602      	mov	r2, r0
 8006af8:	460b      	mov	r3, r1
 8006afa:	2000      	movs	r0, #0
 8006afc:	4927      	ldr	r1, [pc, #156]	; (8006b9c <__ieee754_pow+0x22c>)
 8006afe:	f7f9 fe65 	bl	80007cc <__aeabi_ddiv>
 8006b02:	f1b9 0f00 	cmp.w	r9, #0
 8006b06:	dab7      	bge.n	8006a78 <__ieee754_pow+0x108>
 8006b08:	9b00      	ldr	r3, [sp, #0]
 8006b0a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006b0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006b12:	4323      	orrs	r3, r4
 8006b14:	d108      	bne.n	8006b28 <__ieee754_pow+0x1b8>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4610      	mov	r0, r2
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	f7f9 fb73 	bl	8000208 <__aeabi_dsub>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	e78d      	b.n	8006a44 <__ieee754_pow+0xd4>
 8006b28:	9b00      	ldr	r3, [sp, #0]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d1a4      	bne.n	8006a78 <__ieee754_pow+0x108>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b34:	4610      	mov	r0, r2
 8006b36:	4619      	mov	r1, r3
 8006b38:	e79e      	b.n	8006a78 <__ieee754_pow+0x108>
 8006b3a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8006b3e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8006b42:	950a      	str	r5, [sp, #40]	; 0x28
 8006b44:	9d00      	ldr	r5, [sp, #0]
 8006b46:	46ac      	mov	ip, r5
 8006b48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006b4a:	ea5c 0505 	orrs.w	r5, ip, r5
 8006b4e:	d0e4      	beq.n	8006b1a <__ieee754_pow+0x1aa>
 8006b50:	4b15      	ldr	r3, [pc, #84]	; (8006ba8 <__ieee754_pow+0x238>)
 8006b52:	429e      	cmp	r6, r3
 8006b54:	f340 80fc 	ble.w	8006d50 <__ieee754_pow+0x3e0>
 8006b58:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006b5c:	429e      	cmp	r6, r3
 8006b5e:	4b10      	ldr	r3, [pc, #64]	; (8006ba0 <__ieee754_pow+0x230>)
 8006b60:	dd07      	ble.n	8006b72 <__ieee754_pow+0x202>
 8006b62:	429c      	cmp	r4, r3
 8006b64:	dc0a      	bgt.n	8006b7c <__ieee754_pow+0x20c>
 8006b66:	2f00      	cmp	r7, #0
 8006b68:	da84      	bge.n	8006a74 <__ieee754_pow+0x104>
 8006b6a:	a307      	add	r3, pc, #28	; (adr r3, 8006b88 <__ieee754_pow+0x218>)
 8006b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b70:	e795      	b.n	8006a9e <__ieee754_pow+0x12e>
 8006b72:	429c      	cmp	r4, r3
 8006b74:	dbf7      	blt.n	8006b66 <__ieee754_pow+0x1f6>
 8006b76:	4b09      	ldr	r3, [pc, #36]	; (8006b9c <__ieee754_pow+0x22c>)
 8006b78:	429c      	cmp	r4, r3
 8006b7a:	dd17      	ble.n	8006bac <__ieee754_pow+0x23c>
 8006b7c:	2f00      	cmp	r7, #0
 8006b7e:	dcf4      	bgt.n	8006b6a <__ieee754_pow+0x1fa>
 8006b80:	e778      	b.n	8006a74 <__ieee754_pow+0x104>
 8006b82:	bf00      	nop
 8006b84:	f3af 8000 	nop.w
 8006b88:	8800759c 	.word	0x8800759c
 8006b8c:	7e37e43c 	.word	0x7e37e43c
 8006b90:	7ff00000 	.word	0x7ff00000
 8006b94:	08007808 	.word	0x08007808
 8006b98:	433fffff 	.word	0x433fffff
 8006b9c:	3ff00000 	.word	0x3ff00000
 8006ba0:	3fefffff 	.word	0x3fefffff
 8006ba4:	3fe00000 	.word	0x3fe00000
 8006ba8:	41e00000 	.word	0x41e00000
 8006bac:	4b64      	ldr	r3, [pc, #400]	; (8006d40 <__ieee754_pow+0x3d0>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f7f9 fb2a 	bl	8000208 <__aeabi_dsub>
 8006bb4:	a356      	add	r3, pc, #344	; (adr r3, 8006d10 <__ieee754_pow+0x3a0>)
 8006bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bba:	4604      	mov	r4, r0
 8006bbc:	460d      	mov	r5, r1
 8006bbe:	f7f9 fcdb 	bl	8000578 <__aeabi_dmul>
 8006bc2:	a355      	add	r3, pc, #340	; (adr r3, 8006d18 <__ieee754_pow+0x3a8>)
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	4606      	mov	r6, r0
 8006bca:	460f      	mov	r7, r1
 8006bcc:	4620      	mov	r0, r4
 8006bce:	4629      	mov	r1, r5
 8006bd0:	f7f9 fcd2 	bl	8000578 <__aeabi_dmul>
 8006bd4:	4b5b      	ldr	r3, [pc, #364]	; (8006d44 <__ieee754_pow+0x3d4>)
 8006bd6:	4682      	mov	sl, r0
 8006bd8:	468b      	mov	fp, r1
 8006bda:	2200      	movs	r2, #0
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	f7f9 fcca 	bl	8000578 <__aeabi_dmul>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	a14d      	add	r1, pc, #308	; (adr r1, 8006d20 <__ieee754_pow+0x3b0>)
 8006bea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bee:	f7f9 fb0b 	bl	8000208 <__aeabi_dsub>
 8006bf2:	4622      	mov	r2, r4
 8006bf4:	462b      	mov	r3, r5
 8006bf6:	f7f9 fcbf 	bl	8000578 <__aeabi_dmul>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	2000      	movs	r0, #0
 8006c00:	4951      	ldr	r1, [pc, #324]	; (8006d48 <__ieee754_pow+0x3d8>)
 8006c02:	f7f9 fb01 	bl	8000208 <__aeabi_dsub>
 8006c06:	4622      	mov	r2, r4
 8006c08:	4680      	mov	r8, r0
 8006c0a:	4689      	mov	r9, r1
 8006c0c:	462b      	mov	r3, r5
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 fcb1 	bl	8000578 <__aeabi_dmul>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	4649      	mov	r1, r9
 8006c1e:	f7f9 fcab 	bl	8000578 <__aeabi_dmul>
 8006c22:	a341      	add	r3, pc, #260	; (adr r3, 8006d28 <__ieee754_pow+0x3b8>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	f7f9 fca6 	bl	8000578 <__aeabi_dmul>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	4650      	mov	r0, sl
 8006c32:	4659      	mov	r1, fp
 8006c34:	f7f9 fae8 	bl	8000208 <__aeabi_dsub>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	4689      	mov	r9, r1
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	f7f9 fae2 	bl	800020c <__adddf3>
 8006c48:	2400      	movs	r4, #0
 8006c4a:	4632      	mov	r2, r6
 8006c4c:	463b      	mov	r3, r7
 8006c4e:	4620      	mov	r0, r4
 8006c50:	460d      	mov	r5, r1
 8006c52:	f7f9 fad9 	bl	8000208 <__aeabi_dsub>
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4640      	mov	r0, r8
 8006c5c:	4649      	mov	r1, r9
 8006c5e:	f7f9 fad3 	bl	8000208 <__aeabi_dsub>
 8006c62:	9b00      	ldr	r3, [sp, #0]
 8006c64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c66:	3b01      	subs	r3, #1
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	4682      	mov	sl, r0
 8006c6c:	468b      	mov	fp, r1
 8006c6e:	f040 81f1 	bne.w	8007054 <__ieee754_pow+0x6e4>
 8006c72:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8006d30 <__ieee754_pow+0x3c0>
 8006c76:	eeb0 8a47 	vmov.f32	s16, s14
 8006c7a:	eef0 8a67 	vmov.f32	s17, s15
 8006c7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c82:	2600      	movs	r6, #0
 8006c84:	4632      	mov	r2, r6
 8006c86:	463b      	mov	r3, r7
 8006c88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c8c:	f7f9 fabc 	bl	8000208 <__aeabi_dsub>
 8006c90:	4622      	mov	r2, r4
 8006c92:	462b      	mov	r3, r5
 8006c94:	f7f9 fc70 	bl	8000578 <__aeabi_dmul>
 8006c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	4689      	mov	r9, r1
 8006ca0:	4650      	mov	r0, sl
 8006ca2:	4659      	mov	r1, fp
 8006ca4:	f7f9 fc68 	bl	8000578 <__aeabi_dmul>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4640      	mov	r0, r8
 8006cae:	4649      	mov	r1, r9
 8006cb0:	f7f9 faac 	bl	800020c <__adddf3>
 8006cb4:	4632      	mov	r2, r6
 8006cb6:	463b      	mov	r3, r7
 8006cb8:	4680      	mov	r8, r0
 8006cba:	4689      	mov	r9, r1
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	f7f9 fc5a 	bl	8000578 <__aeabi_dmul>
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	460d      	mov	r5, r1
 8006cca:	4602      	mov	r2, r0
 8006ccc:	4649      	mov	r1, r9
 8006cce:	4640      	mov	r0, r8
 8006cd0:	f7f9 fa9c 	bl	800020c <__adddf3>
 8006cd4:	4b1d      	ldr	r3, [pc, #116]	; (8006d4c <__ieee754_pow+0x3dc>)
 8006cd6:	4299      	cmp	r1, r3
 8006cd8:	ec45 4b19 	vmov	d9, r4, r5
 8006cdc:	4606      	mov	r6, r0
 8006cde:	460f      	mov	r7, r1
 8006ce0:	468b      	mov	fp, r1
 8006ce2:	f340 82fe 	ble.w	80072e2 <__ieee754_pow+0x972>
 8006ce6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006cea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006cee:	4303      	orrs	r3, r0
 8006cf0:	f000 81f0 	beq.w	80070d4 <__ieee754_pow+0x764>
 8006cf4:	a310      	add	r3, pc, #64	; (adr r3, 8006d38 <__ieee754_pow+0x3c8>)
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	ec51 0b18 	vmov	r0, r1, d8
 8006cfe:	f7f9 fc3b 	bl	8000578 <__aeabi_dmul>
 8006d02:	a30d      	add	r3, pc, #52	; (adr r3, 8006d38 <__ieee754_pow+0x3c8>)
 8006d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d08:	e6cb      	b.n	8006aa2 <__ieee754_pow+0x132>
 8006d0a:	bf00      	nop
 8006d0c:	f3af 8000 	nop.w
 8006d10:	60000000 	.word	0x60000000
 8006d14:	3ff71547 	.word	0x3ff71547
 8006d18:	f85ddf44 	.word	0xf85ddf44
 8006d1c:	3e54ae0b 	.word	0x3e54ae0b
 8006d20:	55555555 	.word	0x55555555
 8006d24:	3fd55555 	.word	0x3fd55555
 8006d28:	652b82fe 	.word	0x652b82fe
 8006d2c:	3ff71547 	.word	0x3ff71547
 8006d30:	00000000 	.word	0x00000000
 8006d34:	bff00000 	.word	0xbff00000
 8006d38:	8800759c 	.word	0x8800759c
 8006d3c:	7e37e43c 	.word	0x7e37e43c
 8006d40:	3ff00000 	.word	0x3ff00000
 8006d44:	3fd00000 	.word	0x3fd00000
 8006d48:	3fe00000 	.word	0x3fe00000
 8006d4c:	408fffff 	.word	0x408fffff
 8006d50:	4bd7      	ldr	r3, [pc, #860]	; (80070b0 <__ieee754_pow+0x740>)
 8006d52:	ea03 0309 	and.w	r3, r3, r9
 8006d56:	2200      	movs	r2, #0
 8006d58:	b92b      	cbnz	r3, 8006d66 <__ieee754_pow+0x3f6>
 8006d5a:	4bd6      	ldr	r3, [pc, #856]	; (80070b4 <__ieee754_pow+0x744>)
 8006d5c:	f7f9 fc0c 	bl	8000578 <__aeabi_dmul>
 8006d60:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006d64:	460c      	mov	r4, r1
 8006d66:	1523      	asrs	r3, r4, #20
 8006d68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006d6c:	4413      	add	r3, r2
 8006d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d70:	4bd1      	ldr	r3, [pc, #836]	; (80070b8 <__ieee754_pow+0x748>)
 8006d72:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006d76:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006d7a:	429c      	cmp	r4, r3
 8006d7c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006d80:	dd08      	ble.n	8006d94 <__ieee754_pow+0x424>
 8006d82:	4bce      	ldr	r3, [pc, #824]	; (80070bc <__ieee754_pow+0x74c>)
 8006d84:	429c      	cmp	r4, r3
 8006d86:	f340 8163 	ble.w	8007050 <__ieee754_pow+0x6e0>
 8006d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d90:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006d94:	2400      	movs	r4, #0
 8006d96:	00e3      	lsls	r3, r4, #3
 8006d98:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d9a:	4bc9      	ldr	r3, [pc, #804]	; (80070c0 <__ieee754_pow+0x750>)
 8006d9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006da0:	ed93 7b00 	vldr	d7, [r3]
 8006da4:	4629      	mov	r1, r5
 8006da6:	ec53 2b17 	vmov	r2, r3, d7
 8006daa:	eeb0 8a47 	vmov.f32	s16, s14
 8006dae:	eef0 8a67 	vmov.f32	s17, s15
 8006db2:	4682      	mov	sl, r0
 8006db4:	f7f9 fa28 	bl	8000208 <__aeabi_dsub>
 8006db8:	4652      	mov	r2, sl
 8006dba:	4606      	mov	r6, r0
 8006dbc:	460f      	mov	r7, r1
 8006dbe:	462b      	mov	r3, r5
 8006dc0:	ec51 0b18 	vmov	r0, r1, d8
 8006dc4:	f7f9 fa22 	bl	800020c <__adddf3>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	2000      	movs	r0, #0
 8006dce:	49bd      	ldr	r1, [pc, #756]	; (80070c4 <__ieee754_pow+0x754>)
 8006dd0:	f7f9 fcfc 	bl	80007cc <__aeabi_ddiv>
 8006dd4:	ec41 0b19 	vmov	d9, r0, r1
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4630      	mov	r0, r6
 8006dde:	4639      	mov	r1, r7
 8006de0:	f7f9 fbca 	bl	8000578 <__aeabi_dmul>
 8006de4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006de8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006df0:	2300      	movs	r3, #0
 8006df2:	9304      	str	r3, [sp, #16]
 8006df4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006df8:	46ab      	mov	fp, r5
 8006dfa:	106d      	asrs	r5, r5, #1
 8006dfc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006e00:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006e04:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4640      	mov	r0, r8
 8006e0c:	4649      	mov	r1, r9
 8006e0e:	4614      	mov	r4, r2
 8006e10:	461d      	mov	r5, r3
 8006e12:	f7f9 fbb1 	bl	8000578 <__aeabi_dmul>
 8006e16:	4602      	mov	r2, r0
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	4639      	mov	r1, r7
 8006e1e:	f7f9 f9f3 	bl	8000208 <__aeabi_dsub>
 8006e22:	ec53 2b18 	vmov	r2, r3, d8
 8006e26:	4606      	mov	r6, r0
 8006e28:	460f      	mov	r7, r1
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	f7f9 f9eb 	bl	8000208 <__aeabi_dsub>
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	4650      	mov	r0, sl
 8006e38:	4659      	mov	r1, fp
 8006e3a:	f7f9 f9e5 	bl	8000208 <__aeabi_dsub>
 8006e3e:	4642      	mov	r2, r8
 8006e40:	464b      	mov	r3, r9
 8006e42:	f7f9 fb99 	bl	8000578 <__aeabi_dmul>
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	f7f9 f9db 	bl	8000208 <__aeabi_dsub>
 8006e52:	ec53 2b19 	vmov	r2, r3, d9
 8006e56:	f7f9 fb8f 	bl	8000578 <__aeabi_dmul>
 8006e5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e5e:	ec41 0b18 	vmov	d8, r0, r1
 8006e62:	4610      	mov	r0, r2
 8006e64:	4619      	mov	r1, r3
 8006e66:	f7f9 fb87 	bl	8000578 <__aeabi_dmul>
 8006e6a:	a37d      	add	r3, pc, #500	; (adr r3, 8007060 <__ieee754_pow+0x6f0>)
 8006e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e70:	4604      	mov	r4, r0
 8006e72:	460d      	mov	r5, r1
 8006e74:	f7f9 fb80 	bl	8000578 <__aeabi_dmul>
 8006e78:	a37b      	add	r3, pc, #492	; (adr r3, 8007068 <__ieee754_pow+0x6f8>)
 8006e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7e:	f7f9 f9c5 	bl	800020c <__adddf3>
 8006e82:	4622      	mov	r2, r4
 8006e84:	462b      	mov	r3, r5
 8006e86:	f7f9 fb77 	bl	8000578 <__aeabi_dmul>
 8006e8a:	a379      	add	r3, pc, #484	; (adr r3, 8007070 <__ieee754_pow+0x700>)
 8006e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e90:	f7f9 f9bc 	bl	800020c <__adddf3>
 8006e94:	4622      	mov	r2, r4
 8006e96:	462b      	mov	r3, r5
 8006e98:	f7f9 fb6e 	bl	8000578 <__aeabi_dmul>
 8006e9c:	a376      	add	r3, pc, #472	; (adr r3, 8007078 <__ieee754_pow+0x708>)
 8006e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea2:	f7f9 f9b3 	bl	800020c <__adddf3>
 8006ea6:	4622      	mov	r2, r4
 8006ea8:	462b      	mov	r3, r5
 8006eaa:	f7f9 fb65 	bl	8000578 <__aeabi_dmul>
 8006eae:	a374      	add	r3, pc, #464	; (adr r3, 8007080 <__ieee754_pow+0x710>)
 8006eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb4:	f7f9 f9aa 	bl	800020c <__adddf3>
 8006eb8:	4622      	mov	r2, r4
 8006eba:	462b      	mov	r3, r5
 8006ebc:	f7f9 fb5c 	bl	8000578 <__aeabi_dmul>
 8006ec0:	a371      	add	r3, pc, #452	; (adr r3, 8007088 <__ieee754_pow+0x718>)
 8006ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec6:	f7f9 f9a1 	bl	800020c <__adddf3>
 8006eca:	4622      	mov	r2, r4
 8006ecc:	4606      	mov	r6, r0
 8006ece:	460f      	mov	r7, r1
 8006ed0:	462b      	mov	r3, r5
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	f7f9 fb4f 	bl	8000578 <__aeabi_dmul>
 8006eda:	4602      	mov	r2, r0
 8006edc:	460b      	mov	r3, r1
 8006ede:	4630      	mov	r0, r6
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	f7f9 fb49 	bl	8000578 <__aeabi_dmul>
 8006ee6:	4642      	mov	r2, r8
 8006ee8:	4604      	mov	r4, r0
 8006eea:	460d      	mov	r5, r1
 8006eec:	464b      	mov	r3, r9
 8006eee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ef2:	f7f9 f98b 	bl	800020c <__adddf3>
 8006ef6:	ec53 2b18 	vmov	r2, r3, d8
 8006efa:	f7f9 fb3d 	bl	8000578 <__aeabi_dmul>
 8006efe:	4622      	mov	r2, r4
 8006f00:	462b      	mov	r3, r5
 8006f02:	f7f9 f983 	bl	800020c <__adddf3>
 8006f06:	4642      	mov	r2, r8
 8006f08:	4682      	mov	sl, r0
 8006f0a:	468b      	mov	fp, r1
 8006f0c:	464b      	mov	r3, r9
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4649      	mov	r1, r9
 8006f12:	f7f9 fb31 	bl	8000578 <__aeabi_dmul>
 8006f16:	4b6c      	ldr	r3, [pc, #432]	; (80070c8 <__ieee754_pow+0x758>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	460f      	mov	r7, r1
 8006f1e:	f7f9 f975 	bl	800020c <__adddf3>
 8006f22:	4652      	mov	r2, sl
 8006f24:	465b      	mov	r3, fp
 8006f26:	f7f9 f971 	bl	800020c <__adddf3>
 8006f2a:	9c04      	ldr	r4, [sp, #16]
 8006f2c:	460d      	mov	r5, r1
 8006f2e:	4622      	mov	r2, r4
 8006f30:	460b      	mov	r3, r1
 8006f32:	4640      	mov	r0, r8
 8006f34:	4649      	mov	r1, r9
 8006f36:	f7f9 fb1f 	bl	8000578 <__aeabi_dmul>
 8006f3a:	4b63      	ldr	r3, [pc, #396]	; (80070c8 <__ieee754_pow+0x758>)
 8006f3c:	4680      	mov	r8, r0
 8006f3e:	4689      	mov	r9, r1
 8006f40:	2200      	movs	r2, #0
 8006f42:	4620      	mov	r0, r4
 8006f44:	4629      	mov	r1, r5
 8006f46:	f7f9 f95f 	bl	8000208 <__aeabi_dsub>
 8006f4a:	4632      	mov	r2, r6
 8006f4c:	463b      	mov	r3, r7
 8006f4e:	f7f9 f95b 	bl	8000208 <__aeabi_dsub>
 8006f52:	4602      	mov	r2, r0
 8006f54:	460b      	mov	r3, r1
 8006f56:	4650      	mov	r0, sl
 8006f58:	4659      	mov	r1, fp
 8006f5a:	f7f9 f955 	bl	8000208 <__aeabi_dsub>
 8006f5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f62:	f7f9 fb09 	bl	8000578 <__aeabi_dmul>
 8006f66:	4622      	mov	r2, r4
 8006f68:	4606      	mov	r6, r0
 8006f6a:	460f      	mov	r7, r1
 8006f6c:	462b      	mov	r3, r5
 8006f6e:	ec51 0b18 	vmov	r0, r1, d8
 8006f72:	f7f9 fb01 	bl	8000578 <__aeabi_dmul>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	4639      	mov	r1, r7
 8006f7e:	f7f9 f945 	bl	800020c <__adddf3>
 8006f82:	4606      	mov	r6, r0
 8006f84:	460f      	mov	r7, r1
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	f7f9 f93d 	bl	800020c <__adddf3>
 8006f92:	9c04      	ldr	r4, [sp, #16]
 8006f94:	a33e      	add	r3, pc, #248	; (adr r3, 8007090 <__ieee754_pow+0x720>)
 8006f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	460d      	mov	r5, r1
 8006f9e:	f7f9 faeb 	bl	8000578 <__aeabi_dmul>
 8006fa2:	4642      	mov	r2, r8
 8006fa4:	ec41 0b18 	vmov	d8, r0, r1
 8006fa8:	464b      	mov	r3, r9
 8006faa:	4620      	mov	r0, r4
 8006fac:	4629      	mov	r1, r5
 8006fae:	f7f9 f92b 	bl	8000208 <__aeabi_dsub>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	4639      	mov	r1, r7
 8006fba:	f7f9 f925 	bl	8000208 <__aeabi_dsub>
 8006fbe:	a336      	add	r3, pc, #216	; (adr r3, 8007098 <__ieee754_pow+0x728>)
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	f7f9 fad8 	bl	8000578 <__aeabi_dmul>
 8006fc8:	a335      	add	r3, pc, #212	; (adr r3, 80070a0 <__ieee754_pow+0x730>)
 8006fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fce:	4606      	mov	r6, r0
 8006fd0:	460f      	mov	r7, r1
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	f7f9 facf 	bl	8000578 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	4630      	mov	r0, r6
 8006fe0:	4639      	mov	r1, r7
 8006fe2:	f7f9 f913 	bl	800020c <__adddf3>
 8006fe6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006fe8:	4b38      	ldr	r3, [pc, #224]	; (80070cc <__ieee754_pow+0x75c>)
 8006fea:	4413      	add	r3, r2
 8006fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff0:	f7f9 f90c 	bl	800020c <__adddf3>
 8006ff4:	4682      	mov	sl, r0
 8006ff6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ff8:	468b      	mov	fp, r1
 8006ffa:	f7f9 fa53 	bl	80004a4 <__aeabi_i2d>
 8006ffe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007000:	4b33      	ldr	r3, [pc, #204]	; (80070d0 <__ieee754_pow+0x760>)
 8007002:	4413      	add	r3, r2
 8007004:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007008:	4606      	mov	r6, r0
 800700a:	460f      	mov	r7, r1
 800700c:	4652      	mov	r2, sl
 800700e:	465b      	mov	r3, fp
 8007010:	ec51 0b18 	vmov	r0, r1, d8
 8007014:	f7f9 f8fa 	bl	800020c <__adddf3>
 8007018:	4642      	mov	r2, r8
 800701a:	464b      	mov	r3, r9
 800701c:	f7f9 f8f6 	bl	800020c <__adddf3>
 8007020:	4632      	mov	r2, r6
 8007022:	463b      	mov	r3, r7
 8007024:	f7f9 f8f2 	bl	800020c <__adddf3>
 8007028:	9c04      	ldr	r4, [sp, #16]
 800702a:	4632      	mov	r2, r6
 800702c:	463b      	mov	r3, r7
 800702e:	4620      	mov	r0, r4
 8007030:	460d      	mov	r5, r1
 8007032:	f7f9 f8e9 	bl	8000208 <__aeabi_dsub>
 8007036:	4642      	mov	r2, r8
 8007038:	464b      	mov	r3, r9
 800703a:	f7f9 f8e5 	bl	8000208 <__aeabi_dsub>
 800703e:	ec53 2b18 	vmov	r2, r3, d8
 8007042:	f7f9 f8e1 	bl	8000208 <__aeabi_dsub>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	4650      	mov	r0, sl
 800704c:	4659      	mov	r1, fp
 800704e:	e606      	b.n	8006c5e <__ieee754_pow+0x2ee>
 8007050:	2401      	movs	r4, #1
 8007052:	e6a0      	b.n	8006d96 <__ieee754_pow+0x426>
 8007054:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80070a8 <__ieee754_pow+0x738>
 8007058:	e60d      	b.n	8006c76 <__ieee754_pow+0x306>
 800705a:	bf00      	nop
 800705c:	f3af 8000 	nop.w
 8007060:	4a454eef 	.word	0x4a454eef
 8007064:	3fca7e28 	.word	0x3fca7e28
 8007068:	93c9db65 	.word	0x93c9db65
 800706c:	3fcd864a 	.word	0x3fcd864a
 8007070:	a91d4101 	.word	0xa91d4101
 8007074:	3fd17460 	.word	0x3fd17460
 8007078:	518f264d 	.word	0x518f264d
 800707c:	3fd55555 	.word	0x3fd55555
 8007080:	db6fabff 	.word	0xdb6fabff
 8007084:	3fdb6db6 	.word	0x3fdb6db6
 8007088:	33333303 	.word	0x33333303
 800708c:	3fe33333 	.word	0x3fe33333
 8007090:	e0000000 	.word	0xe0000000
 8007094:	3feec709 	.word	0x3feec709
 8007098:	dc3a03fd 	.word	0xdc3a03fd
 800709c:	3feec709 	.word	0x3feec709
 80070a0:	145b01f5 	.word	0x145b01f5
 80070a4:	be3e2fe0 	.word	0xbe3e2fe0
 80070a8:	00000000 	.word	0x00000000
 80070ac:	3ff00000 	.word	0x3ff00000
 80070b0:	7ff00000 	.word	0x7ff00000
 80070b4:	43400000 	.word	0x43400000
 80070b8:	0003988e 	.word	0x0003988e
 80070bc:	000bb679 	.word	0x000bb679
 80070c0:	08007810 	.word	0x08007810
 80070c4:	3ff00000 	.word	0x3ff00000
 80070c8:	40080000 	.word	0x40080000
 80070cc:	08007830 	.word	0x08007830
 80070d0:	08007820 	.word	0x08007820
 80070d4:	a3b5      	add	r3, pc, #724	; (adr r3, 80073ac <__ieee754_pow+0xa3c>)
 80070d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070da:	4640      	mov	r0, r8
 80070dc:	4649      	mov	r1, r9
 80070de:	f7f9 f895 	bl	800020c <__adddf3>
 80070e2:	4622      	mov	r2, r4
 80070e4:	ec41 0b1a 	vmov	d10, r0, r1
 80070e8:	462b      	mov	r3, r5
 80070ea:	4630      	mov	r0, r6
 80070ec:	4639      	mov	r1, r7
 80070ee:	f7f9 f88b 	bl	8000208 <__aeabi_dsub>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	ec51 0b1a 	vmov	r0, r1, d10
 80070fa:	f7f9 fccd 	bl	8000a98 <__aeabi_dcmpgt>
 80070fe:	2800      	cmp	r0, #0
 8007100:	f47f adf8 	bne.w	8006cf4 <__ieee754_pow+0x384>
 8007104:	4aa4      	ldr	r2, [pc, #656]	; (8007398 <__ieee754_pow+0xa28>)
 8007106:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800710a:	4293      	cmp	r3, r2
 800710c:	f340 810b 	ble.w	8007326 <__ieee754_pow+0x9b6>
 8007110:	151b      	asrs	r3, r3, #20
 8007112:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007116:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800711a:	fa4a f303 	asr.w	r3, sl, r3
 800711e:	445b      	add	r3, fp
 8007120:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007124:	4e9d      	ldr	r6, [pc, #628]	; (800739c <__ieee754_pow+0xa2c>)
 8007126:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800712a:	4116      	asrs	r6, r2
 800712c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007130:	2000      	movs	r0, #0
 8007132:	ea23 0106 	bic.w	r1, r3, r6
 8007136:	f1c2 0214 	rsb	r2, r2, #20
 800713a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800713e:	fa4a fa02 	asr.w	sl, sl, r2
 8007142:	f1bb 0f00 	cmp.w	fp, #0
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4620      	mov	r0, r4
 800714c:	4629      	mov	r1, r5
 800714e:	bfb8      	it	lt
 8007150:	f1ca 0a00 	rsblt	sl, sl, #0
 8007154:	f7f9 f858 	bl	8000208 <__aeabi_dsub>
 8007158:	ec41 0b19 	vmov	d9, r0, r1
 800715c:	4642      	mov	r2, r8
 800715e:	464b      	mov	r3, r9
 8007160:	ec51 0b19 	vmov	r0, r1, d9
 8007164:	f7f9 f852 	bl	800020c <__adddf3>
 8007168:	2400      	movs	r4, #0
 800716a:	a379      	add	r3, pc, #484	; (adr r3, 8007350 <__ieee754_pow+0x9e0>)
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	4620      	mov	r0, r4
 8007172:	460d      	mov	r5, r1
 8007174:	f7f9 fa00 	bl	8000578 <__aeabi_dmul>
 8007178:	ec53 2b19 	vmov	r2, r3, d9
 800717c:	4606      	mov	r6, r0
 800717e:	460f      	mov	r7, r1
 8007180:	4620      	mov	r0, r4
 8007182:	4629      	mov	r1, r5
 8007184:	f7f9 f840 	bl	8000208 <__aeabi_dsub>
 8007188:	4602      	mov	r2, r0
 800718a:	460b      	mov	r3, r1
 800718c:	4640      	mov	r0, r8
 800718e:	4649      	mov	r1, r9
 8007190:	f7f9 f83a 	bl	8000208 <__aeabi_dsub>
 8007194:	a370      	add	r3, pc, #448	; (adr r3, 8007358 <__ieee754_pow+0x9e8>)
 8007196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719a:	f7f9 f9ed 	bl	8000578 <__aeabi_dmul>
 800719e:	a370      	add	r3, pc, #448	; (adr r3, 8007360 <__ieee754_pow+0x9f0>)
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	4680      	mov	r8, r0
 80071a6:	4689      	mov	r9, r1
 80071a8:	4620      	mov	r0, r4
 80071aa:	4629      	mov	r1, r5
 80071ac:	f7f9 f9e4 	bl	8000578 <__aeabi_dmul>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	4640      	mov	r0, r8
 80071b6:	4649      	mov	r1, r9
 80071b8:	f7f9 f828 	bl	800020c <__adddf3>
 80071bc:	4604      	mov	r4, r0
 80071be:	460d      	mov	r5, r1
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	4630      	mov	r0, r6
 80071c6:	4639      	mov	r1, r7
 80071c8:	f7f9 f820 	bl	800020c <__adddf3>
 80071cc:	4632      	mov	r2, r6
 80071ce:	463b      	mov	r3, r7
 80071d0:	4680      	mov	r8, r0
 80071d2:	4689      	mov	r9, r1
 80071d4:	f7f9 f818 	bl	8000208 <__aeabi_dsub>
 80071d8:	4602      	mov	r2, r0
 80071da:	460b      	mov	r3, r1
 80071dc:	4620      	mov	r0, r4
 80071de:	4629      	mov	r1, r5
 80071e0:	f7f9 f812 	bl	8000208 <__aeabi_dsub>
 80071e4:	4642      	mov	r2, r8
 80071e6:	4606      	mov	r6, r0
 80071e8:	460f      	mov	r7, r1
 80071ea:	464b      	mov	r3, r9
 80071ec:	4640      	mov	r0, r8
 80071ee:	4649      	mov	r1, r9
 80071f0:	f7f9 f9c2 	bl	8000578 <__aeabi_dmul>
 80071f4:	a35c      	add	r3, pc, #368	; (adr r3, 8007368 <__ieee754_pow+0x9f8>)
 80071f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fa:	4604      	mov	r4, r0
 80071fc:	460d      	mov	r5, r1
 80071fe:	f7f9 f9bb 	bl	8000578 <__aeabi_dmul>
 8007202:	a35b      	add	r3, pc, #364	; (adr r3, 8007370 <__ieee754_pow+0xa00>)
 8007204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007208:	f7f8 fffe 	bl	8000208 <__aeabi_dsub>
 800720c:	4622      	mov	r2, r4
 800720e:	462b      	mov	r3, r5
 8007210:	f7f9 f9b2 	bl	8000578 <__aeabi_dmul>
 8007214:	a358      	add	r3, pc, #352	; (adr r3, 8007378 <__ieee754_pow+0xa08>)
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f7f8 fff7 	bl	800020c <__adddf3>
 800721e:	4622      	mov	r2, r4
 8007220:	462b      	mov	r3, r5
 8007222:	f7f9 f9a9 	bl	8000578 <__aeabi_dmul>
 8007226:	a356      	add	r3, pc, #344	; (adr r3, 8007380 <__ieee754_pow+0xa10>)
 8007228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722c:	f7f8 ffec 	bl	8000208 <__aeabi_dsub>
 8007230:	4622      	mov	r2, r4
 8007232:	462b      	mov	r3, r5
 8007234:	f7f9 f9a0 	bl	8000578 <__aeabi_dmul>
 8007238:	a353      	add	r3, pc, #332	; (adr r3, 8007388 <__ieee754_pow+0xa18>)
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	f7f8 ffe5 	bl	800020c <__adddf3>
 8007242:	4622      	mov	r2, r4
 8007244:	462b      	mov	r3, r5
 8007246:	f7f9 f997 	bl	8000578 <__aeabi_dmul>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	4640      	mov	r0, r8
 8007250:	4649      	mov	r1, r9
 8007252:	f7f8 ffd9 	bl	8000208 <__aeabi_dsub>
 8007256:	4604      	mov	r4, r0
 8007258:	460d      	mov	r5, r1
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	4640      	mov	r0, r8
 8007260:	4649      	mov	r1, r9
 8007262:	f7f9 f989 	bl	8000578 <__aeabi_dmul>
 8007266:	2200      	movs	r2, #0
 8007268:	ec41 0b19 	vmov	d9, r0, r1
 800726c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007270:	4620      	mov	r0, r4
 8007272:	4629      	mov	r1, r5
 8007274:	f7f8 ffc8 	bl	8000208 <__aeabi_dsub>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	ec51 0b19 	vmov	r0, r1, d9
 8007280:	f7f9 faa4 	bl	80007cc <__aeabi_ddiv>
 8007284:	4632      	mov	r2, r6
 8007286:	4604      	mov	r4, r0
 8007288:	460d      	mov	r5, r1
 800728a:	463b      	mov	r3, r7
 800728c:	4640      	mov	r0, r8
 800728e:	4649      	mov	r1, r9
 8007290:	f7f9 f972 	bl	8000578 <__aeabi_dmul>
 8007294:	4632      	mov	r2, r6
 8007296:	463b      	mov	r3, r7
 8007298:	f7f8 ffb8 	bl	800020c <__adddf3>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4620      	mov	r0, r4
 80072a2:	4629      	mov	r1, r5
 80072a4:	f7f8 ffb0 	bl	8000208 <__aeabi_dsub>
 80072a8:	4642      	mov	r2, r8
 80072aa:	464b      	mov	r3, r9
 80072ac:	f7f8 ffac 	bl	8000208 <__aeabi_dsub>
 80072b0:	460b      	mov	r3, r1
 80072b2:	4602      	mov	r2, r0
 80072b4:	493a      	ldr	r1, [pc, #232]	; (80073a0 <__ieee754_pow+0xa30>)
 80072b6:	2000      	movs	r0, #0
 80072b8:	f7f8 ffa6 	bl	8000208 <__aeabi_dsub>
 80072bc:	e9cd 0100 	strd	r0, r1, [sp]
 80072c0:	9b01      	ldr	r3, [sp, #4]
 80072c2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80072c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072ca:	da2f      	bge.n	800732c <__ieee754_pow+0x9bc>
 80072cc:	4650      	mov	r0, sl
 80072ce:	ed9d 0b00 	vldr	d0, [sp]
 80072d2:	f000 f9cd 	bl	8007670 <scalbn>
 80072d6:	ec51 0b10 	vmov	r0, r1, d0
 80072da:	ec53 2b18 	vmov	r2, r3, d8
 80072de:	f7ff bbe0 	b.w	8006aa2 <__ieee754_pow+0x132>
 80072e2:	4b30      	ldr	r3, [pc, #192]	; (80073a4 <__ieee754_pow+0xa34>)
 80072e4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80072e8:	429e      	cmp	r6, r3
 80072ea:	f77f af0b 	ble.w	8007104 <__ieee754_pow+0x794>
 80072ee:	4b2e      	ldr	r3, [pc, #184]	; (80073a8 <__ieee754_pow+0xa38>)
 80072f0:	440b      	add	r3, r1
 80072f2:	4303      	orrs	r3, r0
 80072f4:	d00b      	beq.n	800730e <__ieee754_pow+0x99e>
 80072f6:	a326      	add	r3, pc, #152	; (adr r3, 8007390 <__ieee754_pow+0xa20>)
 80072f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fc:	ec51 0b18 	vmov	r0, r1, d8
 8007300:	f7f9 f93a 	bl	8000578 <__aeabi_dmul>
 8007304:	a322      	add	r3, pc, #136	; (adr r3, 8007390 <__ieee754_pow+0xa20>)
 8007306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730a:	f7ff bbca 	b.w	8006aa2 <__ieee754_pow+0x132>
 800730e:	4622      	mov	r2, r4
 8007310:	462b      	mov	r3, r5
 8007312:	f7f8 ff79 	bl	8000208 <__aeabi_dsub>
 8007316:	4642      	mov	r2, r8
 8007318:	464b      	mov	r3, r9
 800731a:	f7f9 fbb3 	bl	8000a84 <__aeabi_dcmpge>
 800731e:	2800      	cmp	r0, #0
 8007320:	f43f aef0 	beq.w	8007104 <__ieee754_pow+0x794>
 8007324:	e7e7      	b.n	80072f6 <__ieee754_pow+0x986>
 8007326:	f04f 0a00 	mov.w	sl, #0
 800732a:	e717      	b.n	800715c <__ieee754_pow+0x7ec>
 800732c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007330:	4619      	mov	r1, r3
 8007332:	e7d2      	b.n	80072da <__ieee754_pow+0x96a>
 8007334:	491a      	ldr	r1, [pc, #104]	; (80073a0 <__ieee754_pow+0xa30>)
 8007336:	2000      	movs	r0, #0
 8007338:	f7ff bb9e 	b.w	8006a78 <__ieee754_pow+0x108>
 800733c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007340:	f7ff bb9a 	b.w	8006a78 <__ieee754_pow+0x108>
 8007344:	9000      	str	r0, [sp, #0]
 8007346:	f7ff bb76 	b.w	8006a36 <__ieee754_pow+0xc6>
 800734a:	2100      	movs	r1, #0
 800734c:	f7ff bb60 	b.w	8006a10 <__ieee754_pow+0xa0>
 8007350:	00000000 	.word	0x00000000
 8007354:	3fe62e43 	.word	0x3fe62e43
 8007358:	fefa39ef 	.word	0xfefa39ef
 800735c:	3fe62e42 	.word	0x3fe62e42
 8007360:	0ca86c39 	.word	0x0ca86c39
 8007364:	be205c61 	.word	0xbe205c61
 8007368:	72bea4d0 	.word	0x72bea4d0
 800736c:	3e663769 	.word	0x3e663769
 8007370:	c5d26bf1 	.word	0xc5d26bf1
 8007374:	3ebbbd41 	.word	0x3ebbbd41
 8007378:	af25de2c 	.word	0xaf25de2c
 800737c:	3f11566a 	.word	0x3f11566a
 8007380:	16bebd93 	.word	0x16bebd93
 8007384:	3f66c16c 	.word	0x3f66c16c
 8007388:	5555553e 	.word	0x5555553e
 800738c:	3fc55555 	.word	0x3fc55555
 8007390:	c2f8f359 	.word	0xc2f8f359
 8007394:	01a56e1f 	.word	0x01a56e1f
 8007398:	3fe00000 	.word	0x3fe00000
 800739c:	000fffff 	.word	0x000fffff
 80073a0:	3ff00000 	.word	0x3ff00000
 80073a4:	4090cbff 	.word	0x4090cbff
 80073a8:	3f6f3400 	.word	0x3f6f3400
 80073ac:	652b82fe 	.word	0x652b82fe
 80073b0:	3c971547 	.word	0x3c971547

080073b4 <__ieee754_sqrt>:
 80073b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073b8:	ec55 4b10 	vmov	r4, r5, d0
 80073bc:	4e56      	ldr	r6, [pc, #344]	; (8007518 <__ieee754_sqrt+0x164>)
 80073be:	43ae      	bics	r6, r5
 80073c0:	ee10 0a10 	vmov	r0, s0
 80073c4:	ee10 3a10 	vmov	r3, s0
 80073c8:	4629      	mov	r1, r5
 80073ca:	462a      	mov	r2, r5
 80073cc:	d110      	bne.n	80073f0 <__ieee754_sqrt+0x3c>
 80073ce:	ee10 2a10 	vmov	r2, s0
 80073d2:	462b      	mov	r3, r5
 80073d4:	f7f9 f8d0 	bl	8000578 <__aeabi_dmul>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	4620      	mov	r0, r4
 80073de:	4629      	mov	r1, r5
 80073e0:	f7f8 ff14 	bl	800020c <__adddf3>
 80073e4:	4604      	mov	r4, r0
 80073e6:	460d      	mov	r5, r1
 80073e8:	ec45 4b10 	vmov	d0, r4, r5
 80073ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f0:	2d00      	cmp	r5, #0
 80073f2:	dc10      	bgt.n	8007416 <__ieee754_sqrt+0x62>
 80073f4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80073f8:	4330      	orrs	r0, r6
 80073fa:	d0f5      	beq.n	80073e8 <__ieee754_sqrt+0x34>
 80073fc:	b15d      	cbz	r5, 8007416 <__ieee754_sqrt+0x62>
 80073fe:	ee10 2a10 	vmov	r2, s0
 8007402:	462b      	mov	r3, r5
 8007404:	ee10 0a10 	vmov	r0, s0
 8007408:	f7f8 fefe 	bl	8000208 <__aeabi_dsub>
 800740c:	4602      	mov	r2, r0
 800740e:	460b      	mov	r3, r1
 8007410:	f7f9 f9dc 	bl	80007cc <__aeabi_ddiv>
 8007414:	e7e6      	b.n	80073e4 <__ieee754_sqrt+0x30>
 8007416:	1509      	asrs	r1, r1, #20
 8007418:	d076      	beq.n	8007508 <__ieee754_sqrt+0x154>
 800741a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800741e:	07ce      	lsls	r6, r1, #31
 8007420:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8007424:	bf5e      	ittt	pl
 8007426:	0fda      	lsrpl	r2, r3, #31
 8007428:	005b      	lslpl	r3, r3, #1
 800742a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800742e:	0fda      	lsrs	r2, r3, #31
 8007430:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8007434:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8007438:	2000      	movs	r0, #0
 800743a:	106d      	asrs	r5, r5, #1
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	f04f 0e16 	mov.w	lr, #22
 8007442:	4684      	mov	ip, r0
 8007444:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007448:	eb0c 0401 	add.w	r4, ip, r1
 800744c:	4294      	cmp	r4, r2
 800744e:	bfde      	ittt	le
 8007450:	1b12      	suble	r2, r2, r4
 8007452:	eb04 0c01 	addle.w	ip, r4, r1
 8007456:	1840      	addle	r0, r0, r1
 8007458:	0052      	lsls	r2, r2, #1
 800745a:	f1be 0e01 	subs.w	lr, lr, #1
 800745e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8007462:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007466:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800746a:	d1ed      	bne.n	8007448 <__ieee754_sqrt+0x94>
 800746c:	4671      	mov	r1, lr
 800746e:	2720      	movs	r7, #32
 8007470:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8007474:	4562      	cmp	r2, ip
 8007476:	eb04 060e 	add.w	r6, r4, lr
 800747a:	dc02      	bgt.n	8007482 <__ieee754_sqrt+0xce>
 800747c:	d113      	bne.n	80074a6 <__ieee754_sqrt+0xf2>
 800747e:	429e      	cmp	r6, r3
 8007480:	d811      	bhi.n	80074a6 <__ieee754_sqrt+0xf2>
 8007482:	2e00      	cmp	r6, #0
 8007484:	eb06 0e04 	add.w	lr, r6, r4
 8007488:	da43      	bge.n	8007512 <__ieee754_sqrt+0x15e>
 800748a:	f1be 0f00 	cmp.w	lr, #0
 800748e:	db40      	blt.n	8007512 <__ieee754_sqrt+0x15e>
 8007490:	f10c 0801 	add.w	r8, ip, #1
 8007494:	eba2 020c 	sub.w	r2, r2, ip
 8007498:	429e      	cmp	r6, r3
 800749a:	bf88      	it	hi
 800749c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80074a0:	1b9b      	subs	r3, r3, r6
 80074a2:	4421      	add	r1, r4
 80074a4:	46c4      	mov	ip, r8
 80074a6:	0052      	lsls	r2, r2, #1
 80074a8:	3f01      	subs	r7, #1
 80074aa:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80074ae:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80074b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80074b6:	d1dd      	bne.n	8007474 <__ieee754_sqrt+0xc0>
 80074b8:	4313      	orrs	r3, r2
 80074ba:	d006      	beq.n	80074ca <__ieee754_sqrt+0x116>
 80074bc:	1c4c      	adds	r4, r1, #1
 80074be:	bf13      	iteet	ne
 80074c0:	3101      	addne	r1, #1
 80074c2:	3001      	addeq	r0, #1
 80074c4:	4639      	moveq	r1, r7
 80074c6:	f021 0101 	bicne.w	r1, r1, #1
 80074ca:	1043      	asrs	r3, r0, #1
 80074cc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80074d0:	0849      	lsrs	r1, r1, #1
 80074d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80074d6:	07c2      	lsls	r2, r0, #31
 80074d8:	bf48      	it	mi
 80074da:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80074de:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80074e2:	460c      	mov	r4, r1
 80074e4:	463d      	mov	r5, r7
 80074e6:	e77f      	b.n	80073e8 <__ieee754_sqrt+0x34>
 80074e8:	0ada      	lsrs	r2, r3, #11
 80074ea:	3815      	subs	r0, #21
 80074ec:	055b      	lsls	r3, r3, #21
 80074ee:	2a00      	cmp	r2, #0
 80074f0:	d0fa      	beq.n	80074e8 <__ieee754_sqrt+0x134>
 80074f2:	02d7      	lsls	r7, r2, #11
 80074f4:	d50a      	bpl.n	800750c <__ieee754_sqrt+0x158>
 80074f6:	f1c1 0420 	rsb	r4, r1, #32
 80074fa:	fa23 f404 	lsr.w	r4, r3, r4
 80074fe:	1e4d      	subs	r5, r1, #1
 8007500:	408b      	lsls	r3, r1
 8007502:	4322      	orrs	r2, r4
 8007504:	1b41      	subs	r1, r0, r5
 8007506:	e788      	b.n	800741a <__ieee754_sqrt+0x66>
 8007508:	4608      	mov	r0, r1
 800750a:	e7f0      	b.n	80074ee <__ieee754_sqrt+0x13a>
 800750c:	0052      	lsls	r2, r2, #1
 800750e:	3101      	adds	r1, #1
 8007510:	e7ef      	b.n	80074f2 <__ieee754_sqrt+0x13e>
 8007512:	46e0      	mov	r8, ip
 8007514:	e7be      	b.n	8007494 <__ieee754_sqrt+0xe0>
 8007516:	bf00      	nop
 8007518:	7ff00000 	.word	0x7ff00000

0800751c <fabs>:
 800751c:	ec51 0b10 	vmov	r0, r1, d0
 8007520:	ee10 2a10 	vmov	r2, s0
 8007524:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007528:	ec43 2b10 	vmov	d0, r2, r3
 800752c:	4770      	bx	lr

0800752e <finite>:
 800752e:	b082      	sub	sp, #8
 8007530:	ed8d 0b00 	vstr	d0, [sp]
 8007534:	9801      	ldr	r0, [sp, #4]
 8007536:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800753a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800753e:	0fc0      	lsrs	r0, r0, #31
 8007540:	b002      	add	sp, #8
 8007542:	4770      	bx	lr
 8007544:	0000      	movs	r0, r0
	...

08007548 <nan>:
 8007548:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007550 <nan+0x8>
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	00000000 	.word	0x00000000
 8007554:	7ff80000 	.word	0x7ff80000

08007558 <rint>:
 8007558:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800755a:	ec51 0b10 	vmov	r0, r1, d0
 800755e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007562:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8007566:	2e13      	cmp	r6, #19
 8007568:	ee10 4a10 	vmov	r4, s0
 800756c:	460b      	mov	r3, r1
 800756e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8007572:	dc58      	bgt.n	8007626 <rint+0xce>
 8007574:	2e00      	cmp	r6, #0
 8007576:	da2b      	bge.n	80075d0 <rint+0x78>
 8007578:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800757c:	4302      	orrs	r2, r0
 800757e:	d023      	beq.n	80075c8 <rint+0x70>
 8007580:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007584:	4302      	orrs	r2, r0
 8007586:	4254      	negs	r4, r2
 8007588:	4314      	orrs	r4, r2
 800758a:	0c4b      	lsrs	r3, r1, #17
 800758c:	0b24      	lsrs	r4, r4, #12
 800758e:	045b      	lsls	r3, r3, #17
 8007590:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8007594:	ea44 0103 	orr.w	r1, r4, r3
 8007598:	4b32      	ldr	r3, [pc, #200]	; (8007664 <rint+0x10c>)
 800759a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800759e:	e9d3 6700 	ldrd	r6, r7, [r3]
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4630      	mov	r0, r6
 80075a8:	4639      	mov	r1, r7
 80075aa:	f7f8 fe2f 	bl	800020c <__adddf3>
 80075ae:	e9cd 0100 	strd	r0, r1, [sp]
 80075b2:	463b      	mov	r3, r7
 80075b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075b8:	4632      	mov	r2, r6
 80075ba:	f7f8 fe25 	bl	8000208 <__aeabi_dsub>
 80075be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80075c2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80075c6:	4639      	mov	r1, r7
 80075c8:	ec41 0b10 	vmov	d0, r0, r1
 80075cc:	b003      	add	sp, #12
 80075ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075d0:	4a25      	ldr	r2, [pc, #148]	; (8007668 <rint+0x110>)
 80075d2:	4132      	asrs	r2, r6
 80075d4:	ea01 0702 	and.w	r7, r1, r2
 80075d8:	4307      	orrs	r7, r0
 80075da:	d0f5      	beq.n	80075c8 <rint+0x70>
 80075dc:	0851      	lsrs	r1, r2, #1
 80075de:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 80075e2:	4314      	orrs	r4, r2
 80075e4:	d00c      	beq.n	8007600 <rint+0xa8>
 80075e6:	ea23 0201 	bic.w	r2, r3, r1
 80075ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80075ee:	2e13      	cmp	r6, #19
 80075f0:	fa43 f606 	asr.w	r6, r3, r6
 80075f4:	bf0c      	ite	eq
 80075f6:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80075fa:	2400      	movne	r4, #0
 80075fc:	ea42 0306 	orr.w	r3, r2, r6
 8007600:	4918      	ldr	r1, [pc, #96]	; (8007664 <rint+0x10c>)
 8007602:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8007606:	4622      	mov	r2, r4
 8007608:	e9d5 4500 	ldrd	r4, r5, [r5]
 800760c:	4620      	mov	r0, r4
 800760e:	4629      	mov	r1, r5
 8007610:	f7f8 fdfc 	bl	800020c <__adddf3>
 8007614:	e9cd 0100 	strd	r0, r1, [sp]
 8007618:	e9dd 0100 	ldrd	r0, r1, [sp]
 800761c:	4622      	mov	r2, r4
 800761e:	462b      	mov	r3, r5
 8007620:	f7f8 fdf2 	bl	8000208 <__aeabi_dsub>
 8007624:	e7d0      	b.n	80075c8 <rint+0x70>
 8007626:	2e33      	cmp	r6, #51	; 0x33
 8007628:	dd07      	ble.n	800763a <rint+0xe2>
 800762a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800762e:	d1cb      	bne.n	80075c8 <rint+0x70>
 8007630:	ee10 2a10 	vmov	r2, s0
 8007634:	f7f8 fdea 	bl	800020c <__adddf3>
 8007638:	e7c6      	b.n	80075c8 <rint+0x70>
 800763a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800763e:	f04f 36ff 	mov.w	r6, #4294967295
 8007642:	40d6      	lsrs	r6, r2
 8007644:	4230      	tst	r0, r6
 8007646:	d0bf      	beq.n	80075c8 <rint+0x70>
 8007648:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800764c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8007650:	bf1f      	itttt	ne
 8007652:	ea24 0101 	bicne.w	r1, r4, r1
 8007656:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800765a:	fa44 f202 	asrne.w	r2, r4, r2
 800765e:	ea41 0402 	orrne.w	r4, r1, r2
 8007662:	e7cd      	b.n	8007600 <rint+0xa8>
 8007664:	08007840 	.word	0x08007840
 8007668:	000fffff 	.word	0x000fffff
 800766c:	00000000 	.word	0x00000000

08007670 <scalbn>:
 8007670:	b570      	push	{r4, r5, r6, lr}
 8007672:	ec55 4b10 	vmov	r4, r5, d0
 8007676:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800767a:	4606      	mov	r6, r0
 800767c:	462b      	mov	r3, r5
 800767e:	b99a      	cbnz	r2, 80076a8 <scalbn+0x38>
 8007680:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007684:	4323      	orrs	r3, r4
 8007686:	d036      	beq.n	80076f6 <scalbn+0x86>
 8007688:	4b39      	ldr	r3, [pc, #228]	; (8007770 <scalbn+0x100>)
 800768a:	4629      	mov	r1, r5
 800768c:	ee10 0a10 	vmov	r0, s0
 8007690:	2200      	movs	r2, #0
 8007692:	f7f8 ff71 	bl	8000578 <__aeabi_dmul>
 8007696:	4b37      	ldr	r3, [pc, #220]	; (8007774 <scalbn+0x104>)
 8007698:	429e      	cmp	r6, r3
 800769a:	4604      	mov	r4, r0
 800769c:	460d      	mov	r5, r1
 800769e:	da10      	bge.n	80076c2 <scalbn+0x52>
 80076a0:	a32b      	add	r3, pc, #172	; (adr r3, 8007750 <scalbn+0xe0>)
 80076a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a6:	e03a      	b.n	800771e <scalbn+0xae>
 80076a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80076ac:	428a      	cmp	r2, r1
 80076ae:	d10c      	bne.n	80076ca <scalbn+0x5a>
 80076b0:	ee10 2a10 	vmov	r2, s0
 80076b4:	4620      	mov	r0, r4
 80076b6:	4629      	mov	r1, r5
 80076b8:	f7f8 fda8 	bl	800020c <__adddf3>
 80076bc:	4604      	mov	r4, r0
 80076be:	460d      	mov	r5, r1
 80076c0:	e019      	b.n	80076f6 <scalbn+0x86>
 80076c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80076c6:	460b      	mov	r3, r1
 80076c8:	3a36      	subs	r2, #54	; 0x36
 80076ca:	4432      	add	r2, r6
 80076cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80076d0:	428a      	cmp	r2, r1
 80076d2:	dd08      	ble.n	80076e6 <scalbn+0x76>
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	a120      	add	r1, pc, #128	; (adr r1, 8007758 <scalbn+0xe8>)
 80076d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076dc:	da1c      	bge.n	8007718 <scalbn+0xa8>
 80076de:	a120      	add	r1, pc, #128	; (adr r1, 8007760 <scalbn+0xf0>)
 80076e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076e4:	e018      	b.n	8007718 <scalbn+0xa8>
 80076e6:	2a00      	cmp	r2, #0
 80076e8:	dd08      	ble.n	80076fc <scalbn+0x8c>
 80076ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80076ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80076f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80076f6:	ec45 4b10 	vmov	d0, r4, r5
 80076fa:	bd70      	pop	{r4, r5, r6, pc}
 80076fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007700:	da19      	bge.n	8007736 <scalbn+0xc6>
 8007702:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007706:	429e      	cmp	r6, r3
 8007708:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800770c:	dd0a      	ble.n	8007724 <scalbn+0xb4>
 800770e:	a112      	add	r1, pc, #72	; (adr r1, 8007758 <scalbn+0xe8>)
 8007710:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e2      	bne.n	80076de <scalbn+0x6e>
 8007718:	a30f      	add	r3, pc, #60	; (adr r3, 8007758 <scalbn+0xe8>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	f7f8 ff2b 	bl	8000578 <__aeabi_dmul>
 8007722:	e7cb      	b.n	80076bc <scalbn+0x4c>
 8007724:	a10a      	add	r1, pc, #40	; (adr r1, 8007750 <scalbn+0xe0>)
 8007726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0b8      	beq.n	80076a0 <scalbn+0x30>
 800772e:	a10e      	add	r1, pc, #56	; (adr r1, 8007768 <scalbn+0xf8>)
 8007730:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007734:	e7b4      	b.n	80076a0 <scalbn+0x30>
 8007736:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800773a:	3236      	adds	r2, #54	; 0x36
 800773c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007740:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007744:	4620      	mov	r0, r4
 8007746:	4b0c      	ldr	r3, [pc, #48]	; (8007778 <scalbn+0x108>)
 8007748:	2200      	movs	r2, #0
 800774a:	e7e8      	b.n	800771e <scalbn+0xae>
 800774c:	f3af 8000 	nop.w
 8007750:	c2f8f359 	.word	0xc2f8f359
 8007754:	01a56e1f 	.word	0x01a56e1f
 8007758:	8800759c 	.word	0x8800759c
 800775c:	7e37e43c 	.word	0x7e37e43c
 8007760:	8800759c 	.word	0x8800759c
 8007764:	fe37e43c 	.word	0xfe37e43c
 8007768:	c2f8f359 	.word	0xc2f8f359
 800776c:	81a56e1f 	.word	0x81a56e1f
 8007770:	43500000 	.word	0x43500000
 8007774:	ffff3cb0 	.word	0xffff3cb0
 8007778:	3c900000 	.word	0x3c900000

0800777c <_init>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	bf00      	nop
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr

08007788 <_fini>:
 8007788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778a:	bf00      	nop
 800778c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800778e:	bc08      	pop	{r3}
 8007790:	469e      	mov	lr, r3
 8007792:	4770      	bx	lr
