{"vcs1":{"timestamp_begin":1681605080.053479009, "rt":0.81, "ut":0.18, "st":0.13}}
{"vcselab":{"timestamp_begin":1681605080.899757388, "rt":0.96, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681605081.879683967, "rt":0.63, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681605079.760218184}
{"VCS_COMP_START_TIME": 1681605079.760218184}
{"VCS_COMP_END_TIME": 1681605083.094339812}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238972}}
