 <html> 
  <head>
    <script type="text/javascript" src="file:///D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">MPFS_ICICLE_KIT_BASE_DESIGN_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#compilerReport3" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#mapperReport23" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#mapperReport24" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#mapperReport37" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#mapperReport38" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#clockReport39" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#timingReport40" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#performanceSummary41" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#clockRelationships4" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#interfaceInfo43" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#clockReport44" target="srrFrame" title="">Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</a>  
<ul  >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#startingSlack45" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#endingSlack46" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#worstPaths47" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#clockReport48" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#startingSlack49" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#endingSlack50" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#worstPaths51" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_dsp_rpt.txt" target="srrFrame" title="">DSP Report (16:17 06-Jan)</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_ram_rpt.txt" target="srrFrame" title="">RAM Report (16:17 06-Jan)</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (16:17 06-Jan)</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN_srr.htm#resourceUsage52" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck.rpt" target="srrFrame" title="">Constraint Checker Report (16:16 06-Jan)</a>  
<ul  >
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#clockRelationships11" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#UnconstrainedStartEndPointsCCK5" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#InapplicableconstraintsCCK6" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK7" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK8" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck_rpt.htm#LibraryReportCCK9" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///E:\MPFS_Projects\Kyber_HW\synthesis\rpt_MPFS_ICICLE_KIT_BASE_DESIGN.areasrr" target="srrFrame" title="">Hierarchical Area Report(MPFS_ICICLE_KIT_BASE_DESIGN) (16:17 06-Jan)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>