# Building-a-simple-processor-Memory-hierarchy
Group mini project (Lab 05, 06) in Computer Architecture Course

## Pre requests
verilog compiler(Icarus Verilog) with GTKWave.

