

================================================================
== Vivado HLS Report for 'readItems'
================================================================
* Date:           Tue May  7 10:37:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  11265|    1|  11265|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-------+----------+-----------+-----------+----------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- readAdj0  |    0|  11264|        11|          -|          -| 0 ~ 1024 |    no    |
        +------------+-----+-------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    6561|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     101|    -|
|Register         |        -|      -|    1164|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1164|    6662|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+------+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+------+------------+------------+
    |i_1_fu_153_p2         |     +    |      0|  0|    18|          11|           1|
    |sum_fu_177_p2         |     +    |      0|  0|    33|          26|          26|
    |tmp_84_fu_226_p2      |     -    |      0|  0|    18|          11|          11|
    |tmp_86_fu_238_p2      |     -    |      0|  0|    18|          11|          11|
    |tmp_90_fu_264_p2      |     -    |      0|  0|    18|          10|          11|
    |p_Result_s_fu_290_p2  |    and   |      0|  0|  1024|        1024|        1024|
    |exitcond_fu_148_p2    |   icmp   |      0|  0|    13|          11|          11|
    |tmp_80_fu_205_p2      |   icmp   |      0|  0|    13|          10|          10|
    |tmp_93_fu_278_p2      |   lshr   |      0|  0|  2171|        1024|        1024|
    |tmp_94_fu_284_p2      |   lshr   |      0|  0|  2171|           2|        1024|
    |Hi_assign_fu_199_p2   |    or    |      0|  0|    10|           5|          10|
    |tmp_87_fu_244_p3      |  select  |      0|  0|    11|           1|          11|
    |tmp_88_fu_251_p3      |  select  |      0|  0|  1021|           1|        1024|
    |tmp_89_fu_257_p3      |  select  |      0|  0|    11|           1|          11|
    |tmp_85_fu_232_p2      |    xor   |      0|  0|    11|          11|          10|
    +----------------------+----------+-------+---+------+------------+------------+
    |Total                 |          |      0|  0|  6561|        2159|        4219|
    +----------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |adjs_data_V_blk_n_AR                      |   9|          2|    1|          2|
    |adjs_data_V_blk_n_R                       |   9|          2|    1|          2|
    |ap_NS_fsm                                 |  56|         13|    1|         13|
    |ap_sig_ioackin_m_axi_adjs_data_V_ARREADY  |   9|          2|    1|          2|
    |i_out_stream_V_blk_n                      |   9|          2|    1|          2|
    |i_reg_125                                 |   9|          2|   11|         22|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 101|         23|   16|         43|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+------+----+------+-----------+
    |                   Name                   |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------+------+----+------+-----------+
    |Hi_assign_reg_339                         |     5|   0|    10|          5|
    |Lo_assign_reg_334                         |     5|   0|    10|          5|
    |ap_CS_fsm                                 |    12|   0|    12|          0|
    |ap_reg_ioackin_m_axi_adjs_data_V_ARREADY  |     1|   0|     1|          0|
    |i_1_reg_313                               |    11|   0|    11|          0|
    |i_reg_125                                 |    11|   0|    11|          0|
    |p_Val2_s_reg_344                          |  1024|   0|  1024|          0|
    |sext_cast_reg_305                         |    25|   0|    26|          1|
    |sum_reg_323                               |    26|   0|    26|          0|
    |temp_V_reg_357                            |    32|   0|    32|          0|
    |tmp_79_reg_318                            |     5|   0|     5|          0|
    |tmp_80_reg_350                            |     1|   0|     1|          0|
    |tmp_reg_300                               |     6|   0|    11|          5|
    +------------------------------------------+------+----+------+-----------+
    |Total                                     |  1164|   0|  1180|         16|
    +------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                      |  in |     1| ap_ctrl_hs |      readItems     | return value |
|ap_rst                      |  in |     1| ap_ctrl_hs |      readItems     | return value |
|ap_start                    |  in |     1| ap_ctrl_hs |      readItems     | return value |
|ap_done                     | out |     1| ap_ctrl_hs |      readItems     | return value |
|ap_idle                     | out |     1| ap_ctrl_hs |      readItems     | return value |
|ap_ready                    | out |     1| ap_ctrl_hs |      readItems     | return value |
|num                         |  in |     6|   ap_none  |         num        |    scalar    |
|m_axi_adjs_data_V_AWVALID   | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWREADY   |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWADDR    | out |    32|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWID      | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWLEN     | out |    32|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWSIZE    | out |     3|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWBURST   | out |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWLOCK    | out |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWCACHE   | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWPROT    | out |     3|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWQOS     | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWREGION  | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_AWUSER    | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WVALID    | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WREADY    |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WDATA     | out |  1024|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WSTRB     | out |   128|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WLAST     | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WID       | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_WUSER     | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARVALID   | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARREADY   |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARADDR    | out |    32|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARID      | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARLEN     | out |    32|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARSIZE    | out |     3|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARBURST   | out |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARLOCK    | out |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARCACHE   | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARPROT    | out |     3|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARQOS     | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARREGION  | out |     4|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_ARUSER    | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RVALID    |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RREADY    | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RDATA     |  in |  1024|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RLAST     |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RID       |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RUSER     |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_RRESP     |  in |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_BVALID    |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_BREADY    | out |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_BRESP     |  in |     2|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_BID       |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|m_axi_adjs_data_V_BUSER     |  in |     1|    m_axi   |     adjs_data_V    |    pointer   |
|adjs_data_V_offset          |  in |    25|   ap_none  | adjs_data_V_offset |    scalar    |
|i_out_stream_V_din          | out |    32|   ap_fifo  |   i_out_stream_V   |    pointer   |
|i_out_stream_V_full_n       |  in |     1|   ap_fifo  |   i_out_stream_V   |    pointer   |
|i_out_stream_V_write        | out |     1|   ap_fifo  |   i_out_stream_V   |    pointer   |
+----------------------------+-----+------+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%adjs_data_V_offset_s = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %adjs_data_V_offset)"   --->   Operation 13 'read' 'adjs_data_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%num_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %num)"   --->   Operation 14 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %adjs_data_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %num_read, i5 0)" [g_rg_t.cc:12]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_cast = zext i25 %adjs_data_V_offset_s to i26" [g_rg_t.cc:12]   --->   Operation 18 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %1" [g_rg_t.cc:12]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i11 %i, %tmp" [g_rg_t.cc:12]   --->   Operation 22 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "%i_1 = add i11 %i, 1" [g_rg_t.cc:12]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [g_rg_t.cc:12]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_78 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %i, i32 5, i32 10)" [g_rg_t.cc:12]   --->   Operation 25 'partselect' 'tmp_78' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %tmp_78 to i26" [g_rg_t.cc:12]   --->   Operation 26 'zext' 'tmp_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i11 %i to i5" [g_rg_t.cc:12]   --->   Operation 27 'trunc' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%sum = add i26 %sext_cast, %tmp_2_cast" [g_rg_t.cc:12]   --->   Operation 28 'add' 'sum' <Predicate = (!exitcond)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [g_rg_t.cc:17]   --->   Operation 29 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sum_cast = zext i26 %sum to i64" [g_rg_t.cc:12]   --->   Operation 30 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%adjs_data_V_addr = getelementptr i1024* %adjs_data_V, i64 %sum_cast" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 31 'getelementptr' 'adjs_data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [7/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 32 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 33 [6/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 33 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 34 [5/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 34 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 35 [4/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 35 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 36 [3/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 36 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 37 [2/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 37 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 38 [1/7] (2.91ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %adjs_data_V_addr, i32 1)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 38 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_79, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 39 'bitconcatenate' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 40 'or' 'Hi_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (2.91ns)   --->   "%p_Val2_s = call i1024 @_ssdm_op_Read.m_axi.i1024P(i1024* %adjs_data_V_addr)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 41 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 42 [1/1] (0.87ns)   --->   "%tmp_80 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 42 'icmp' 'tmp_80' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.64>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_81 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 43 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_82 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 44 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_83 = call i1024 @llvm.part.select.i1024(i1024 %p_Val2_s, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 45 'partselect' 'tmp_83' <Predicate = (tmp_80)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.73ns)   --->   "%tmp_84 = sub i11 %tmp_81, %tmp_82" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 46 'sub' 'tmp_84' <Predicate = (tmp_80)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_85 = xor i11 %tmp_81, 1023" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 47 'xor' 'tmp_85' <Predicate = (tmp_80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (0.73ns)   --->   "%tmp_86 = sub i11 %tmp_82, %tmp_81" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 48 'sub' 'tmp_86' <Predicate = (!tmp_80)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%tmp_87 = select i1 %tmp_80, i11 %tmp_84, i11 %tmp_86" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 49 'select' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_88 = select i1 %tmp_80, i1024 %tmp_83, i1024 %p_Val2_s" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 50 'select' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_89 = select i1 %tmp_80, i11 %tmp_85, i11 %tmp_81" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 51 'select' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_90 = sub i11 1023, %tmp_87" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 52 'sub' 'tmp_90' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_91 = zext i11 %tmp_89 to i1024" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 53 'zext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_92 = zext i11 %tmp_90 to i1024" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 54 'zext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_93 = lshr i1024 %tmp_88, %tmp_91" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 55 'lshr' 'tmp_93' <Predicate = true> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_94 = lshr i1024 -1, %tmp_92" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 56 'lshr' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (0.88ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %tmp_93, %tmp_94" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 57 'and' 'p_Result_s' <Predicate = true> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:14]   --->   Operation 58 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [g_rg_t.cc:12]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [g_rg_t.cc:12]   --->   Operation 60 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:13]   --->   Operation 61 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %temp_V)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->g_rg_t.cc:15]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_s)" [g_rg_t.cc:16]   --->   Operation 63 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [g_rg_t.cc:12]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adjs_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ adjs_data_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_out_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
adjs_data_V_offset_s (read             ) [ 0000000000000]
num_read             (read             ) [ 0000000000000]
StgValue_15          (specinterface    ) [ 0000000000000]
StgValue_16          (specinterface    ) [ 0000000000000]
tmp                  (bitconcatenate   ) [ 0011111111111]
sext_cast            (zext             ) [ 0011111111111]
StgValue_19          (br               ) [ 0111111111111]
i                    (phi              ) [ 0010000000000]
empty                (speclooptripcount) [ 0000000000000]
exitcond             (icmp             ) [ 0011111111111]
i_1                  (add              ) [ 0111111111111]
StgValue_24          (br               ) [ 0000000000000]
tmp_78               (partselect       ) [ 0000000000000]
tmp_2_cast           (zext             ) [ 0000000000000]
tmp_79               (trunc            ) [ 0001111111100]
sum                  (add              ) [ 0001000000000]
StgValue_29          (ret              ) [ 0000000000000]
sum_cast             (zext             ) [ 0000000000000]
adjs_data_V_addr     (getelementptr    ) [ 0000111111100]
p_Val2_req           (readreq          ) [ 0000000000000]
Lo_assign            (bitconcatenate   ) [ 0000000000010]
Hi_assign            (or               ) [ 0000000000010]
p_Val2_s             (read             ) [ 0000000000010]
tmp_80               (icmp             ) [ 0000000000010]
tmp_81               (zext             ) [ 0000000000000]
tmp_82               (zext             ) [ 0000000000000]
tmp_83               (partselect       ) [ 0000000000000]
tmp_84               (sub              ) [ 0000000000000]
tmp_85               (xor              ) [ 0000000000000]
tmp_86               (sub              ) [ 0000000000000]
tmp_87               (select           ) [ 0000000000000]
tmp_88               (select           ) [ 0000000000000]
tmp_89               (select           ) [ 0000000000000]
tmp_90               (sub              ) [ 0000000000000]
tmp_91               (zext             ) [ 0000000000000]
tmp_92               (zext             ) [ 0000000000000]
tmp_93               (lshr             ) [ 0000000000000]
tmp_94               (lshr             ) [ 0000000000000]
p_Result_s           (and              ) [ 0000000000000]
temp_V               (trunc            ) [ 0000000000001]
StgValue_59          (specloopname     ) [ 0000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000]
StgValue_61          (specpipeline     ) [ 0000000000000]
StgValue_62          (write            ) [ 0000000000000]
empty_12             (specregionend    ) [ 0000000000000]
StgValue_64          (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjs_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjs_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="adjs_data_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjs_data_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_out_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i1024P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i1024P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="adjs_data_V_offset_s_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="25" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adjs_data_V_offset_s/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="num_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1024" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_Val2_req/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_Val2_s_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1024" slack="0"/>
<pin id="115" dir="0" index="1" bw="1024" slack="7"/>
<pin id="116" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_62_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/12 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="25" slack="0"/>
<pin id="146" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_78_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_79_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sum_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="25" slack="1"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sum_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="26" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="adjs_data_V_addr_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adjs_data_V_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Lo_assign_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="8"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="Hi_assign_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_80_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_81_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_82_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_83_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1024" slack="0"/>
<pin id="219" dir="0" index="1" bw="1024" slack="1"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_84_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_84/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_85_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_85/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_86_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_86/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_87_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_87/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_88_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1024" slack="0"/>
<pin id="254" dir="0" index="2" bw="1024" slack="1"/>
<pin id="255" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_88/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_89_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_90_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_91_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_92_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_93_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1024" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_93/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_94_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_94/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1024" slack="0"/>
<pin id="292" dir="0" index="1" bw="1024" slack="0"/>
<pin id="293" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1024" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/11 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="1"/>
<pin id="302" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="305" class="1005" name="sext_cast_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="26" slack="1"/>
<pin id="307" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_79_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="8"/>
<pin id="320" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="323" class="1005" name="sum_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="26" slack="1"/>
<pin id="325" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="328" class="1005" name="adjs_data_V_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1024" slack="1"/>
<pin id="330" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="adjs_data_V_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="Lo_assign_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Lo_assign "/>
</bind>
</comp>

<comp id="339" class="1005" name="Hi_assign_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Val2_s_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1024" slack="1"/>
<pin id="346" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_80_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="357" class="1005" name="temp_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="100" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="94" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="129" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="129" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="129" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="192" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="211" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="214" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="211" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="214" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="211" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="226" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="217" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="232" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="211" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="244" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="257" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="251" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="274" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="278" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="136" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="308"><net_src comp="144" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="316"><net_src comp="153" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="321"><net_src comp="173" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="326"><net_src comp="177" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="331"><net_src comp="185" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="337"><net_src comp="192" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="342"><net_src comp="199" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="347"><net_src comp="113" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="353"><net_src comp="205" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="360"><net_src comp="296" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: adjs_data_V | {}
	Port: i_out_stream_V | {12 }
 - Input state : 
	Port: readItems : num | {1 }
	Port: readItems : adjs_data_V | {3 4 5 6 7 8 9 10 }
	Port: readItems : adjs_data_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_24 : 2
		tmp_78 : 1
		tmp_2_cast : 2
		tmp_79 : 1
		sum : 3
	State 3
		adjs_data_V_addr : 1
		p_Val2_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Hi_assign : 1
		tmp_80 : 1
	State 11
		tmp_84 : 1
		tmp_85 : 1
		tmp_86 : 1
		tmp_87 : 2
		tmp_88 : 1
		tmp_89 : 1
		tmp_90 : 3
		tmp_91 : 2
		tmp_92 : 4
		tmp_93 : 3
		tmp_94 : 5
		p_Result_s : 6
		temp_V : 6
	State 12
		empty_12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   lshr   |          tmp_93_fu_278          |    0    |   2171  |
|          |          tmp_94_fu_284          |    0    |    24   |
|----------|---------------------------------|---------|---------|
|          |          tmp_87_fu_244          |    0    |    11   |
|  select  |          tmp_88_fu_251          |    0    |   1021  |
|          |          tmp_89_fu_257          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    and   |        p_Result_s_fu_290        |    0    |   1024  |
|----------|---------------------------------|---------|---------|
|          |          tmp_84_fu_226          |    0    |    17   |
|    sub   |          tmp_86_fu_238          |    0    |    17   |
|          |          tmp_90_fu_264          |    0    |    18   |
|----------|---------------------------------|---------|---------|
|    add   |            i_1_fu_153           |    0    |    18   |
|          |            sum_fu_177           |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   icmp   |         exitcond_fu_148         |    0    |    13   |
|          |          tmp_80_fu_205          |    0    |    13   |
|----------|---------------------------------|---------|---------|
|    xor   |          tmp_85_fu_232          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          | adjs_data_V_offset_s_read_fu_94 |    0    |    0    |
|   read   |       num_read_read_fu_100      |    0    |    0    |
|          |       p_Val2_s_read_fu_113      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_106       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_62_write_fu_118    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_136           |    0    |    0    |
|          |         Lo_assign_fu_192        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         sext_cast_fu_144        |    0    |    0    |
|          |        tmp_2_cast_fu_169        |    0    |    0    |
|          |         sum_cast_fu_182         |    0    |    0    |
|   zext   |          tmp_81_fu_211          |    0    |    0    |
|          |          tmp_82_fu_214          |    0    |    0    |
|          |          tmp_91_fu_270          |    0    |    0    |
|          |          tmp_92_fu_274          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          tmp_78_fu_159          |    0    |    0    |
|          |          tmp_83_fu_217          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_79_fu_173          |    0    |    0    |
|          |          temp_V_fu_296          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|    or    |         Hi_assign_fu_199        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   4401  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    Hi_assign_reg_339   |   10   |
|    Lo_assign_reg_334   |   10   |
|adjs_data_V_addr_reg_328|  1024  |
|       i_1_reg_313      |   11   |
|        i_reg_125       |   11   |
|    p_Val2_s_reg_344    |  1024  |
|    sext_cast_reg_305   |   26   |
|       sum_reg_323      |   26   |
|     temp_V_reg_357     |   32   |
|     tmp_79_reg_318     |    5   |
|     tmp_80_reg_350     |    1   |
|       tmp_reg_300      |   11   |
+------------------------+--------+
|          Total         |  2191  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_106 |  p1  |   2  | 1024 |  2048  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2048  ||  0.605  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  4401  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  2191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2191  |  4410  |
+-----------+--------+--------+--------+
