

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_trans_boundary'
================================================================
* Date:           Mon Jun 14 18:53:55 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514| 1.713 us | 1.713 us |  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      512|      512|         2|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i256]* %local_A_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%local_A_V_addr_2 = getelementptr [1024 x i256]* %local_A_V, i64 0, i64 512"   --->   Operation 7 'getelementptr' 'local_A_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_A_V_addr_2, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %.preheader.0" [src/kernel_kernel_new.cpp:92]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader100.preheader.0 ], [ %add_ln92, %hls_label_3 ]" [src/kernel_kernel_new.cpp:92]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_060_0_0 = phi i5 [ 0, %.preheader100.preheader.0 ], [ %select_ln544_34, %hls_label_3 ]" [src/kernel_kernel_new.cpp:98]   --->   Operation 11 'phi' 'p_060_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_050_0_0 = phi i6 [ 0, %.preheader100.preheader.0 ], [ %add_ln700_6, %hls_label_3 ]" [src/kernel_kernel_new.cpp:94]   --->   Operation 12 'phi' 'p_050_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.60ns)   --->   "%icmp_ln92 = icmp eq i10 %indvar_flatten, -512" [src/kernel_kernel_new.cpp:92]   --->   Operation 13 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.54ns)   --->   "%add_ln92 = add i10 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:92]   --->   Operation 14 'add' 'add_ln92' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %.loopexit, label %hls_label_3" [src/kernel_kernel_new.cpp:92]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.34ns)   --->   "%add_ln700 = add i5 %p_060_0_0, 1" [src/kernel_kernel_new.cpp:92]   --->   Operation 16 'add' 'add_ln700' <Predicate = (!icmp_ln92)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln94 = icmp eq i6 %p_050_0_0, -32" [src/kernel_kernel_new.cpp:94]   --->   Operation 17 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln94, i6 0, i6 %p_050_0_0" [src/kernel_kernel_new.cpp:98]   --->   Operation 18 'select' 'select_ln544' <Predicate = (!icmp_ln92)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln544_34 = select i1 %icmp_ln94, i5 %add_ln700, i5 %p_060_0_0" [src/kernel_kernel_new.cpp:98]   --->   Operation 19 'select' 'select_ln544_34' <Predicate = (!icmp_ln92)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.43ns)   --->   "%add_ln700_6 = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:94]   --->   Operation 20 'add' 'add_ln700_6' <Predicate = (!icmp_ln92)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln544_34, i5 0)" [src/kernel_kernel_new.cpp:98]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i10 %tmp_s to i11" [src/kernel_kernel_new.cpp:94]   --->   Operation 23 'zext' 'zext_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [src/kernel_kernel_new.cpp:94]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:95]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_A_in_V_V)" [src/kernel_kernel_new.cpp:97]   --->   Operation 26 'read' 'tmp_V' <Predicate = (!icmp_ln92)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i11" [src/kernel_kernel_new.cpp:98]   --->   Operation 27 'zext' 'zext_ln321' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i11 %zext_ln321, %zext_ln94" [src/kernel_kernel_new.cpp:98]   --->   Operation 28 'add' 'add_ln321' <Predicate = (!icmp_ln92)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln321_5 = add i11 %add_ln321, 512" [src/kernel_kernel_new.cpp:98]   --->   Operation 29 'add' 'add_ln321_5' <Predicate = (!icmp_ln92)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321_57 = zext i11 %add_ln321_5 to i64" [src/kernel_kernel_new.cpp:98]   --->   Operation 30 'zext' 'zext_ln321_57' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%local_A_V_addr = getelementptr [1024 x i256]* %local_A_V, i64 0, i64 %zext_ln321_57" [src/kernel_kernel_new.cpp:98]   --->   Operation 31 'getelementptr' 'local_A_V_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_A_V_addr, align 32" [src/kernel_kernel_new.cpp:98]   --->   Operation 32 'store' <Predicate = (!icmp_ln92)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_304 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [src/kernel_kernel_new.cpp:99]   --->   Operation 33 'specregionend' 'empty_304' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.0" [src/kernel_kernel_new.cpp:94]   --->   Operation 34 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:102]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', src/kernel_kernel_new.cpp:92) with incoming values : ('add_ln92', src/kernel_kernel_new.cpp:92) [9]  (0.603 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('p_050_0_0', src/kernel_kernel_new.cpp:94) with incoming values : ('add_ln700_6', src/kernel_kernel_new.cpp:94) [11]  (0 ns)
	'icmp' operation ('icmp_ln94', src/kernel_kernel_new.cpp:94) [18]  (0.619 ns)
	'select' operation ('select_ln544', src/kernel_kernel_new.cpp:98) [19]  (0.293 ns)
	'add' operation ('add_ln700_6', src/kernel_kernel_new.cpp:94) [33]  (0.434 ns)

 <State 3>: 2.37ns
The critical path consists of the following:
	fifo read on port 'fifo_A_in_V_V' (src/kernel_kernel_new.cpp:97) [25]  (1.22 ns)
	'store' operation ('store_ln98', src/kernel_kernel_new.cpp:98) of variable 'tmp.V', src/kernel_kernel_new.cpp:97 on array 'local_A_V' [31]  (1.16 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
