

================================================================
== Vivado HLS Report for 'Conv2d_b1'
================================================================
* Date:           Wed Oct 26 23:36:08 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_b1_label4  |   40|   40|        17|         12|          1|     3|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 12, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_0/forw_back.c:102]   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:102]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln102_1, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i3 [ 3, %0 ], [ %select_ln102_3, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 24 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%row = phi i2 [ 0, %0 ], [ %select_ln102_1, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 25 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 3, %0 ], [ %select_ln103, %2 ]" [f_b_0/forw_back.c:103]   --->   Operation 26 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%col = phi i2 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 27 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i2 %row to i5" [f_b_0/forw_back.c:102]   --->   Operation 28 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row, i2 0)" [f_b_0/forw_back.c:104]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %shl_ln to i5" [f_b_0/forw_back.c:104]   --->   Operation 30 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%sub_ln104 = sub i5 %zext_ln104_1, %zext_ln102" [f_b_0/forw_back.c:104]   --->   Operation 31 'sub' 'sub_ln104' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln102 = icmp eq i4 %indvar_flatten, -7" [f_b_0/forw_back.c:102]   --->   Operation 32 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%add_ln102_1 = add i4 %indvar_flatten, 1" [f_b_0/forw_back.c:102]   --->   Operation 33 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %3, label %.preheader.preheader" [f_b_0/forw_back.c:102]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%i = add i2 %row, 1" [f_b_0/forw_back.c:102]   --->   Operation 35 'add' 'i' <Predicate = (!icmp_ln102)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.74ns)   --->   "%add_ln102 = add i3 %indvars_iv1, 1" [f_b_0/forw_back.c:102]   --->   Operation 36 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 37 'speclooptripcount' 'empty_133' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%icmp_ln103 = icmp eq i3 %indvars_iv, -2" [f_b_0/forw_back.c:103]   --->   Operation 38 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln102 = select i1 %icmp_ln103, i2 0, i2 %col" [f_b_0/forw_back.c:102]   --->   Operation 39 'select' 'select_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.26ns)   --->   "%select_ln102_1 = select i1 %icmp_ln103, i2 %i, i2 %row" [f_b_0/forw_back.c:102]   --->   Operation 40 'select' 'select_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i2 %select_ln102_1 to i3" [f_b_0/forw_back.c:102]   --->   Operation 41 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i2 %i to i5" [f_b_0/forw_back.c:102]   --->   Operation 42 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i2 %select_ln102_1 to i4" [f_b_0/forw_back.c:102]   --->   Operation 43 'zext' 'zext_ln102_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln104_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [f_b_0/forw_back.c:104]   --->   Operation 44 'bitconcatenate' 'shl_ln104_mid1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i4 %shl_ln104_mid1 to i5" [f_b_0/forw_back.c:104]   --->   Operation 45 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%sub_ln104_1 = sub i5 %zext_ln104_2, %zext_ln102_2" [f_b_0/forw_back.c:104]   --->   Operation 46 'sub' 'sub_ln104_1' <Predicate = (!icmp_ln102)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln104)   --->   "%select_ln102_2 = select i1 %icmp_ln103, i5 %sub_ln104_1, i5 %sub_ln104" [f_b_0/forw_back.c:102]   --->   Operation 47 'select' 'select_ln102_2' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln102_3 = select i1 %icmp_ln103, i3 %add_ln102, i3 %indvars_iv1" [f_b_0/forw_back.c:102]   --->   Operation 48 'select' 'select_ln102_3' <Predicate = (!icmp_ln102)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %select_ln102 to i7" [f_b_0/forw_back.c:103]   --->   Operation 49 'zext' 'zext_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln104)   --->   "%zext_ln103_1 = zext i2 %select_ln102 to i5" [f_b_0/forw_back.c:103]   --->   Operation 50 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln104 = add i5 %zext_ln103_1, %select_ln102_2" [f_b_0/forw_back.c:104]   --->   Operation 51 'add' 'add_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i5 %add_ln104 to i32" [f_b_0/forw_back.c:104]   --->   Operation 52 'sext' 'sext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i32 %sext_ln104 to i64" [f_b_0/forw_back.c:104]   --->   Operation 53 'zext' 'zext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln104" [f_b_0/forw_back.c:104]   --->   Operation 54 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:104]   --->   Operation 55 'store' <Predicate = (!icmp_ln102)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.62ns)   --->   "%j = add i2 %select_ln102, 1" [f_b_0/forw_back.c:106]   --->   Operation 56 'add' 'j' <Predicate = (!icmp_ln102)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %j to i7" [f_b_0/forw_back.c:106]   --->   Operation 57 'zext' 'zext_ln106' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "br label %1" [f_b_0/forw_back.c:105]   --->   Operation 58 'br' <Predicate = (!icmp_ln102)> <Delay = 0.75>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:109]   --->   Operation 59 'ret' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_2_131, %Conv2d_b1_label4 ]" [f_b_0/forw_back.c:107]   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %zext_ln102_1, %.preheader.preheader ], [ %row_7, %Conv2d_b1_label4 ]"   --->   Operation 61 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln105 = icmp eq i3 %row_0, %select_ln102_3" [f_b_0/forw_back.c:105]   --->   Operation 62 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %2, label %Conv2d_b1_label4" [f_b_0/forw_back.c:105]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i3 %row_0 to i7" [f_b_0/forw_back.c:107]   --->   Operation 65 'zext' 'zext_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %row_0 to i4" [f_b_0/forw_back.c:105]   --->   Operation 66 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "%mul_ln107 = mul i7 %zext_ln107_3, 26" [f_b_0/forw_back.c:107]   --->   Operation 67 'mul' 'mul_ln107' <Predicate = (!icmp_ln105)> <Delay = 1.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.74ns)   --->   "%sub_ln107 = sub i4 %zext_ln105, %zext_ln102_3" [f_b_0/forw_back.c:107]   --->   Operation 68 'sub' 'sub_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln9 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln107, i5 0)" [f_b_0/forw_back.c:107]   --->   Operation 69 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln107_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %sub_ln107, i3 0)" [f_b_0/forw_back.c:107]   --->   Operation 70 'bitconcatenate' 'shl_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i7 %shl_ln107_1 to i9" [f_b_0/forw_back.c:107]   --->   Operation 71 'sext' 'sext_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.92ns)   --->   "%sub_ln107_1 = sub i9 %shl_ln9, %sext_ln107_3" [f_b_0/forw_back.c:107]   --->   Operation 72 'sub' 'sub_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln107_4 = sext i9 %sub_ln107_1 to i32" [f_b_0/forw_back.c:107]   --->   Operation 73 'sext' 'sext_ln107_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.89ns)   --->   "%add_ln107 = add i7 %zext_ln103, %mul_ln107" [f_b_0/forw_back.c:107]   --->   Operation 74 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i7 %add_ln107 to i64" [f_b_0/forw_back.c:107]   --->   Operation 75 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sencond_conv1_addr = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107" [f_b_0/forw_back.c:107]   --->   Operation 76 'getelementptr' 'sencond_conv1_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.35ns)   --->   "%sencond_conv1_load = load float* %sencond_conv1_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 77 'load' 'sencond_conv1_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i9 %sub_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 78 'sext' 'sext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107" [f_b_0/forw_back.c:107]   --->   Operation 79 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 80 'load' 'kernel_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 81 [1/1] (0.89ns)   --->   "%add_ln107_1 = add i7 %zext_ln106, %mul_ln107" [f_b_0/forw_back.c:107]   --->   Operation 81 'add' 'add_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i7 %add_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 82 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sencond_conv1_addr_1 = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107_1" [f_b_0/forw_back.c:107]   --->   Operation 83 'getelementptr' 'sencond_conv1_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%sencond_conv1_load_1 = load float* %sencond_conv1_addr_1, align 4" [f_b_0/forw_back.c:107]   --->   Operation 84 'load' 'sencond_conv1_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln107 = or i32 %sext_ln107_4, 1" [f_b_0/forw_back.c:107]   --->   Operation 85 'or' 'or_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i32 %or_ln107 to i64" [f_b_0/forw_back.c:107]   --->   Operation 86 'sext' 'sext_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107_1" [f_b_0/forw_back.c:107]   --->   Operation 87 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_5, align 4" [f_b_0/forw_back.c:107]   --->   Operation 88 'load' 'kernel_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_3 = add i7 %mul_ln107, 2" [f_b_0/forw_back.c:107]   --->   Operation 89 'add' 'add_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i7 %zext_ln103, %add_ln107_3" [f_b_0/forw_back.c:107]   --->   Operation 90 'add' 'add_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 91 [1/2] (1.35ns)   --->   "%sencond_conv1_load = load float* %sencond_conv1_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 91 'load' 'sencond_conv1_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 92 [1/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 92 'load' 'kernel_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 93 [1/2] (1.35ns)   --->   "%sencond_conv1_load_1 = load float* %sencond_conv1_addr_1, align 4" [f_b_0/forw_back.c:107]   --->   Operation 93 'load' 'sencond_conv1_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 94 [1/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_5, align 4" [f_b_0/forw_back.c:107]   --->   Operation 94 'load' 'kernel_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i7 %add_ln107_2 to i64" [f_b_0/forw_back.c:107]   --->   Operation 95 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sencond_conv1_addr_2 = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107_2" [f_b_0/forw_back.c:107]   --->   Operation 96 'getelementptr' 'sencond_conv1_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (1.35ns)   --->   "%sencond_conv1_load_2 = load float* %sencond_conv1_addr_2, align 4" [f_b_0/forw_back.c:107]   --->   Operation 97 'load' 'sencond_conv1_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln107_1 = or i9 %sub_ln107_1, 2" [f_b_0/forw_back.c:107]   --->   Operation 98 'or' 'or_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln107_2 = sext i9 %or_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 99 'sext' 'sext_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107_2" [f_b_0/forw_back.c:107]   --->   Operation 100 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_6, align 4" [f_b_0/forw_back.c:107]   --->   Operation 101 'load' 'kernel_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 102 [3/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 102 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/2] (1.35ns)   --->   "%sencond_conv1_load_2 = load float* %sencond_conv1_addr_2, align 4" [f_b_0/forw_back.c:107]   --->   Operation 103 'load' 'sencond_conv1_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 104 [1/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_6, align 4" [f_b_0/forw_back.c:107]   --->   Operation 104 'load' 'kernel_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 105 [2/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 105 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 106 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 107 [1/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 107 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 108 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 109 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 110 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 110 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 111 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 112 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 113 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 113 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 114 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 115 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 115 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 116 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 116 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 117 [4/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 117 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 118 [3/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 118 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.71>
ST_14 : Operation 119 [2/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 119 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.74ns)   --->   "%row_7 = add i3 %row_0, 1" [f_b_0/forw_back.c:105]   --->   Operation 120 'add' 'row_7' <Predicate = (!icmp_ln105)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 121 [1/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 121 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 122 [4/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 122 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.71>
ST_17 : Operation 123 [3/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 123 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.71>
ST_18 : Operation 124 [2/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 124 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.50>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [f_b_0/forw_back.c:106]   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7)" [f_b_0/forw_back.c:106]   --->   Operation 126 'specregionbegin' 'tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:106]   --->   Operation 127 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 128 [1/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 128 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.79ns)   --->   "store float %tmp_2_131, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 129 'store' <Predicate = (!icmp_ln105)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp)" [f_b_0/forw_back.c:107]   --->   Operation 130 'specregionend' 'empty_132' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [f_b_0/forw_back.c:105]   --->   Operation 131 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.02>
ST_20 : Operation 132 [1/1] (0.74ns)   --->   "%add_ln103 = add i3 %indvars_iv, 1" [f_b_0/forw_back.c:103]   --->   Operation 132 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln103 = select i1 %icmp_ln103, i3 -4, i3 %add_ln103" [f_b_0/forw_back.c:103]   --->   Operation 133 'select' 'select_ln103' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:103]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', f_b_0/forw_back.c:102) with incoming values : ('add_ln102_1', f_b_0/forw_back.c:102) [7]  (0.755 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'phi' operation ('row', f_b_0/forw_back.c:102) with incoming values : ('select_ln102_1', f_b_0/forw_back.c:102) [9]  (0 ns)
	'add' operation ('i', f_b_0/forw_back.c:102) [20]  (0.625 ns)
	'sub' operation ('sub_ln104_1', f_b_0/forw_back.c:104) [31]  (0.868 ns)
	'select' operation ('select_ln102_2', f_b_0/forw_back.c:102) [32]  (0 ns)
	'add' operation ('add_ln104', f_b_0/forw_back.c:104) [36]  (0.878 ns)
	'getelementptr' operation ('out_matrix_addr', f_b_0/forw_back.c:104) [39]  (0 ns)
	'store' operation ('store_ln104', f_b_0/forw_back.c:104) of constant 0 on array 'out_matrix' [40]  (0.79 ns)

 <State 3>: 3.67ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('zext_ln102_1', f_b_0/forw_back.c:102) ('row', f_b_0/forw_back.c:105) [46]  (0 ns)
	'mul' operation ('mul_ln107', f_b_0/forw_back.c:107) [56]  (1.42 ns)
	'add' operation ('add_ln107', f_b_0/forw_back.c:107) [63]  (0.897 ns)
	'getelementptr' operation ('sencond_conv1_addr', f_b_0/forw_back.c:107) [65]  (0 ns)
	'load' operation ('sencond_conv1_load', f_b_0/forw_back.c:107) on array 'sencond_conv1' [66]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('sencond_conv1_load', f_b_0/forw_back.c:107) on array 'sencond_conv1' [66]  (1.35 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp5', f_b_0/forw_back.c:107) [70]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp5', f_b_0/forw_back.c:107) [70]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp5', f_b_0/forw_back.c:107) [70]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', f_b_0/forw_back.c:107) [80]  (8.29 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', f_b_0/forw_back.c:107) [91]  (8.29 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_0/forw_back.c:107) [71]  (7.72 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_0/forw_back.c:107) [71]  (7.72 ns)

 <State 12>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_130', f_b_0/forw_back.c:107) [81]  (7.72 ns)

 <State 13>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_130', f_b_0/forw_back.c:107) [81]  (7.72 ns)

 <State 14>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_130', f_b_0/forw_back.c:107) [81]  (7.72 ns)

 <State 15>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_130', f_b_0/forw_back.c:107) [81]  (7.72 ns)

 <State 16>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) [92]  (7.72 ns)

 <State 17>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) [92]  (7.72 ns)

 <State 18>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) [92]  (7.72 ns)

 <State 19>: 8.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) [92]  (7.72 ns)
	'store' operation ('store_ln107', f_b_0/forw_back.c:107) of variable 'tmp_2_131', f_b_0/forw_back.c:107 on array 'out_matrix' [93]  (0.79 ns)

 <State 20>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln103', f_b_0/forw_back.c:103) [98]  (0.746 ns)
	'select' operation ('select_ln103', f_b_0/forw_back.c:103) [99]  (0.275 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
