

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'
================================================================
* Date:           Fri May 30 21:43:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.552 us|  0.552 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87]   --->   Operation 8 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln46 = store i7 0, i7 %i_12" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87]   --->   Operation 10 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i7 %i_12" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i, i7 64" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 13 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %i, i7 1" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 15 'add' 'add_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.i.split, void %add_bias_to_activations.exit.exitStub" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 16 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 17 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 18 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 19 'load' 'activations_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 20 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 21 'load' 'biases2_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln46 = store i7 %add_ln48, i7 %i_12" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87]   --->   Operation 22 'store' 'store_ln46' <Predicate = (!icmp_ln48)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 23 [1/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 23 'load' 'activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 24 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 25 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [4/4] (4.33ns)   --->   "%add_i = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 26 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 27 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 27 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 28 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 28 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.04>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87]   --->   Operation 29 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 30 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 31 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 %add_i, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87]   --->   Operation 32 'store' 'store_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87]   --->   Operation 33 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.480ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87 [5]  (0.387 ns)
	'load' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87) on local variable 'i', data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87 [8]  (0.000 ns)
	'add' operation 7 bit ('add_ln48', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87) [11]  (0.706 ns)
	'store' operation 0 bit ('store_ln46', data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87) of variable 'add_ln48', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87 on local variable 'i', data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:87 [24]  (0.387 ns)

 <State 2>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) on array 'activations' [18]  (0.714 ns)
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) [22]  (4.334 ns)

 <State 3>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) [22]  (4.334 ns)

 <State 4>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) [22]  (4.334 ns)

 <State 5>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) [22]  (4.334 ns)
	'store' operation 0 bit ('store_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87) of variable 'add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87 on array 'activations' [23]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
