# Specifications
This is intended to be a listing of all the specifications used during the construction of CascadeOS.

It is possible for these links or the text regarding versions to become out of date, any problems found don't hesitate to open a PR or raise an issue.

## System-V ABI (ELF, DWARF, TLS, etc.)
- [Generic ABI (gABI)](https://www.sco.com/developers/devspecs/) latest at time of writing: Edition 4.1
- Updates to chapter 4 and 5 of the above [Generic ABI (gABI) updates](https://www.sco.com/developers/gabi/) latest at time of writing: DRAFT 10 June 2013 (under the "Latest (in progress) snapshot" link)
- [x86-64 psABI](https://gitlab.com/x86-psABIs/x86-64-ABI)
- [AARCH64 psABI](https://github.com/ARM-software/abi-aa)
- [RISC-V psABI](https://github.com/riscv-non-isa/riscv-elf-psabi-doc)

## x86_64
- [Intel](https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html)
  - Volume 1 - Basic Architecture
  - Volume 2 - Instruction set reference (including CPUID)
  - Volume 3 - Operating System support environment
  - Volume 4 - Model specific registers
- [AMD](https://www.amd.com/en/support/tech-docs?keyword=AMD64+Architecture+Programmer%27s+Manual) (the link is to a search as AMD don't provide non-PDF links for the documents)
  - Volume 1 - Application Programming
  - Volume 2 - System Programming (Operating System Stuff)
  - Volume 3 - Instruction set reference (including CPUID)
  - Volume 4/5 - SIMD and floating point

## AARCH64
 - [Arm Architecture Reference Manual for A-profile architecture](https://developer.arm.com/documentation/ddi0487/ja/?lang=en)

## RISC-V
 - [Unprivileged and Privileged ISA](https://github.com/riscv/riscv-isa-manual)
