\doxysection{RCC\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\hypertarget{structRCC__ClkInitTypeDef}{}\label{structRCC__ClkInitTypeDef}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}


RCC System, AHB and APB buses clock configuration structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_afe92b105bff8e698233c286bb3018384}{Clock\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}{APB1\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__ClkInitTypeDef_a774212f4dadc19bd25a764f082f1d70e}{AHBCLK3\+Divider}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC System, AHB and APB buses clock configuration structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structRCC__ClkInitTypeDef_a774212f4dadc19bd25a764f082f1d70e}\label{structRCC__ClkInitTypeDef_a774212f4dadc19bd25a764f082f1d70e} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLK3Divider@{AHBCLK3Divider}}
\index{AHBCLK3Divider@{AHBCLK3Divider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLK3Divider}{AHBCLK3Divider}}
{\footnotesize\ttfamily uint32\+\_\+t AHBCLK3\+Divider}

The AHB shared clock (HCLK3) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of \doxylink{group__RCC__AHBx__Clock__Source}{AHB Clock Source} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00318}{318}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{structRCC__ClkInitTypeDef_a082c91ea9f270509aca7ae6ec42c2a54}\label{structRCC__ClkInitTypeDef_a082c91ea9f270509aca7ae6ec42c2a54} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLKDivider}{AHBCLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t AHBCLKDivider}

The AHBx clock (HCLK1) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of \doxylink{group__RCC__AHBx__Clock__Source}{AHB Clock Source} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{structRCC__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}\label{structRCC__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB1\+CLKDivider}

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxylink{group__RCC__APBx__Clock__Source}{APB1 Clock Source} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00307}{307}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{structRCC__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\label{structRCC__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB2\+CLKDivider}

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxylink{group__RCC__APBx__Clock__Source}{APB1 Clock Source} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00310}{310}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{structRCC__ClkInitTypeDef_afe92b105bff8e698233c286bb3018384}\label{structRCC__ClkInitTypeDef_afe92b105bff8e698233c286bb3018384} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!ClockType@{ClockType}}
\index{ClockType@{ClockType}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockType}{ClockType}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Type}

The clock to be configured. This parameter can be a combination of \doxylink{group__RCC__System__Clock__Type}{System Clock Type} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00298}{298}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{structRCC__ClkInitTypeDef_a02b70c23b593a55814d887f483ea0871}\label{structRCC__ClkInitTypeDef_a02b70c23b593a55814d887f483ea0871} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKSource@{SYSCLKSource}}
\index{SYSCLKSource@{SYSCLKSource}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{SYSCLKSource}{SYSCLKSource}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCLKSource}

The clock source used as system clock (SYSCLK). This parameter can be a value of \doxylink{group__RCC__System__Clock__Source}{System Clock Source} ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00301}{301}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__rcc_8h}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
