{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720092837755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720092837756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 08:33:57 2024 " "Processing started: Thu Jul  4 08:33:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720092837756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720092837756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_unificadov2 -c sistema_unificadov2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_unificadov2 -c sistema_unificadov2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720092837757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720092837961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_unificadov2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_unificadov2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema_unificadov2-rtl " "Found design unit 1: sistema_unificadov2-rtl" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838340 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema_unificadov2 " "Found entity 1: sistema_unificadov2" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-behavior " "Found design unit 1: bcd-behavior" {  } { { "bcd.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838341 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_tb-behavior " "Found design unit 1: bcd_tb-behavior" {  } { { "bcd_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/bcd_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_tb " "Found entity 1: bcd_tb" {  } { { "bcd_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/bcd_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator5bits-Behavior " "Found design unit 1: Comparator5bits-Behavior" {  } { { "Comparator5bits.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator5bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator5bits " "Found entity 1: Comparator5bits" {  } { { "Comparator5bits.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator8bits-Behavior " "Found design unit 1: Comparator8bits-Behavior" {  } { { "Comparator8bits.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator8bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator8bits " "Found entity 1: Comparator8bits" {  } { { "Comparator8bits.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator_tb-behavioral " "Found design unit 1: Comparator_tb-behavioral" {  } { { "Comparator_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator_tb " "Found entity 1: Comparator_tb" {  } { { "Comparator_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Comparator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladora-RTL " "Found design unit 1: controladora-RTL" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838345 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladora " "Found entity 1: controladora" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-rtl " "Found design unit 1: incrementador-rtl" {  } { { "incrementador.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/incrementador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/incrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador_tb-behavior " "Found design unit 1: incrementador_tb-behavior" {  } { { "incrementador_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/incrementador_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838347 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador_tb " "Found entity 1: incrementador_tb" {  } { { "incrementador_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/incrementador_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_a-RTL " "Found design unit 1: Register_a-RTL" {  } { { "Register_a.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Register_a.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_a " "Found entity 1: Register_a" {  } { { "Register_a.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Register_a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_a_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_a_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_a_tb-teste " "Found design unit 1: Register_a_tb-teste" {  } { { "Register_a_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Register_a_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_a_tb " "Found entity 1: Register_a_tb" {  } { { "Register_a_tb.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/Register_a_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720092838348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_unificadov2 " "Elaborating entity \"sistema_unificadov2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720092838410 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDS_IN sistema_unificadov2.vhd(82) " "VHDL Signal Declaration warning at sistema_unificadov2.vhd(82): used implicit default value for signal \"LEDS_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720092838413 "|sistema_unificadov2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L240UP sistema_unificadov2.vhd(84) " "VHDL Signal Declaration warning at sistema_unificadov2.vhd(84): used implicit default value for signal \"L240UP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720092838413 "|sistema_unificadov2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_inst\"" {  } { { "sistema_unificadov2.vhd" "datapath_inst" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838425 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDS datapath.vhd(18) " "VHDL Signal Declaration warning at datapath.vhd(18): used implicit default value for signal \"LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L180DOWN datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"L180DOWN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_REG_OUT datapath.vhd(95) " "Verilog HDL or VHDL warning at datapath.vhd(95): object \"LED_REG_OUT\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EQ datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"EQ\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LT datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"LT\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GT datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"GT\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720092838428 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "select_leds_output datapath.vhd(99) " "VHDL Signal Declaration warning at datapath.vhd(99): used explicit default value for signal \"select_leds_output\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1720092838429 "|sistema_unificadov2|datapath:datapath_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_a datapath:datapath_inst\|Register_a:reg8_LEDS " "Elaborating entity \"Register_a\" for hierarchy \"datapath:datapath_inst\|Register_a:reg8_LEDS\"" {  } { { "datapath.vhd" "reg8_LEDS" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator5bits datapath:datapath_inst\|Comparator5bits:comptime00 " "Elaborating entity \"Comparator5bits\" for hierarchy \"datapath:datapath_inst\|Comparator5bits:comptime00\"" {  } { { "datapath.vhd" "comptime00" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator8bits datapath:datapath_inst\|Comparator8bits:complum20 " "Elaborating entity \"Comparator8bits\" for hierarchy \"datapath:datapath_inst\|Comparator8bits:complum20\"" {  } { { "datapath.vhd" "complum20" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador datapath:datapath_inst\|incrementador:incrementer_leds " "Elaborating entity \"incrementador\" for hierarchy \"datapath:datapath_inst\|incrementador:incrementer_leds\"" {  } { { "datapath.vhd" "incrementer_leds" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora controladora:controladora_inst " "Elaborating entity \"controladora\" for hierarchy \"controladora:controladora_inst\"" {  } { { "sistema_unificadov2.vhd" "controladora_inst" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720092838443 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INCR_LEDS controladora.vhd(49) " "VHDL Process Statement warning at controladora.vhd(49): inferring latch(es) for signal or variable \"INCR_LEDS\", which holds its previous value in one or more paths through the process" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720092838444 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado controladora.vhd(49) " "VHDL Process Statement warning at controladora.vhd(49): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720092838444 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MANUAL controladora.vhd(49) " "Inferred latch for \"proximo_estado.MANUAL\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MEDIR_LUMINOSIDADE controladora.vhd(49) " "Inferred latch for \"proximo_estado.MEDIR_LUMINOSIDADE\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MANUTENCAO_ILUM controladora.vhd(49) " "Inferred latch for \"proximo_estado.MANUTENCAO_ILUM\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.AJUSTE_ILUM controladora.vhd(49) " "Inferred latch for \"proximo_estado.AJUSTE_ILUM\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DESLIGAMENTO_AUTOMATICO controladora.vhd(49) " "Inferred latch for \"proximo_estado.DESLIGAMENTO_AUTOMATICO\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MODO_NOTURNO controladora.vhd(49) " "Inferred latch for \"proximo_estado.MODO_NOTURNO\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ERRO controladora.vhd(49) " "Inferred latch for \"proximo_estado.ERRO\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DETECTA_PRESENCA controladora.vhd(49) " "Inferred latch for \"proximo_estado.DETECTA_PRESENCA\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.INIT controladora.vhd(49) " "Inferred latch for \"proximo_estado.INIT\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCR_LEDS controladora.vhd(49) " "Inferred latch for \"INCR_LEDS\" at controladora.vhd(49)" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720092838445 "|sistema_unificadov2|controladora:controladora_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720092838917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:controladora_inst\|proximo_estado.ERRO_594 " "Latch controladora:controladora_inst\|proximo_estado.ERRO_594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INT_MAN " "Ports D and ENA on the latch are fed by the same signal INT_MAN" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720092838966 ""}  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720092838966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:controladora_inst\|proximo_estado.MANUAL_420 " "Latch controladora:controladora_inst\|proximo_estado.MANUAL_420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:controladora_inst\|estado_atual.MODO_NOTURNO " "Ports D and ENA on the latch are fed by the same signal controladora:controladora_inst\|estado_atual.MODO_NOTURNO" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720092838966 ""}  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720092838966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:controladora_inst\|proximo_estado.MODO_NOTURNO_565 " "Latch controladora:controladora_inst\|proximo_estado.MODO_NOTURNO_565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INT_MAN " "Ports D and ENA on the latch are fed by the same signal INT_MAN" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720092838966 ""}  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720092838966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:controladora_inst\|proximo_estado.DETECTA_PRESENCA_623 " "Latch controladora:controladora_inst\|proximo_estado.DETECTA_PRESENCA_623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:controladora_inst\|estado_atual.MODO_NOTURNO " "Ports D and ENA on the latch are fed by the same signal controladora:controladora_inst\|estado_atual.MODO_NOTURNO" {  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720092838966 ""}  } { { "controladora.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/controladora.vhd" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720092838966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ILUM_NAT GND " "Pin \"ILUM_NAT\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|ILUM_NAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPL_STATUS\[1\] GND " "Pin \"DISPL_STATUS\[1\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|DISPL_STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPL_STATUS\[4\] GND " "Pin \"DISPL_STATUS\[4\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|DISPL_STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPL_STATUS\[5\] GND " "Pin \"DISPL_STATUS\[5\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|DISPL_STATUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPL_STATUS\[6\] GND " "Pin \"DISPL_STATUS\[6\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|DISPL_STATUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[3\] GND " "Pin \"LEDS\[3\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[4\] GND " "Pin \"LEDS\[4\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[5\] GND " "Pin \"LEDS\[5\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[6\] GND " "Pin \"LEDS\[6\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[7\] GND " "Pin \"LEDS\[7\]\" is stuck at GND" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720092838981 "|sistema_unificadov2|LEDS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720092838981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1720092839133 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1720092839277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720092839409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839409 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TIMER " "No output dependent on input pin \"TIMER\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|TIMER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[0\] " "No output dependent on input pin \"SEN_LUM\[0\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[1\] " "No output dependent on input pin \"SEN_LUM\[1\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[2\] " "No output dependent on input pin \"SEN_LUM\[2\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[3\] " "No output dependent on input pin \"SEN_LUM\[3\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[4\] " "No output dependent on input pin \"SEN_LUM\[4\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[5\] " "No output dependent on input pin \"SEN_LUM\[5\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[6\] " "No output dependent on input pin \"SEN_LUM\[6\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_LUM\[7\] " "No output dependent on input pin \"SEN_LUM\[7\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|SEN_LUM[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTR_HOR\[5\] " "No output dependent on input pin \"ENTR_HOR\[5\]\"" {  } { { "sistema_unificadov2.vhd" "" { Text "/home/pedrocosme/Downloads/tp_DigitalSystemLab-main/sistema_unificadov2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720092839509 "|sistema_unificadov2|ENTR_HOR[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1720092839509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720092839509 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720092839509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720092839509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720092839509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720092839520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 08:33:59 2024 " "Processing ended: Thu Jul  4 08:33:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720092839520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720092839520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720092839520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720092839520 ""}
