HSQuickLook.main.schema =
[
{
	"collection":"hxi1",
	"directory":"/HXI1.SYS",
	"document":"HW_COMM_ERR_INFO",
	"period":"1",
	"blockName":"",
	"contents":{
		"FPGA_NODE_INVALID_ACC_CSR":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_INVALID_ACC_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_SPW_P4_CSR":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_1":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_2":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_3":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_4":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_5":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_6":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_HDR_7":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_NODE_ERR_PKT_LEN":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_INVALID_ACC_CSR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_INVALID_ACC_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_SPW_P4_CSR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_1":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_2":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_3":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_4":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_5":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_6":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_HDR_7":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_NODE_ERR_PKT_LEN":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_INVALID_ACC_CSR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_INVALID_ACC_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_SPW_P4_CSR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_1":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_2":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_3":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_4":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_5":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_6":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_HDR_7":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_NODE_ERR_PKT_LEN":{"type":"int","status":"ok","format":"%8X"}
	}
}
];
