

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Jul 01 23:38:06 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	dabs	1,0x7E,2
     8     0000                     
     9                           ; Generated 12/10/2023 GMT
    10                           ; 
    11                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    12                           ; All rights reserved.
    13                           ; 
    14                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    15                           ; 
    16                           ; Redistribution and use in source and binary forms, with or without modification, are
    17                           ; permitted provided that the following conditions are met:
    18                           ; 
    19                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    20                           ;        conditions and the following disclaimer.
    21                           ; 
    22                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    23                           ;        of conditions and the following disclaimer in the documentation and/or other
    24                           ;        materials provided with the distribution. Publication is not required when
    25                           ;        this file is used in an embedded application.
    26                           ; 
    27                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    28                           ;        software without specific prior written permission.
    29                           ; 
    30                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    31                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    32                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    33                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    34                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    35                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    36                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    37                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    38                           ; 
    39                           ; 
    40                           ; Code-generator required, PIC16F877A Definitions
    41                           ; 
    42                           ; SFR Addresses
    43     0004                     fsr             equ	4
    44     0004                     fsr0            equ	4
    45     0000                     indf            equ	0
    46     0000                     indf0           equ	0
    47     0002                     pc              equ	2
    48     0002                     pcl             equ	2
    49     000A                     pclath          equ	10
    50     0003                     status          equ	3
    51     0000                     INDF            equ	0	;# 
    52     0001                     TMR0            equ	1	;# 
    53     0002                     PCL             equ	2	;# 
    54     0003                     STATUS          equ	3	;# 
    55     0004                     FSR             equ	4	;# 
    56     0005                     PORTA           equ	5	;# 
    57     0006                     PORTB           equ	6	;# 
    58     0007                     PORTC           equ	7	;# 
    59     0008                     PORTD           equ	8	;# 
    60     0009                     PORTE           equ	9	;# 
    61     000A                     PCLATH          equ	10	;# 
    62     000B                     INTCON          equ	11	;# 
    63     000C                     PIR1            equ	12	;# 
    64     000D                     PIR2            equ	13	;# 
    65     000E                     TMR1            equ	14	;# 
    66     000E                     TMR1L           equ	14	;# 
    67     000F                     TMR1H           equ	15	;# 
    68     0010                     T1CON           equ	16	;# 
    69     0011                     TMR2            equ	17	;# 
    70     0012                     T2CON           equ	18	;# 
    71     0013                     SSPBUF          equ	19	;# 
    72     0014                     SSPCON          equ	20	;# 
    73     0015                     CCPR1           equ	21	;# 
    74     0015                     CCPR1L          equ	21	;# 
    75     0016                     CCPR1H          equ	22	;# 
    76     0017                     CCP1CON         equ	23	;# 
    77     0018                     RCSTA           equ	24	;# 
    78     0019                     TXREG           equ	25	;# 
    79     001A                     RCREG           equ	26	;# 
    80     001B                     CCPR2           equ	27	;# 
    81     001B                     CCPR2L          equ	27	;# 
    82     001C                     CCPR2H          equ	28	;# 
    83     001D                     CCP2CON         equ	29	;# 
    84     001E                     ADRESH          equ	30	;# 
    85     001F                     ADCON0          equ	31	;# 
    86     0081                     OPTION_REG      equ	129	;# 
    87     0085                     TRISA           equ	133	;# 
    88     0086                     TRISB           equ	134	;# 
    89     0087                     TRISC           equ	135	;# 
    90     0088                     TRISD           equ	136	;# 
    91     0089                     TRISE           equ	137	;# 
    92     008C                     PIE1            equ	140	;# 
    93     008D                     PIE2            equ	141	;# 
    94     008E                     PCON            equ	142	;# 
    95     0091                     SSPCON2         equ	145	;# 
    96     0092                     PR2             equ	146	;# 
    97     0093                     SSPADD          equ	147	;# 
    98     0094                     SSPSTAT         equ	148	;# 
    99     0098                     TXSTA           equ	152	;# 
   100     0099                     SPBRG           equ	153	;# 
   101     009C                     CMCON           equ	156	;# 
   102     009D                     CVRCON          equ	157	;# 
   103     009E                     ADRESL          equ	158	;# 
   104     009F                     ADCON1          equ	159	;# 
   105     010C                     EEDATA          equ	268	;# 
   106     010D                     EEADR           equ	269	;# 
   107     010E                     EEDATH          equ	270	;# 
   108     010F                     EEADRH          equ	271	;# 
   109     018C                     EECON1          equ	396	;# 
   110     018D                     EECON2          equ	397	;# 
   111     0000                     INDF            equ	0	;# 
   112     0001                     TMR0            equ	1	;# 
   113     0002                     PCL             equ	2	;# 
   114     0003                     STATUS          equ	3	;# 
   115     0004                     FSR             equ	4	;# 
   116     0005                     PORTA           equ	5	;# 
   117     0006                     PORTB           equ	6	;# 
   118     0007                     PORTC           equ	7	;# 
   119     0008                     PORTD           equ	8	;# 
   120     0009                     PORTE           equ	9	;# 
   121     000A                     PCLATH          equ	10	;# 
   122     000B                     INTCON          equ	11	;# 
   123     000C                     PIR1            equ	12	;# 
   124     000D                     PIR2            equ	13	;# 
   125     000E                     TMR1            equ	14	;# 
   126     000E                     TMR1L           equ	14	;# 
   127     000F                     TMR1H           equ	15	;# 
   128     0010                     T1CON           equ	16	;# 
   129     0011                     TMR2            equ	17	;# 
   130     0012                     T2CON           equ	18	;# 
   131     0013                     SSPBUF          equ	19	;# 
   132     0014                     SSPCON          equ	20	;# 
   133     0015                     CCPR1           equ	21	;# 
   134     0015                     CCPR1L          equ	21	;# 
   135     0016                     CCPR1H          equ	22	;# 
   136     0017                     CCP1CON         equ	23	;# 
   137     0018                     RCSTA           equ	24	;# 
   138     0019                     TXREG           equ	25	;# 
   139     001A                     RCREG           equ	26	;# 
   140     001B                     CCPR2           equ	27	;# 
   141     001B                     CCPR2L          equ	27	;# 
   142     001C                     CCPR2H          equ	28	;# 
   143     001D                     CCP2CON         equ	29	;# 
   144     001E                     ADRESH          equ	30	;# 
   145     001F                     ADCON0          equ	31	;# 
   146     0081                     OPTION_REG      equ	129	;# 
   147     0085                     TRISA           equ	133	;# 
   148     0086                     TRISB           equ	134	;# 
   149     0087                     TRISC           equ	135	;# 
   150     0088                     TRISD           equ	136	;# 
   151     0089                     TRISE           equ	137	;# 
   152     008C                     PIE1            equ	140	;# 
   153     008D                     PIE2            equ	141	;# 
   154     008E                     PCON            equ	142	;# 
   155     0091                     SSPCON2         equ	145	;# 
   156     0092                     PR2             equ	146	;# 
   157     0093                     SSPADD          equ	147	;# 
   158     0094                     SSPSTAT         equ	148	;# 
   159     0098                     TXSTA           equ	152	;# 
   160     0099                     SPBRG           equ	153	;# 
   161     009C                     CMCON           equ	156	;# 
   162     009D                     CVRCON          equ	157	;# 
   163     009E                     ADRESL          equ	158	;# 
   164     009F                     ADCON1          equ	159	;# 
   165     010C                     EEDATA          equ	268	;# 
   166     010D                     EEADR           equ	269	;# 
   167     010E                     EEDATH          equ	270	;# 
   168     010F                     EEADRH          equ	271	;# 
   169     018C                     EECON1          equ	396	;# 
   170     018D                     EECON2          equ	397	;# 
   171     0006                     _PORTBbits      set	6
   172     0007                     _PORTCbits      set	7
   173     0087                     _TRISC          set	135
   174     0086                     _TRISB          set	134
   175                           
   176                           	psect	cinit
   177     07FC                     start_initialization:	
   178                           ; #config settings
   179                           
   180     07FC                     __initialization:
   181     07FC                     end_of_initialization:	
   182                           ;End of C runtime variable initialization code
   183                           
   184     07FC                     __end_of__initialization:
   185     07FC  0183               	clrf	3
   186     07FD  120A  118A  2F7D   	ljmp	_main	;jump to C main() function
   187                           
   188                           	psect	cstackCOMMON
   189     0070                     __pcstackCOMMON:
   190     0070                     ?_main:
   191     0070                     ??_main:	
   192                           ; 1 bytes @ 0x0
   193                           
   194                           
   195                           ; 1 bytes @ 0x0
   196     0070                     	ds	3
   197     0073                     main@mode:
   198                           
   199                           ; 2 bytes @ 0x3
   200     0073                     	ds	2
   201                           
   202                           	psect	maintext
   203     077D                     __pmaintext:	
   204 ;;
   205 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   206 ;;
   207 ;; *************** function _main *****************
   208 ;; Defined at:
   209 ;;		line 7 in file "main.c"
   210 ;; Parameters:    Size  Location     Type
   211 ;;		None
   212 ;; Auto vars:     Size  Location     Type
   213 ;;  mode            2    3[COMMON] int 
   214 ;; Return value:  Size  Location     Type
   215 ;;                  1    wreg      void 
   216 ;; Registers used:
   217 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   218 ;; Tracked objects:
   219 ;;		On entry : B00/0
   220 ;;		On exit  : 0/0
   221 ;;		Unchanged: 0/0
   222 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   223 ;;      Params:         0       0       0       0       0
   224 ;;      Locals:         2       0       0       0       0
   225 ;;      Temps:          3       0       0       0       0
   226 ;;      Totals:         5       0       0       0       0
   227 ;;Total ram usage:        5 bytes
   228 ;; This function calls:
   229 ;;		Nothing
   230 ;; This function is called by:
   231 ;;		Startup code after reset
   232 ;; This function uses a non-reentrant model
   233 ;;
   234                           
   235     077D                     _main:	
   236                           ;psect for function _main
   237                           
   238     077D                     l581:	
   239                           ;incstack = 0
   240                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0]
   241                           
   242                           
   243                           ;main.c: 9:     TRISB = 0x00;
   244     077D  1683               	bsf	3,5	;RP0=1, select bank1
   245     077E  1303               	bcf	3,6	;RP1=0, select bank1
   246     077F  0186               	clrf	6	;volatile
   247     0780                     l583:
   248                           
   249                           ;main.c: 10:     TRISC = 0xFF;
   250     0780  30FF               	movlw	255
   251     0781  0087               	movwf	7	;volatile
   252     0782                     l585:
   253                           
   254                           ;main.c: 17:         if (PORTCbits.RC1 == 1 && PORTCbits.RC2 == 1) {
   255     0782  1283               	bcf	3,5	;RP0=0, select bank0
   256     0783  1303               	bcf	3,6	;RP1=0, select bank0
   257     0784  1C87               	btfss	7,1	;volatile
   258     0785  2F87               	goto	u11
   259     0786  2F88               	goto	u10
   260     0787                     u11:
   261     0787  2F91               	goto	l16
   262     0788                     u10:
   263     0788                     l587:
   264     0788  1D07               	btfss	7,2	;volatile
   265     0789  2F8B               	goto	u21
   266     078A  2F8C               	goto	u20
   267     078B                     u21:
   268     078B  2F91               	goto	l16
   269     078C                     u20:
   270     078C                     l589:
   271                           
   272                           ;main.c: 18:             mode = 1;
   273     078C  3001               	movlw	1
   274     078D  00F3               	movwf	main@mode
   275     078E  3000               	movlw	0
   276     078F  00F4               	movwf	main@mode+1
   277                           
   278                           ;main.c: 19:         } else if (PORTCbits.RC1 == 1 || PORTCbits.RC2 == 0) {
   279     0790  2FE6               	goto	l611
   280     0791                     l16:
   281     0791  1887               	btfsc	7,1	;volatile
   282     0792  2F94               	goto	u31
   283     0793  2F95               	goto	u30
   284     0794                     u31:
   285     0794  2F99               	goto	l593
   286     0795                     u30:
   287     0795                     l591:
   288     0795  1907               	btfsc	7,2	;volatile
   289     0796  2F98               	goto	u41
   290     0797  2F99               	goto	u40
   291     0798                     u41:
   292     0798  2F9E               	goto	l18
   293     0799                     u40:
   294     0799                     l593:
   295                           
   296                           ;main.c: 20:             mode = 2;
   297     0799  3002               	movlw	2
   298     079A  00F3               	movwf	main@mode
   299     079B  3000               	movlw	0
   300     079C  00F4               	movwf	main@mode+1
   301                           
   302                           ;main.c: 21:         } else if (PORTCbits.RC1 == 0 && PORTCbits.RC2 == 1) {
   303     079D  2FE6               	goto	l611
   304     079E                     l18:
   305     079E  1887               	btfsc	7,1	;volatile
   306     079F  2FA1               	goto	u51
   307     07A0  2FA2               	goto	u50
   308     07A1                     u51:
   309     07A1  2FAB               	goto	l22
   310     07A2                     u50:
   311     07A2                     l595:
   312     07A2  1D07               	btfss	7,2	;volatile
   313     07A3  2FA5               	goto	u61
   314     07A4  2FA6               	goto	u60
   315     07A5                     u61:
   316     07A5  2FAB               	goto	l22
   317     07A6                     u60:
   318     07A6                     l597:
   319                           
   320                           ;main.c: 22:             mode = 3;
   321     07A6  3003               	movlw	3
   322     07A7  00F3               	movwf	main@mode
   323     07A8  3000               	movlw	0
   324     07A9  00F4               	movwf	main@mode+1
   325                           
   326                           ;main.c: 23:         } else if (!(PORTCbits.RC1 == 1 && PORTCbits.RC2 == 0)) {
   327     07AA  2FE6               	goto	l611
   328     07AB                     l22:
   329     07AB  1C87               	btfss	7,1	;volatile
   330     07AC  2FAE               	goto	u71
   331     07AD  2FAF               	goto	u70
   332     07AE                     u71:
   333     07AE  2FB3               	goto	l601
   334     07AF                     u70:
   335     07AF                     l599:
   336     07AF  1D07               	btfss	7,2	;volatile
   337     07B0  2FB2               	goto	u81
   338     07B1  2FB3               	goto	u80
   339     07B2                     u81:
   340     07B2  2FB8               	goto	l603
   341     07B3                     u80:
   342     07B3                     l601:
   343                           
   344                           ;main.c: 24:             mode = 4;
   345     07B3  3004               	movlw	4
   346     07B4  00F3               	movwf	main@mode
   347     07B5  3000               	movlw	0
   348     07B6  00F4               	movwf	main@mode+1
   349                           
   350                           ;main.c: 25:         } else {
   351     07B7  2FE6               	goto	l611
   352     07B8                     l603:
   353                           
   354                           ;main.c: 26:             mode = 0;
   355     07B8  01F3               	clrf	main@mode
   356     07B9  01F4               	clrf	main@mode+1
   357     07BA  2FE6               	goto	l611
   358     07BB                     l29:	
   359                           ;main.c: 32:             case 1:
   360                           
   361                           
   362                           ;main.c: 33:                 PORTBbits.RB1 = 1;
   363     07BB  1486               	bsf	6,1	;volatile
   364                           
   365                           ;main.c: 34:                 PORTBbits.RB2 = 1;
   366     07BC  1506               	bsf	6,2	;volatile
   367                           
   368                           ;main.c: 35:                 break;
   369     07BD  2F82               	goto	l585
   370     07BE                     l31:	
   371                           ;main.c: 37:             case 2:
   372                           
   373                           
   374                           ;main.c: 38:                 PORTBbits.RB1 = 1;
   375     07BE  1486               	bsf	6,1	;volatile
   376                           
   377                           ;main.c: 39:                 PORTBbits.RB2 = 0;
   378     07BF  1106               	bcf	6,2	;volatile
   379                           
   380                           ;main.c: 40:                 break;
   381     07C0  2F82               	goto	l585
   382     07C1                     l32:	
   383                           ;main.c: 42:             case 3:
   384                           
   385                           
   386                           ;main.c: 43:                 PORTBbits.RB1 = 0;
   387     07C1  1086               	bcf	6,1	;volatile
   388                           
   389                           ;main.c: 44:                 PORTBbits.RB2 = 1;
   390     07C2  1506               	bsf	6,2	;volatile
   391                           
   392                           ;main.c: 45:                 break;
   393     07C3  2F82               	goto	l585
   394     07C4                     l33:	
   395                           ;main.c: 47:             case 4:
   396                           
   397                           
   398                           ;main.c: 48:                 PORTBbits.RB1 = 1;
   399     07C4  1486               	bsf	6,1	;volatile
   400     07C5                     l605:
   401                           
   402                           ;main.c: 49:                 _delay((unsigned long)((1000)*(20000000/4000.0)));
   403     07C5  301A               	movlw	26
   404     07C6  00F2               	movwf	??_main+2
   405     07C7  305E               	movlw	94
   406     07C8  00F1               	movwf	??_main+1
   407     07C9  306E               	movlw	110
   408     07CA  00F0               	movwf	??_main
   409     07CB                     u97:
   410     07CB  0BF0               	decfsz	??_main,f
   411     07CC  2FCB               	goto	u97
   412     07CD  0BF1               	decfsz	??_main+1,f
   413     07CE  2FCB               	goto	u97
   414     07CF  0BF2               	decfsz	??_main+2,f
   415     07D0  2FCB               	goto	u97
   416     07D1  0000               	nop
   417     07D2                     l607:
   418                           
   419                           ;main.c: 50:                 PORTBbits.RB2 = 1;
   420     07D2  1283               	bcf	3,5	;RP0=0, select bank0
   421     07D3  1303               	bcf	3,6	;RP1=0, select bank0
   422     07D4  1506               	bsf	6,2	;volatile
   423                           
   424                           ;main.c: 51:                 _delay((unsigned long)((1000)*(20000000/4000.0)));
   425     07D5  301A               	movlw	26
   426     07D6  00F2               	movwf	??_main+2
   427     07D7  305E               	movlw	94
   428     07D8  00F1               	movwf	??_main+1
   429     07D9  306E               	movlw	110
   430     07DA  00F0               	movwf	??_main
   431     07DB                     u107:
   432     07DB  0BF0               	decfsz	??_main,f
   433     07DC  2FDB               	goto	u107
   434     07DD  0BF1               	decfsz	??_main+1,f
   435     07DE  2FDB               	goto	u107
   436     07DF  0BF2               	decfsz	??_main+2,f
   437     07E0  2FDB               	goto	u107
   438     07E1  0000               	nop
   439                           
   440                           ;main.c: 52:                 break;
   441     07E2  2F82               	goto	l585
   442     07E3                     l34:	
   443                           ;main.c: 54:             default:
   444                           
   445                           
   446                           ;main.c: 55:                 PORTBbits.RB1 = 0;
   447     07E3  1086               	bcf	6,1	;volatile
   448                           
   449                           ;main.c: 56:                 PORTBbits.RB2 = 0;
   450     07E4  1106               	bcf	6,2	;volatile
   451                           
   452                           ;main.c: 57:                 break;
   453     07E5  2F82               	goto	l585
   454     07E6                     l611:
   455                           
   456                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   457                           ; Switch size 1, requested type "simple"
   458                           ; Number of cases is 1, Range of values is 0 to 0
   459                           ; switch strategies available:
   460                           ; Name         Instructions Cycles
   461                           ; simple_byte            4     3 (average)
   462                           ; direct_byte           11     8 (fixed)
   463                           ; jumptable            260     6 (fixed)
   464                           ;	Chosen strategy is simple_byte
   465     07E6  0874               	movf	main@mode+1,w
   466     07E7  3A00               	xorlw	0	; case 0
   467     07E8  1903               	skipnz
   468     07E9  2FEB               	goto	l649
   469     07EA  2FE3               	goto	l34
   470     07EB                     l649:
   471                           
   472                           ; Switch size 1, requested type "simple"
   473                           ; Number of cases is 4, Range of values is 1 to 4
   474                           ; switch strategies available:
   475                           ; Name         Instructions Cycles
   476                           ; simple_byte           13     7 (average)
   477                           ; direct_byte           23    11 (fixed)
   478                           ; jumptable            263     9 (fixed)
   479                           ;	Chosen strategy is simple_byte
   480     07EB  0873               	movf	main@mode,w
   481     07EC  3A01               	xorlw	1	; case 1
   482     07ED  1903               	skipnz
   483     07EE  2FBB               	goto	l29
   484     07EF  3A03               	xorlw	3	; case 2
   485     07F0  1903               	skipnz
   486     07F1  2FBE               	goto	l31
   487     07F2  3A01               	xorlw	1	; case 3
   488     07F3  1903               	skipnz
   489     07F4  2FC1               	goto	l32
   490     07F5  3A07               	xorlw	7	; case 4
   491     07F6  1903               	skipnz
   492     07F7  2FC4               	goto	l33
   493     07F8  2FE3               	goto	l34
   494     07F9  120A  118A  2800   	ljmp	start
   495     07FC                     __end_of_main:
   496     0002                     ___latbits      equ	2
   497     007E                     btemp           set	126	;btemp
   498     007E                     wtemp0          set	126

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0      15
                                              0 COMMON     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      5       5     35.7%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       5      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Jul 01 23:38:06 2025

                     l22 07AB                       l31 07BE                       l32 07C1  
                     l16 0791                       l33 07C4                       l34 07E3  
                     l18 079E                       l29 07BB                       u10 0788  
                     u11 0787                       u20 078C                       u21 078B  
                     u30 0795                       u31 0794                       u40 0799  
                     u41 0798                       u50 07A2                       u51 07A1  
                     u60 07A6                       u61 07A5                       u70 07AF  
                     u71 07AE                       u80 07B3                       u81 07B2  
                     u97 07CB                      l601 07B3                      l603 07B8  
                    l611 07E6                      l605 07C5                      l607 07D2  
                    l581 077D                      l591 0795                      l583 0780  
                    l649 07EB                      l593 0799                      l585 0782  
                    l595 07A2                      l587 0788                      l597 07A6  
                    l589 078C                      l599 07AF                      u107 07DB  
                   _main 077D                     btemp 007E                     start 0000  
                  ?_main 0070                    _TRISB 0086                    _TRISC 0087  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0070  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 077D     end_of_initialization 07FC  
              _PORTBbits 0006                _PORTCbits 0007      start_initialization 07FC  
              ___latbits 0002                 main@mode 0073  
