<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Logikanalyzer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Logikanalyzer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Logikanalyzer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Logikanalyzer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Logikanalyzer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Logikanalyzer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Logikanalyzer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Logikanalyzer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Logikanalyzer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Logikanalyzer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Logikanalyzer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Logikanalyzer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Logikanalyzer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Logikanalyzer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Logikanalyzer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Logikanalyzer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Logikanalyzer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Logikanalyzer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Logikanalyzer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Logikanalyzer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Logikanalyzer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Logikanalyzer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Logikanalyzer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Logikanalyzer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Logikanalyzer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Logikanalyzer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Logikanalyzer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logikanalyzer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logikanalyzer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Logikanalyzer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Logikanalyzer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logikanalyzer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Logikanalyzer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Logikanalyzer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Logikanalyzer_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Logikanalyzer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logikanalyzer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VgaCore_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logikanalyzer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logikanalyzer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logikanalyzer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1372465896" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1372465896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1372465896" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1832146251081422067" xil_pn:start_ts="1372465896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1372465897" xil_pn:in_ck="72361415857572434" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5536969381467283270" xil_pn:start_ts="1372465896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BlockRam.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlockRam.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1372465897" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8492709707533486421" xil_pn:start_ts="1372465897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1372465897" xil_pn:in_ck="2387926723299897089" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057746590583" xil_pn:start_ts="1372465897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1372465897" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1814287931648147728" xil_pn:start_ts="1372465897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373025913" xil_pn:in_ck="8330760560235198497" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-122774065582086300" xil_pn:start_ts="1373025699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Logikanalyzer.lso"/>
      <outfile xil_pn:name="Logikanalyzer.ngc"/>
      <outfile xil_pn:name="Logikanalyzer.ngr"/>
      <outfile xil_pn:name="Logikanalyzer.prj"/>
      <outfile xil_pn:name="Logikanalyzer.stx"/>
      <outfile xil_pn:name="Logikanalyzer.syr"/>
      <outfile xil_pn:name="Logikanalyzer.xst"/>
      <outfile xil_pn:name="Logikanalyzer_vhdl.prj"/>
      <outfile xil_pn:name="Logikanalyzer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1372470192" xil_pn:in_ck="3058271951307338408" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4377659488843418646" xil_pn:start_ts="1372470192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373025932" xil_pn:in_ck="-322117461211925174" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6850396578138686638" xil_pn:start_ts="1373025913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logikanalyzer.bld"/>
      <outfile xil_pn:name="Logikanalyzer.ngd"/>
      <outfile xil_pn:name="Logikanalyzer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1373025948" xil_pn:in_ck="9208445462001064555" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3030931893189890169" xil_pn:start_ts="1373025932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Logikanalyzer.pcf"/>
      <outfile xil_pn:name="Logikanalyzer_map.map"/>
      <outfile xil_pn:name="Logikanalyzer_map.mrp"/>
      <outfile xil_pn:name="Logikanalyzer_map.ncd"/>
      <outfile xil_pn:name="Logikanalyzer_map.ngm"/>
      <outfile xil_pn:name="Logikanalyzer_map.xrpt"/>
      <outfile xil_pn:name="Logikanalyzer_summary.xml"/>
      <outfile xil_pn:name="Logikanalyzer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1373026119" xil_pn:in_ck="3427788308892141988" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1373025948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logikanalyzer.ncd"/>
      <outfile xil_pn:name="Logikanalyzer.pad"/>
      <outfile xil_pn:name="Logikanalyzer.par"/>
      <outfile xil_pn:name="Logikanalyzer.ptwx"/>
      <outfile xil_pn:name="Logikanalyzer.unroutes"/>
      <outfile xil_pn:name="Logikanalyzer.xpi"/>
      <outfile xil_pn:name="Logikanalyzer_pad.csv"/>
      <outfile xil_pn:name="Logikanalyzer_pad.txt"/>
      <outfile xil_pn:name="Logikanalyzer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1373026155" xil_pn:in_ck="3058271951307330783" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1373026119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logikanalyzer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logikanalyzer.bgn"/>
      <outfile xil_pn:name="logikanalyzer.bit"/>
      <outfile xil_pn:name="logikanalyzer.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1373024321" xil_pn:in_ck="-8671794653257604407" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1373024319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1373026119" xil_pn:in_ck="-3514658422757260953" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1373026109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logikanalyzer.twr"/>
      <outfile xil_pn:name="Logikanalyzer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
