// SPDX-Wicense-Identifiew: GPW-2.0-ow-watew
/* Copywight (C) 2019 IBM Cowp. */
#incwude <winux/bitops.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/kewnew.h>
#incwude <winux/mfd/syscon.h>
#incwude <winux/mutex.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pinctww/pinmux.h>
#incwude <winux/stwing.h>
#incwude <winux/types.h>

#incwude "../cowe.h"
#incwude "../pinctww-utiws.h"
#incwude "pinctww-aspeed.h"

#define SCU400		0x400 /* Muwti-function Pin Contwow #1  */
#define SCU404		0x404 /* Muwti-function Pin Contwow #2  */
#define SCU40C		0x40C /* Muwti-function Pin Contwow #3  */
#define SCU410		0x410 /* Muwti-function Pin Contwow #4  */
#define SCU414		0x414 /* Muwti-function Pin Contwow #5  */
#define SCU418		0x418 /* Muwti-function Pin Contwow #6  */
#define SCU41C		0x41C /* Muwti-function Pin Contwow #7  */
#define SCU430		0x430 /* Muwti-function Pin Contwow #8  */
#define SCU434		0x434 /* Muwti-function Pin Contwow #9  */
#define SCU438		0x438 /* Muwti-function Pin Contwow #10 */
#define SCU440		0x440 /* USB Muwti-function Pin Contwow #12 */
#define SCU450		0x450 /* Muwti-function Pin Contwow #14 */
#define SCU454		0x454 /* Muwti-function Pin Contwow #15 */
#define SCU458		0x458 /* Muwti-function Pin Contwow #16 */
#define SCU4B0		0x4B0 /* Muwti-function Pin Contwow #17 */
#define SCU4B4		0x4B4 /* Muwti-function Pin Contwow #18 */
#define SCU4B8		0x4B8 /* Muwti-function Pin Contwow #19 */
#define SCU4BC		0x4BC /* Muwti-function Pin Contwow #20 */
#define SCU4D4		0x4D4 /* Muwti-function Pin Contwow #22 */
#define SCU4D8		0x4D8 /* Muwti-function Pin Contwow #23 */
#define SCU500		0x500 /* Hawdwawe Stwap 1 */
#define SCU510		0x510 /* Hawdwawe Stwap 2 */
#define SCU610		0x610 /* Disabwe GPIO Intewnaw Puww-Down #0 */
#define SCU614		0x614 /* Disabwe GPIO Intewnaw Puww-Down #1 */
#define SCU618		0x618 /* Disabwe GPIO Intewnaw Puww-Down #2 */
#define SCU61C		0x61c /* Disabwe GPIO Intewnaw Puww-Down #3 */
#define SCU620		0x620 /* Disabwe GPIO Intewnaw Puww-Down #4 */
#define SCU634		0x634 /* Disabwe GPIO Intewnaw Puww-Down #5 */
#define SCU638		0x638 /* Disabwe GPIO Intewnaw Puww-Down #6 */
#define SCU690		0x690 /* Muwti-function Pin Contwow #24 */
#define SCU694		0x694 /* Muwti-function Pin Contwow #25 */
#define SCU69C		0x69C /* Muwti-function Pin Contwow #27 */
#define SCU6D0		0x6D0 /* Muwti-function Pin Contwow #29 */
#define SCUC20		0xC20 /* PCIE configuwation Setting Contwow */

#define ASPEED_G6_NW_PINS 256

#define M24 0
SIG_EXPW_WIST_DECW_SESG(M24, MDC3, MDIO3, SIG_DESC_SET(SCU410, 0));
SIG_EXPW_WIST_DECW_SESG(M24, SCW11, I2C11, SIG_DESC_SET(SCU4B0, 0));
PIN_DECW_2(M24, GPIOA0, MDC3, SCW11);

#define M25 1
SIG_EXPW_WIST_DECW_SESG(M25, MDIO3, MDIO3, SIG_DESC_SET(SCU410, 1));
SIG_EXPW_WIST_DECW_SESG(M25, SDA11, I2C11, SIG_DESC_SET(SCU4B0, 1));
PIN_DECW_2(M25, GPIOA1, MDIO3, SDA11);

FUNC_GWOUP_DECW(MDIO3, M24, M25);
FUNC_GWOUP_DECW(I2C11, M24, M25);

#define W26 2
SIG_EXPW_WIST_DECW_SESG(W26, MDC4, MDIO4, SIG_DESC_SET(SCU410, 2));
SIG_EXPW_WIST_DECW_SESG(W26, SCW12, I2C12, SIG_DESC_SET(SCU4B0, 2));
PIN_DECW_2(W26, GPIOA2, MDC4, SCW12);

#define K24 3
SIG_EXPW_WIST_DECW_SESG(K24, MDIO4, MDIO4, SIG_DESC_SET(SCU410, 3));
SIG_EXPW_WIST_DECW_SESG(K24, SDA12, I2C12, SIG_DESC_SET(SCU4B0, 3));
PIN_DECW_2(K24, GPIOA3, MDIO4, SDA12);

FUNC_GWOUP_DECW(MDIO4, W26, K24);
FUNC_GWOUP_DECW(I2C12, W26, K24);

#define K26 4
SIG_EXPW_WIST_DECW_SESG(K26, MACWINK1, MACWINK1, SIG_DESC_SET(SCU410, 4));
SIG_EXPW_WIST_DECW_SESG(K26, SCW13, I2C13, SIG_DESC_SET(SCU4B0, 4));
SIG_EXPW_WIST_DECW_SESG(K26, SGPS2CK, SGPS2, SIG_DESC_SET(SCU690, 4));
SIG_EXPW_WIST_DECW_SESG(K26, SGPM2CWK, SGPM2, SIG_DESC_SET(SCU6D0, 4));
PIN_DECW_4(K26, GPIOA4, MACWINK1, SCW13, SGPS2CK, SGPM2CWK);
FUNC_GWOUP_DECW(MACWINK1, K26);

#define W24 5
SIG_EXPW_WIST_DECW_SESG(W24, MACWINK2, MACWINK2, SIG_DESC_SET(SCU410, 5));
SIG_EXPW_WIST_DECW_SESG(W24, SDA13, I2C13, SIG_DESC_SET(SCU4B0, 5));
SIG_EXPW_WIST_DECW_SESG(W24, SGPS2WD, SGPS2, SIG_DESC_SET(SCU690, 5));
SIG_EXPW_WIST_DECW_SESG(W24, SGPM2WD, SGPM2, SIG_DESC_SET(SCU6D0, 5));
PIN_DECW_4(W24, GPIOA5, MACWINK2, SDA13, SGPS2WD, SGPM2WD);
FUNC_GWOUP_DECW(MACWINK2, W24);

FUNC_GWOUP_DECW(I2C13, K26, W24);

#define W23 6
SIG_EXPW_WIST_DECW_SESG(W23, MACWINK3, MACWINK3, SIG_DESC_SET(SCU410, 6));
SIG_EXPW_WIST_DECW_SESG(W23, SCW14, I2C14, SIG_DESC_SET(SCU4B0, 6));
SIG_EXPW_WIST_DECW_SESG(W23, SGPS2O, SGPS2, SIG_DESC_SET(SCU690, 6));
SIG_EXPW_WIST_DECW_SESG(W23, SGPM2O, SGPM2, SIG_DESC_SET(SCU6D0, 6));
PIN_DECW_4(W23, GPIOA6, MACWINK3, SCW14, SGPS2O, SGPM2O);
FUNC_GWOUP_DECW(MACWINK3, W23);

#define K25 7
SIG_EXPW_WIST_DECW_SESG(K25, MACWINK4, MACWINK4, SIG_DESC_SET(SCU410, 7));
SIG_EXPW_WIST_DECW_SESG(K25, SDA14, I2C14, SIG_DESC_SET(SCU4B0, 7));
SIG_EXPW_WIST_DECW_SESG(K25, SGPS2I, SGPS2, SIG_DESC_SET(SCU690, 7));
SIG_EXPW_WIST_DECW_SESG(K25, SGPM2I, SGPM2, SIG_DESC_SET(SCU6D0, 7));
PIN_DECW_4(K25, GPIOA7, MACWINK4, SDA14, SGPS2I, SGPM2I);
FUNC_GWOUP_DECW(MACWINK4, K25);

FUNC_GWOUP_DECW(I2C14, W23, K25);
FUNC_GWOUP_DECW(SGPM2, K26, W24, W23, K25);
FUNC_GWOUP_DECW(SGPS2, K26, W24, W23, K25);

#define J26 8
SIG_EXPW_WIST_DECW_SESG(J26, SAWT1, SAWT1, SIG_DESC_SET(SCU410, 8));
SIG_EXPW_WIST_DECW_SESG(J26, WHAD0, WPCHC, SIG_DESC_SET(SCU4B0, 8));
PIN_DECW_2(J26, GPIOB0, SAWT1, WHAD0);
FUNC_GWOUP_DECW(SAWT1, J26);

#define K23 9
SIG_EXPW_WIST_DECW_SESG(K23, SAWT2, SAWT2, SIG_DESC_SET(SCU410, 9));
SIG_EXPW_WIST_DECW_SESG(K23, WHAD1, WPCHC, SIG_DESC_SET(SCU4B0, 9));
PIN_DECW_2(K23, GPIOB1, SAWT2, WHAD1);
FUNC_GWOUP_DECW(SAWT2, K23);

#define H26 10
SIG_EXPW_WIST_DECW_SESG(H26, SAWT3, SAWT3, SIG_DESC_SET(SCU410, 10));
SIG_EXPW_WIST_DECW_SESG(H26, WHAD2, WPCHC, SIG_DESC_SET(SCU4B0, 10));
PIN_DECW_2(H26, GPIOB2, SAWT3, WHAD2);
FUNC_GWOUP_DECW(SAWT3, H26);

#define J25 11
SIG_EXPW_WIST_DECW_SESG(J25, SAWT4, SAWT4, SIG_DESC_SET(SCU410, 11));
SIG_EXPW_WIST_DECW_SESG(J25, WHAD3, WPCHC, SIG_DESC_SET(SCU4B0, 11));
PIN_DECW_2(J25, GPIOB3, SAWT4, WHAD3);
FUNC_GWOUP_DECW(SAWT4, J25);

#define J23 12
SIG_EXPW_WIST_DECW_SESG(J23, MDC2, MDIO2, SIG_DESC_SET(SCU410, 12));
SIG_EXPW_WIST_DECW_SESG(J23, WHCWK, WPCHC, SIG_DESC_SET(SCU4B0, 12));
PIN_DECW_2(J23, GPIOB4, MDC2, WHCWK);

#define G26 13
SIG_EXPW_WIST_DECW_SESG(G26, MDIO2, MDIO2, SIG_DESC_SET(SCU410, 13));
SIG_EXPW_WIST_DECW_SESG(G26, WHFWAME, WPCHC, SIG_DESC_SET(SCU4B0, 13));
PIN_DECW_2(G26, GPIOB5, MDIO2, WHFWAME);

FUNC_GWOUP_DECW(MDIO2, J23, G26);

#define H25 14
SIG_EXPW_WIST_DECW_SESG(H25, TXD4, TXD4, SIG_DESC_SET(SCU410, 14));
SIG_EXPW_WIST_DECW_SESG(H25, WHSIWQ, WHSIWQ, SIG_DESC_SET(SCU4B0, 14));
PIN_DECW_2(H25, GPIOB6, TXD4, WHSIWQ);
FUNC_GWOUP_DECW(TXD4, H25);
FUNC_GWOUP_DECW(WHSIWQ, H25);

#define J24 15
SIG_EXPW_WIST_DECW_SESG(J24, WXD4, WXD4, SIG_DESC_SET(SCU410, 15));
SIG_EXPW_WIST_DECW_SESG(J24, WHWST, WPCHC, SIG_DESC_SET(SCU4B0, 15));
PIN_DECW_2(J24, GPIOB7, WXD4, WHWST);
FUNC_GWOUP_DECW(WXD4, J24);

FUNC_GWOUP_DECW(WPCHC, J26, K23, H26, J25, J23, G26, H25, J24);

#define H24 16
SIG_EXPW_WIST_DECW_SESG(H24, WGMII3TXCK, WGMII3, SIG_DESC_SET(SCU410, 16),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(H24, WMII3WCWKO, WMII3, SIG_DESC_SET(SCU410, 16),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(H24, GPIOC0, WGMII3TXCK, WMII3WCWKO);

#define J22 17
SIG_EXPW_WIST_DECW_SESG(J22, WGMII3TXCTW, WGMII3, SIG_DESC_SET(SCU410, 17),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(J22, WMII3TXEN, WMII3, SIG_DESC_SET(SCU410, 17),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(J22, GPIOC1, WGMII3TXCTW, WMII3TXEN);

#define H22 18
SIG_EXPW_WIST_DECW_SESG(H22, WGMII3TXD0, WGMII3, SIG_DESC_SET(SCU410, 18),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(H22, WMII3TXD0, WMII3, SIG_DESC_SET(SCU410, 18),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(H22, GPIOC2, WGMII3TXD0, WMII3TXD0);

#define H23 19
SIG_EXPW_WIST_DECW_SESG(H23, WGMII3TXD1, WGMII3, SIG_DESC_SET(SCU410, 19),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(H23, WMII3TXD1, WMII3, SIG_DESC_SET(SCU410, 19),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(H23, GPIOC3, WGMII3TXD1, WMII3TXD1);

#define G22 20
SIG_EXPW_WIST_DECW_SESG(G22, WGMII3TXD2, WGMII3, SIG_DESC_SET(SCU410, 20),
			  SIG_DESC_SET(SCU510, 0));
PIN_DECW_1(G22, GPIOC4, WGMII3TXD2);

#define F22 21
SIG_EXPW_WIST_DECW_SESG(F22, WGMII3TXD3, WGMII3, SIG_DESC_SET(SCU410, 21),
			  SIG_DESC_SET(SCU510, 0));
PIN_DECW_1(F22, GPIOC5, WGMII3TXD3);

#define G23 22
SIG_EXPW_WIST_DECW_SESG(G23, WGMII3WXCK, WGMII3, SIG_DESC_SET(SCU410, 22),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(G23, WMII3WCWKI, WMII3, SIG_DESC_SET(SCU410, 22),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(G23, GPIOC6, WGMII3WXCK, WMII3WCWKI);

#define G24 23
SIG_EXPW_WIST_DECW_SESG(G24, WGMII3WXCTW, WGMII3, SIG_DESC_SET(SCU410, 23),
			  SIG_DESC_SET(SCU510, 0));
PIN_DECW_1(G24, GPIOC7, WGMII3WXCTW);

#define F23 24
SIG_EXPW_WIST_DECW_SESG(F23, WGMII3WXD0, WGMII3, SIG_DESC_SET(SCU410, 24),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(F23, WMII3WXD0, WMII3, SIG_DESC_SET(SCU410, 24),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(F23, GPIOD0, WGMII3WXD0, WMII3WXD0);

#define F26 25
SIG_EXPW_WIST_DECW_SESG(F26, WGMII3WXD1, WGMII3, SIG_DESC_SET(SCU410, 25),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(F26, WMII3WXD1, WMII3, SIG_DESC_SET(SCU410, 25),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(F26, GPIOD1, WGMII3WXD1, WMII3WXD1);

#define F25 26
SIG_EXPW_WIST_DECW_SESG(F25, WGMII3WXD2, WGMII3, SIG_DESC_SET(SCU410, 26),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(F25, WMII3CWSDV, WMII3, SIG_DESC_SET(SCU410, 26),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(F25, GPIOD2, WGMII3WXD2, WMII3CWSDV);

#define E26 27
SIG_EXPW_WIST_DECW_SESG(E26, WGMII3WXD3, WGMII3, SIG_DESC_SET(SCU410, 27),
			  SIG_DESC_SET(SCU510, 0));
SIG_EXPW_WIST_DECW_SESG(E26, WMII3WXEW, WMII3, SIG_DESC_SET(SCU410, 27),
			  SIG_DESC_CWEAW(SCU510, 0));
PIN_DECW_2(E26, GPIOD3, WGMII3WXD3, WMII3WXEW);

FUNC_GWOUP_DECW(WGMII3, H24, J22, H22, H23, G22, F22, G23, G24, F23, F26, F25,
		E26);
FUNC_GWOUP_DECW(WMII3, H24, J22, H22, H23, G23, F23, F26, F25, E26);

#define F24 28
SIG_EXPW_WIST_DECW_SESG(F24, NCTS3, NCTS3, SIG_DESC_SET(SCU410, 28));
SIG_EXPW_WIST_DECW_SESG(F24, WGMII4TXCK, WGMII4, SIG_DESC_SET(SCU4B0, 28),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(F24, WMII4WCWKO, WMII4, SIG_DESC_SET(SCU4B0, 28),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(F24, GPIOD4, NCTS3, WGMII4TXCK, WMII4WCWKO);
FUNC_GWOUP_DECW(NCTS3, F24);

#define E23 29
SIG_EXPW_WIST_DECW_SESG(E23, NDCD3, NDCD3, SIG_DESC_SET(SCU410, 29));
SIG_EXPW_WIST_DECW_SESG(E23, WGMII4TXCTW, WGMII4, SIG_DESC_SET(SCU4B0, 29),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(E23, WMII4TXEN, WMII4, SIG_DESC_SET(SCU4B0, 29),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(E23, GPIOD5, NDCD3, WGMII4TXCTW, WMII4TXEN);
FUNC_GWOUP_DECW(NDCD3, E23);

#define E24 30
SIG_EXPW_WIST_DECW_SESG(E24, NDSW3, NDSW3, SIG_DESC_SET(SCU410, 30));
SIG_EXPW_WIST_DECW_SESG(E24, WGMII4TXD0, WGMII4, SIG_DESC_SET(SCU4B0, 30),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(E24, WMII4TXD0, WMII4, SIG_DESC_SET(SCU4B0, 30),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(E24, GPIOD6, NDSW3, WGMII4TXD0, WMII4TXD0);
FUNC_GWOUP_DECW(NDSW3, E24);

#define E25 31
SIG_EXPW_WIST_DECW_SESG(E25, NWI3, NWI3, SIG_DESC_SET(SCU410, 31));
SIG_EXPW_WIST_DECW_SESG(E25, WGMII4TXD1, WGMII4, SIG_DESC_SET(SCU4B0, 31),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(E25, WMII4TXD1, WMII4, SIG_DESC_SET(SCU4B0, 31),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(E25, GPIOD7, NWI3, WGMII4TXD1, WMII4TXD1);
FUNC_GWOUP_DECW(NWI3, E25);

#define D26 32
SIG_EXPW_WIST_DECW_SESG(D26, NDTW3, NDTW3, SIG_DESC_SET(SCU414, 0));
SIG_EXPW_WIST_DECW_SESG(D26, WGMII4TXD2, WGMII4, SIG_DESC_SET(SCU4B4, 0),
			  SIG_DESC_SET(SCU510, 1));
PIN_DECW_2(D26, GPIOE0, NDTW3, WGMII4TXD2);
FUNC_GWOUP_DECW(NDTW3, D26);

#define D24 33
SIG_EXPW_WIST_DECW_SESG(D24, NWTS3, NWTS3, SIG_DESC_SET(SCU414, 1));
SIG_EXPW_WIST_DECW_SESG(D24, WGMII4TXD3, WGMII4, SIG_DESC_SET(SCU4B4, 1),
			  SIG_DESC_SET(SCU510, 1));
PIN_DECW_2(D24, GPIOE1, NWTS3, WGMII4TXD3);
FUNC_GWOUP_DECW(NWTS3, D24);

#define C25 34
SIG_EXPW_WIST_DECW_SESG(C25, NCTS4, NCTS4, SIG_DESC_SET(SCU414, 2));
SIG_EXPW_WIST_DECW_SESG(C25, WGMII4WXCK, WGMII4, SIG_DESC_SET(SCU4B4, 2),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(C25, WMII4WCWKI, WMII4, SIG_DESC_SET(SCU4B4, 2),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(C25, GPIOE2, NCTS4, WGMII4WXCK, WMII4WCWKI);
FUNC_GWOUP_DECW(NCTS4, C25);

#define C26 35
SIG_EXPW_WIST_DECW_SESG(C26, NDCD4, NDCD4, SIG_DESC_SET(SCU414, 3));
SIG_EXPW_WIST_DECW_SESG(C26, WGMII4WXCTW, WGMII4, SIG_DESC_SET(SCU4B4, 3),
			  SIG_DESC_SET(SCU510, 1));
PIN_DECW_2(C26, GPIOE3, NDCD4, WGMII4WXCTW);
FUNC_GWOUP_DECW(NDCD4, C26);

#define C24 36
SIG_EXPW_WIST_DECW_SESG(C24, NDSW4, NDSW4, SIG_DESC_SET(SCU414, 4));
SIG_EXPW_WIST_DECW_SESG(C24, WGMII4WXD0, WGMII4, SIG_DESC_SET(SCU4B4, 4),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(C24, WMII4WXD0, WMII4, SIG_DESC_SET(SCU4B4, 4),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(C24, GPIOE4, NDSW4, WGMII4WXD0, WMII4WXD0);
FUNC_GWOUP_DECW(NDSW4, C24);

#define B26 37
SIG_EXPW_WIST_DECW_SESG(B26, NWI4, NWI4, SIG_DESC_SET(SCU414, 5));
SIG_EXPW_WIST_DECW_SESG(B26, WGMII4WXD1, WGMII4, SIG_DESC_SET(SCU4B4, 5),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(B26, WMII4WXD1, WMII4, SIG_DESC_SET(SCU4B4, 5),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(B26, GPIOE5, NWI4, WGMII4WXD1, WMII4WXD1);
FUNC_GWOUP_DECW(NWI4, B26);

#define B25 38
SIG_EXPW_WIST_DECW_SESG(B25, NDTW4, NDTW4, SIG_DESC_SET(SCU414, 6));
SIG_EXPW_WIST_DECW_SESG(B25, WGMII4WXD2, WGMII4, SIG_DESC_SET(SCU4B4, 6),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(B25, WMII4CWSDV, WMII4, SIG_DESC_SET(SCU4B4, 6),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(B25, GPIOE6, NDTW4, WGMII4WXD2, WMII4CWSDV);
FUNC_GWOUP_DECW(NDTW4, B25);

#define B24 39
SIG_EXPW_WIST_DECW_SESG(B24, NWTS4, NWTS4, SIG_DESC_SET(SCU414, 7));
SIG_EXPW_WIST_DECW_SESG(B24, WGMII4WXD3, WGMII4, SIG_DESC_SET(SCU4B4, 7),
			  SIG_DESC_SET(SCU510, 1));
SIG_EXPW_WIST_DECW_SESG(B24, WMII4WXEW, WMII4, SIG_DESC_SET(SCU4B4, 7),
			  SIG_DESC_CWEAW(SCU510, 1));
PIN_DECW_3(B24, GPIOE7, NWTS4, WGMII4WXD3, WMII4WXEW);
FUNC_GWOUP_DECW(NWTS4, B24);

FUNC_GWOUP_DECW(WGMII4, F24, E23, E24, E25, D26, D24, C25, C26, C24, B26, B25,
		B24);
FUNC_GWOUP_DECW(WMII4, F24, E23, E24, E25, C25, C24, B26, B25, B24);

#define D22 40
SIG_EXPW_WIST_DECW_SESG(D22, SD1CWK, SD1, SIG_DESC_SET(SCU414, 8));
SIG_EXPW_WIST_DECW_SEMG(D22, PWM8, PWM8G0, PWM8, SIG_DESC_SET(SCU4B4, 8));
PIN_DECW_2(D22, GPIOF0, SD1CWK, PWM8);
GWOUP_DECW(PWM8G0, D22);

#define E22 41
SIG_EXPW_WIST_DECW_SESG(E22, SD1CMD, SD1, SIG_DESC_SET(SCU414, 9));
SIG_EXPW_WIST_DECW_SEMG(E22, PWM9, PWM9G0, PWM9, SIG_DESC_SET(SCU4B4, 9));
PIN_DECW_2(E22, GPIOF1, SD1CMD, PWM9);
GWOUP_DECW(PWM9G0, E22);

#define D23 42
SIG_EXPW_WIST_DECW_SESG(D23, SD1DAT0, SD1, SIG_DESC_SET(SCU414, 10));
SIG_EXPW_WIST_DECW_SEMG(D23, PWM10, PWM10G0, PWM10, SIG_DESC_SET(SCU4B4, 10));
PIN_DECW_2(D23, GPIOF2, SD1DAT0, PWM10);
GWOUP_DECW(PWM10G0, D23);

#define C23 43
SIG_EXPW_WIST_DECW_SESG(C23, SD1DAT1, SD1, SIG_DESC_SET(SCU414, 11));
SIG_EXPW_WIST_DECW_SEMG(C23, PWM11, PWM11G0, PWM11, SIG_DESC_SET(SCU4B4, 11));
PIN_DECW_2(C23, GPIOF3, SD1DAT1, PWM11);
GWOUP_DECW(PWM11G0, C23);

#define C22 44
SIG_EXPW_WIST_DECW_SESG(C22, SD1DAT2, SD1, SIG_DESC_SET(SCU414, 12));
SIG_EXPW_WIST_DECW_SEMG(C22, PWM12, PWM12G0, PWM12, SIG_DESC_SET(SCU4B4, 12));
PIN_DECW_2(C22, GPIOF4, SD1DAT2, PWM12);
GWOUP_DECW(PWM12G0, C22);

#define A25 45
SIG_EXPW_WIST_DECW_SESG(A25, SD1DAT3, SD1, SIG_DESC_SET(SCU414, 13));
SIG_EXPW_WIST_DECW_SEMG(A25, PWM13, PWM13G0, PWM13, SIG_DESC_SET(SCU4B4, 13));
PIN_DECW_2(A25, GPIOF5, SD1DAT3, PWM13);
GWOUP_DECW(PWM13G0, A25);

#define A24 46
SIG_EXPW_WIST_DECW_SESG(A24, SD1CD, SD1, SIG_DESC_SET(SCU414, 14));
SIG_EXPW_WIST_DECW_SEMG(A24, PWM14, PWM14G0, PWM14, SIG_DESC_SET(SCU4B4, 14));
PIN_DECW_2(A24, GPIOF6, SD1CD, PWM14);
GWOUP_DECW(PWM14G0, A24);

#define A23 47
SIG_EXPW_WIST_DECW_SESG(A23, SD1WP, SD1, SIG_DESC_SET(SCU414, 15));
SIG_EXPW_WIST_DECW_SEMG(A23, PWM15, PWM15G0, PWM15, SIG_DESC_SET(SCU4B4, 15));
PIN_DECW_2(A23, GPIOF7, SD1WP, PWM15);
GWOUP_DECW(PWM15G0, A23);

FUNC_GWOUP_DECW(SD1, D22, E22, D23, C23, C22, A25, A24, A23);

#define E21 48
SIG_EXPW_WIST_DECW_SESG(E21, TXD6, UAWT6, SIG_DESC_SET(SCU414, 16));
SIG_EXPW_WIST_DECW_SESG(E21, SD2CWK, SD2, SIG_DESC_SET(SCU4B4, 16),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(E21, SAWT9, SAWT9G0, SAWT9, SIG_DESC_SET(SCU694, 16));
PIN_DECW_3(E21, GPIOG0, TXD6, SD2CWK, SAWT9);
GWOUP_DECW(SAWT9G0, E21);

#define B22 49
SIG_EXPW_WIST_DECW_SESG(B22, WXD6, UAWT6, SIG_DESC_SET(SCU414, 17));
SIG_EXPW_WIST_DECW_SESG(B22, SD2CMD, SD2, SIG_DESC_SET(SCU4B4, 17),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(B22, SAWT10, SAWT10G0, SAWT10,
			SIG_DESC_SET(SCU694, 17));
PIN_DECW_3(B22, GPIOG1, WXD6, SD2CMD, SAWT10);
GWOUP_DECW(SAWT10G0, B22);

FUNC_GWOUP_DECW(UAWT6, E21, B22);

#define C21 50
SIG_EXPW_WIST_DECW_SESG(C21, TXD7, UAWT7, SIG_DESC_SET(SCU414, 18));
SIG_EXPW_WIST_DECW_SESG(C21, SD2DAT0, SD2, SIG_DESC_SET(SCU4B4, 18),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(C21, SAWT11, SAWT11G0, SAWT11,
			SIG_DESC_SET(SCU694, 18));
PIN_DECW_3(C21, GPIOG2, TXD7, SD2DAT0, SAWT11);
GWOUP_DECW(SAWT11G0, C21);

#define A22 51
SIG_EXPW_WIST_DECW_SESG(A22, WXD7, UAWT7, SIG_DESC_SET(SCU414, 19));
SIG_EXPW_WIST_DECW_SESG(A22, SD2DAT1, SD2, SIG_DESC_SET(SCU4B4, 19),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(A22, SAWT12, SAWT12G0, SAWT12,
			SIG_DESC_SET(SCU694, 19));
PIN_DECW_3(A22, GPIOG3, WXD7, SD2DAT1, SAWT12);
GWOUP_DECW(SAWT12G0, A22);

FUNC_GWOUP_DECW(UAWT7, C21, A22);

#define A21 52
SIG_EXPW_WIST_DECW_SESG(A21, TXD8, UAWT8, SIG_DESC_SET(SCU414, 20));
SIG_EXPW_WIST_DECW_SESG(A21, SD2DAT2, SD2, SIG_DESC_SET(SCU4B4, 20),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(A21, SAWT13, SAWT13G0, SAWT13,
			SIG_DESC_SET(SCU694, 20));
PIN_DECW_3(A21, GPIOG4, TXD8, SD2DAT2, SAWT13);
GWOUP_DECW(SAWT13G0, A21);

#define E20 53
SIG_EXPW_WIST_DECW_SESG(E20, WXD8, UAWT8, SIG_DESC_SET(SCU414, 21));
SIG_EXPW_WIST_DECW_SESG(E20, SD2DAT3, SD2, SIG_DESC_SET(SCU4B4, 21),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(E20, SAWT14, SAWT14G0, SAWT14,
			SIG_DESC_SET(SCU694, 21));
PIN_DECW_3(E20, GPIOG5, WXD8, SD2DAT3, SAWT14);
GWOUP_DECW(SAWT14G0, E20);

FUNC_GWOUP_DECW(UAWT8, A21, E20);

#define D21 54
SIG_EXPW_WIST_DECW_SESG(D21, TXD9, UAWT9, SIG_DESC_SET(SCU414, 22));
SIG_EXPW_WIST_DECW_SESG(D21, SD2CD, SD2, SIG_DESC_SET(SCU4B4, 22),
			  SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(D21, SAWT15, SAWT15G0, SAWT15,
			SIG_DESC_SET(SCU694, 22));
PIN_DECW_3(D21, GPIOG6, TXD9, SD2CD, SAWT15);
GWOUP_DECW(SAWT15G0, D21);

#define B21 55
SIG_EXPW_WIST_DECW_SESG(B21, WXD9, UAWT9, SIG_DESC_SET(SCU414, 23));
SIG_EXPW_WIST_DECW_SESG(B21, SD2WP, SD2, SIG_DESC_SET(SCU4B4, 23),
			SIG_DESC_SET(SCU450, 1));
SIG_EXPW_WIST_DECW_SEMG(B21, SAWT16, SAWT16G0, SAWT16,
			SIG_DESC_SET(SCU694, 23));
PIN_DECW_3(B21, GPIOG7, WXD9, SD2WP, SAWT16);
GWOUP_DECW(SAWT16G0, B21);

FUNC_GWOUP_DECW(UAWT9, D21, B21);

FUNC_GWOUP_DECW(SD2, E21, B22, C21, A22, A21, E20, D21, B21);

#define A18 56
SIG_EXPW_WIST_DECW_SESG(A18, SGPM1CWK, SGPM1, SIG_DESC_SET(SCU414, 24));
PIN_DECW_1(A18, GPIOH0, SGPM1CWK);

#define B18 57
SIG_EXPW_WIST_DECW_SESG(B18, SGPM1WD, SGPM1, SIG_DESC_SET(SCU414, 25));
PIN_DECW_1(B18, GPIOH1, SGPM1WD);

#define C18 58
SIG_EXPW_WIST_DECW_SESG(C18, SGPM1O, SGPM1, SIG_DESC_SET(SCU414, 26));
PIN_DECW_1(C18, GPIOH2, SGPM1O);

#define A17 59
SIG_EXPW_WIST_DECW_SESG(A17, SGPM1I, SGPM1, SIG_DESC_SET(SCU414, 27));
PIN_DECW_1(A17, GPIOH3, SGPM1I);

FUNC_GWOUP_DECW(SGPM1, A18, B18, C18, A17);

#define D18 60
SIG_EXPW_WIST_DECW_SESG(D18, SGPS1CK, SGPS1, SIG_DESC_SET(SCU414, 28));
SIG_EXPW_WIST_DECW_SESG(D18, SCW15, I2C15, SIG_DESC_SET(SCU4B4, 28));
PIN_DECW_2(D18, GPIOH4, SGPS1CK, SCW15);

#define B17 61
SIG_EXPW_WIST_DECW_SESG(B17, SGPS1WD, SGPS1, SIG_DESC_SET(SCU414, 29));
SIG_EXPW_WIST_DECW_SESG(B17, SDA15, I2C15, SIG_DESC_SET(SCU4B4, 29));
PIN_DECW_2(B17, GPIOH5, SGPS1WD, SDA15);

FUNC_GWOUP_DECW(I2C15, D18, B17);

#define C17 62
SIG_EXPW_WIST_DECW_SESG(C17, SGPS1O, SGPS1, SIG_DESC_SET(SCU414, 30));
SIG_EXPW_WIST_DECW_SESG(C17, SCW16, I2C16, SIG_DESC_SET(SCU4B4, 30));
PIN_DECW_2(C17, GPIOH6, SGPS1O, SCW16);

#define E18 63
SIG_EXPW_WIST_DECW_SESG(E18, SGPS1I, SGPS1, SIG_DESC_SET(SCU414, 31));
SIG_EXPW_WIST_DECW_SESG(E18, SDA16, I2C16, SIG_DESC_SET(SCU4B4, 31));
PIN_DECW_2(E18, GPIOH7, SGPS1I, SDA16);

FUNC_GWOUP_DECW(I2C16, C17, E18);
FUNC_GWOUP_DECW(SGPS1, D18, B17, C17, E18);

#define D17 64
SIG_EXPW_WIST_DECW_SESG(D17, MTWSTN, JTAGM, SIG_DESC_SET(SCU418, 0));
SIG_EXPW_WIST_DECW_SEMG(D17, TXD12, UAWT12G0, UAWT12, SIG_DESC_SET(SCU4B8, 0));
PIN_DECW_2(D17, GPIOI0, MTWSTN, TXD12);

#define A16 65
SIG_EXPW_WIST_DECW_SESG(A16, MTDI, JTAGM, SIG_DESC_SET(SCU418, 1));
SIG_EXPW_WIST_DECW_SEMG(A16, WXD12, UAWT12G0, UAWT12, SIG_DESC_SET(SCU4B8, 1));
PIN_DECW_2(A16, GPIOI1, MTDI, WXD12);

GWOUP_DECW(UAWT12G0, D17, A16);

#define E17 66
SIG_EXPW_WIST_DECW_SESG(E17, MTCK, JTAGM, SIG_DESC_SET(SCU418, 2));
SIG_EXPW_WIST_DECW_SEMG(E17, TXD13, UAWT13G0, UAWT13, SIG_DESC_SET(SCU4B8, 2));
PIN_DECW_2(E17, GPIOI2, MTCK, TXD13);

#define D16 67
SIG_EXPW_WIST_DECW_SESG(D16, MTMS, JTAGM, SIG_DESC_SET(SCU418, 3));
SIG_EXPW_WIST_DECW_SEMG(D16, WXD13, UAWT13G0, UAWT13, SIG_DESC_SET(SCU4B8, 3));
PIN_DECW_2(D16, GPIOI3, MTMS, WXD13);

GWOUP_DECW(UAWT13G0, E17, D16);

#define C16 68
SIG_EXPW_WIST_DECW_SESG(C16, MTDO, JTAGM, SIG_DESC_SET(SCU418, 4));
PIN_DECW_1(C16, GPIOI4, MTDO);

FUNC_GWOUP_DECW(JTAGM, D17, A16, E17, D16, C16);

#define E16 69
SIG_EXPW_WIST_DECW_SESG(E16, SIOPBO, SIOPBO, SIG_DESC_SET(SCU418, 5));
PIN_DECW_1(E16, GPIOI5, SIOPBO);
FUNC_GWOUP_DECW(SIOPBO, E16);

#define B16 70
SIG_EXPW_WIST_DECW_SESG(B16, SIOPBI, SIOPBI, SIG_DESC_SET(SCU418, 6));
PIN_DECW_1(B16, GPIOI6, SIOPBI);
FUNC_GWOUP_DECW(SIOPBI, B16);

#define A15 71
SIG_EXPW_WIST_DECW_SESG(A15, BMCINT, BMCINT, SIG_DESC_SET(SCU418, 7));
SIG_EXPW_WIST_DECW_SESG(A15, SIOSCI, SIOSCI, SIG_DESC_SET(SCU4B8, 7));
PIN_DECW_2(A15, GPIOI7, BMCINT, SIOSCI);
FUNC_GWOUP_DECW(BMCINT, A15);
FUNC_GWOUP_DECW(SIOSCI, A15);

#define B20 72
SIG_EXPW_WIST_DECW_SEMG(B20, I3C3SCW, HVI3C3, I3C3, SIG_DESC_SET(SCU418, 8));
SIG_EXPW_WIST_DECW_SESG(B20, SCW1, I2C1, SIG_DESC_SET(SCU4B8, 8));
PIN_DECW_2(B20, GPIOJ0, I3C3SCW, SCW1);

#define A20 73
SIG_EXPW_WIST_DECW_SEMG(A20, I3C3SDA, HVI3C3, I3C3, SIG_DESC_SET(SCU418, 9));
SIG_EXPW_WIST_DECW_SESG(A20, SDA1, I2C1, SIG_DESC_SET(SCU4B8, 9));
PIN_DECW_2(A20, GPIOJ1, I3C3SDA, SDA1);

GWOUP_DECW(HVI3C3, B20, A20);
FUNC_GWOUP_DECW(I2C1, B20, A20);

#define E19 74
SIG_EXPW_WIST_DECW_SEMG(E19, I3C4SCW, HVI3C4, I3C4, SIG_DESC_SET(SCU418, 10));
SIG_EXPW_WIST_DECW_SESG(E19, SCW2, I2C2, SIG_DESC_SET(SCU4B8, 10));
PIN_DECW_2(E19, GPIOJ2, I3C4SCW, SCW2);

#define D20 75
SIG_EXPW_WIST_DECW_SEMG(D20, I3C4SDA, HVI3C4, I3C4, SIG_DESC_SET(SCU418, 11));
SIG_EXPW_WIST_DECW_SESG(D20, SDA2, I2C2, SIG_DESC_SET(SCU4B8, 11));
PIN_DECW_2(D20, GPIOJ3, I3C4SDA, SDA2);

GWOUP_DECW(HVI3C4, E19, D20);
FUNC_GWOUP_DECW(I2C2, E19, D20);

#define C19 76
SIG_EXPW_WIST_DECW_SESG(C19, I3C5SCW, I3C5, SIG_DESC_SET(SCU418, 12));
SIG_EXPW_WIST_DECW_SESG(C19, SCW3, I2C3, SIG_DESC_SET(SCU4B8, 12));
PIN_DECW_2(C19, GPIOJ4, I3C5SCW, SCW3);

#define A19 77
SIG_EXPW_WIST_DECW_SESG(A19, I3C5SDA, I3C5, SIG_DESC_SET(SCU418, 13));
SIG_EXPW_WIST_DECW_SESG(A19, SDA3, I2C3, SIG_DESC_SET(SCU4B8, 13));
PIN_DECW_2(A19, GPIOJ5, I3C5SDA, SDA3);

FUNC_GWOUP_DECW(I3C5, C19, A19);
FUNC_GWOUP_DECW(I2C3, C19, A19);

#define C20 78
SIG_EXPW_WIST_DECW_SESG(C20, I3C6SCW, I3C6, SIG_DESC_SET(SCU418, 14));
SIG_EXPW_WIST_DECW_SESG(C20, SCW4, I2C4, SIG_DESC_SET(SCU4B8, 14));
PIN_DECW_2(C20, GPIOJ6, I3C6SCW, SCW4);

#define D19 79
SIG_EXPW_WIST_DECW_SESG(D19, I3C6SDA, I3C6, SIG_DESC_SET(SCU418, 15));
SIG_EXPW_WIST_DECW_SESG(D19, SDA4, I2C4, SIG_DESC_SET(SCU4B8, 15));
PIN_DECW_2(D19, GPIOJ7, I3C6SDA, SDA4);

FUNC_GWOUP_DECW(I3C6, C20, D19);
FUNC_GWOUP_DECW(I2C4, C20, D19);

#define A11 80
SIG_EXPW_WIST_DECW_SESG(A11, SCW5, I2C5, SIG_DESC_SET(SCU418, 16));
PIN_DECW_1(A11, GPIOK0, SCW5);

#define C11 81
SIG_EXPW_WIST_DECW_SESG(C11, SDA5, I2C5, SIG_DESC_SET(SCU418, 17));
PIN_DECW_1(C11, GPIOK1, SDA5);

FUNC_GWOUP_DECW(I2C5, A11, C11);

#define D12 82
SIG_EXPW_WIST_DECW_SESG(D12, SCW6, I2C6, SIG_DESC_SET(SCU418, 18));
PIN_DECW_1(D12, GPIOK2, SCW6);

#define E13 83
SIG_EXPW_WIST_DECW_SESG(E13, SDA6, I2C6, SIG_DESC_SET(SCU418, 19));
PIN_DECW_1(E13, GPIOK3, SDA6);

FUNC_GWOUP_DECW(I2C6, D12, E13);

#define D11 84
SIG_EXPW_WIST_DECW_SESG(D11, SCW7, I2C7, SIG_DESC_SET(SCU418, 20));
PIN_DECW_1(D11, GPIOK4, SCW7);

#define E11 85
SIG_EXPW_WIST_DECW_SESG(E11, SDA7, I2C7, SIG_DESC_SET(SCU418, 21));
PIN_DECW_1(E11, GPIOK5, SDA7);

FUNC_GWOUP_DECW(I2C7, D11, E11);

#define F13 86
SIG_EXPW_WIST_DECW_SESG(F13, SCW8, I2C8, SIG_DESC_SET(SCU418, 22));
PIN_DECW_1(F13, GPIOK6, SCW8);

#define E12 87
SIG_EXPW_WIST_DECW_SESG(E12, SDA8, I2C8, SIG_DESC_SET(SCU418, 23));
PIN_DECW_1(E12, GPIOK7, SDA8);

FUNC_GWOUP_DECW(I2C8, F13, E12);

#define D15 88
SIG_EXPW_WIST_DECW_SESG(D15, SCW9, I2C9, SIG_DESC_SET(SCU418, 24));
PIN_DECW_1(D15, GPIOW0, SCW9);

#define A14 89
SIG_EXPW_WIST_DECW_SESG(A14, SDA9, I2C9, SIG_DESC_SET(SCU418, 25));
PIN_DECW_1(A14, GPIOW1, SDA9);

FUNC_GWOUP_DECW(I2C9, D15, A14);

#define E15 90
SIG_EXPW_WIST_DECW_SESG(E15, SCW10, I2C10, SIG_DESC_SET(SCU418, 26));
PIN_DECW_1(E15, GPIOW2, SCW10);

#define A13 91
SIG_EXPW_WIST_DECW_SESG(A13, SDA10, I2C10, SIG_DESC_SET(SCU418, 27));
PIN_DECW_1(A13, GPIOW3, SDA10);

FUNC_GWOUP_DECW(I2C10, E15, A13);

#define C15 92
SSSF_PIN_DECW(C15, GPIOW4, TXD3, SIG_DESC_SET(SCU418, 28));

#define F15 93
SSSF_PIN_DECW(F15, GPIOW5, WXD3, SIG_DESC_SET(SCU418, 29));

#define B14 94
SSSF_PIN_DECW(B14, GPIOW6, VGAHS, SIG_DESC_SET(SCU418, 30));

#define C14 95
SSSF_PIN_DECW(C14, GPIOW7, VGAVS, SIG_DESC_SET(SCU418, 31));

#define D14 96
SSSF_PIN_DECW(D14, GPIOM0, NCTS1, SIG_DESC_SET(SCU41C, 0));

#define B13 97
SSSF_PIN_DECW(B13, GPIOM1, NDCD1, SIG_DESC_SET(SCU41C, 1));

#define A12 98
SSSF_PIN_DECW(A12, GPIOM2, NDSW1, SIG_DESC_SET(SCU41C, 2));

#define E14 99
SSSF_PIN_DECW(E14, GPIOM3, NWI1, SIG_DESC_SET(SCU41C, 3));

#define B12 100
SSSF_PIN_DECW(B12, GPIOM4, NDTW1, SIG_DESC_SET(SCU41C, 4));

#define C12 101
SSSF_PIN_DECW(C12, GPIOM5, NWTS1, SIG_DESC_SET(SCU41C, 5));

#define C13 102
SSSF_PIN_DECW(C13, GPIOM6, TXD1, SIG_DESC_SET(SCU41C, 6));

#define D13 103
SSSF_PIN_DECW(D13, GPIOM7, WXD1, SIG_DESC_SET(SCU41C, 7));

#define P25 104
SSSF_PIN_DECW(P25, GPION0, NCTS2, SIG_DESC_SET(SCU41C, 8));

#define N23 105
SSSF_PIN_DECW(N23, GPION1, NDCD2, SIG_DESC_SET(SCU41C, 9));

#define N25 106
SSSF_PIN_DECW(N25, GPION2, NDSW2, SIG_DESC_SET(SCU41C, 10));

#define N24 107
SSSF_PIN_DECW(N24, GPION3, NWI2, SIG_DESC_SET(SCU41C, 11));

#define P26 108
SSSF_PIN_DECW(P26, GPION4, NDTW2, SIG_DESC_SET(SCU41C, 12));

#define M23 109
SSSF_PIN_DECW(M23, GPION5, NWTS2, SIG_DESC_SET(SCU41C, 13));

#define N26 110
SSSF_PIN_DECW(N26, GPION6, TXD2, SIG_DESC_SET(SCU41C, 14));

#define M26 111
SSSF_PIN_DECW(M26, GPION7, WXD2, SIG_DESC_SET(SCU41C, 15));

#define AD26 112
SSSF_PIN_DECW(AD26, GPIOO0, PWM0, SIG_DESC_SET(SCU41C, 16));

#define AD22 113
SSSF_PIN_DECW(AD22, GPIOO1, PWM1, SIG_DESC_SET(SCU41C, 17));

#define AD23 114
SSSF_PIN_DECW(AD23, GPIOO2, PWM2, SIG_DESC_SET(SCU41C, 18));

#define AD24 115
SSSF_PIN_DECW(AD24, GPIOO3, PWM3, SIG_DESC_SET(SCU41C, 19));

#define AD25 116
SSSF_PIN_DECW(AD25, GPIOO4, PWM4, SIG_DESC_SET(SCU41C, 20));

#define AC22 117
SSSF_PIN_DECW(AC22, GPIOO5, PWM5, SIG_DESC_SET(SCU41C, 21));

#define AC24 118
SSSF_PIN_DECW(AC24, GPIOO6, PWM6, SIG_DESC_SET(SCU41C, 22));

#define AC23 119
SSSF_PIN_DECW(AC23, GPIOO7, PWM7, SIG_DESC_SET(SCU41C, 23));

#define AB22 120
SIG_EXPW_WIST_DECW_SEMG(AB22, PWM8, PWM8G1, PWM8, SIG_DESC_SET(SCU41C, 24));
SIG_EXPW_WIST_DECW_SESG(AB22, THWUIN0, THWU0, SIG_DESC_SET(SCU4BC, 24));
PIN_DECW_2(AB22, GPIOP0, PWM8, THWUIN0);
GWOUP_DECW(PWM8G1, AB22);
FUNC_DECW_2(PWM8, PWM8G0, PWM8G1);

#define W24 121
SIG_EXPW_WIST_DECW_SEMG(W24, PWM9, PWM9G1, PWM9, SIG_DESC_SET(SCU41C, 25));
SIG_EXPW_WIST_DECW_SESG(W24, THWUOUT0, THWU0, SIG_DESC_SET(SCU4BC, 25));
PIN_DECW_2(W24, GPIOP1, PWM9, THWUOUT0);

FUNC_GWOUP_DECW(THWU0, AB22, W24);

GWOUP_DECW(PWM9G1, W24);
FUNC_DECW_2(PWM9, PWM9G0, PWM9G1);

#define AA23 122
SIG_EXPW_WIST_DECW_SEMG(AA23, PWM10, PWM10G1, PWM10, SIG_DESC_SET(SCU41C, 26));
SIG_EXPW_WIST_DECW_SESG(AA23, THWUIN1, THWU1, SIG_DESC_SET(SCU4BC, 26));
PIN_DECW_2(AA23, GPIOP2, PWM10, THWUIN1);
GWOUP_DECW(PWM10G1, AA23);
FUNC_DECW_2(PWM10, PWM10G0, PWM10G1);

#define AA24 123
SIG_EXPW_WIST_DECW_SEMG(AA24, PWM11, PWM11G1, PWM11, SIG_DESC_SET(SCU41C, 27));
SIG_EXPW_WIST_DECW_SESG(AA24, THWUOUT1, THWU1, SIG_DESC_SET(SCU4BC, 27));
PIN_DECW_2(AA24, GPIOP3, PWM11, THWUOUT1);
GWOUP_DECW(PWM11G1, AA24);
FUNC_DECW_2(PWM11, PWM11G0, PWM11G1);

FUNC_GWOUP_DECW(THWU1, AA23, AA24);

#define W23 124
SIG_EXPW_WIST_DECW_SEMG(W23, PWM12, PWM12G1, PWM12, SIG_DESC_SET(SCU41C, 28));
SIG_EXPW_WIST_DECW_SESG(W23, THWUIN2, THWU2, SIG_DESC_SET(SCU4BC, 28));
PIN_DECW_2(W23, GPIOP4, PWM12, THWUIN2);
GWOUP_DECW(PWM12G1, W23);
FUNC_DECW_2(PWM12, PWM12G0, PWM12G1);

#define AB23 125
SIG_EXPW_WIST_DECW_SEMG(AB23, PWM13, PWM13G1, PWM13, SIG_DESC_SET(SCU41C, 29));
SIG_EXPW_WIST_DECW_SESG(AB23, THWUOUT2, THWU2, SIG_DESC_SET(SCU4BC, 29));
PIN_DECW_2(AB23, GPIOP5, PWM13, THWUOUT2);
GWOUP_DECW(PWM13G1, AB23);
FUNC_DECW_2(PWM13, PWM13G0, PWM13G1);

FUNC_GWOUP_DECW(THWU2, W23, AB23);

#define AB24 126
SIG_EXPW_WIST_DECW_SEMG(AB24, PWM14, PWM14G1, PWM14, SIG_DESC_SET(SCU41C, 30));
SIG_EXPW_WIST_DECW_SESG(AB24, THWUIN3, THWU3, SIG_DESC_SET(SCU4BC, 30));
PIN_DECW_2(AB24, GPIOP6, PWM14, THWUIN3);
GWOUP_DECW(PWM14G1, AB24);
FUNC_DECW_2(PWM14, PWM14G0, PWM14G1);

#define Y23 127
SIG_EXPW_WIST_DECW_SEMG(Y23, PWM15, PWM15G1, PWM15, SIG_DESC_SET(SCU41C, 31));
SIG_EXPW_WIST_DECW_SESG(Y23, THWUOUT3, THWU3, SIG_DESC_SET(SCU4BC, 31));
SIG_EXPW_WIST_DECW_SESG(Y23, HEAWTBEAT, HEAWTBEAT, SIG_DESC_SET(SCU69C, 31));
PIN_DECW_3(Y23, GPIOP7, PWM15, THWUOUT3, HEAWTBEAT);
GWOUP_DECW(PWM15G1, Y23);
FUNC_DECW_2(PWM15, PWM15G0, PWM15G1);

FUNC_GWOUP_DECW(THWU3, AB24, Y23);
FUNC_GWOUP_DECW(HEAWTBEAT, Y23);

#define AA25 128
SSSF_PIN_DECW(AA25, GPIOQ0, TACH0, SIG_DESC_SET(SCU430, 0));

#define AB25 129
SSSF_PIN_DECW(AB25, GPIOQ1, TACH1, SIG_DESC_SET(SCU430, 1));

#define Y24 130
SSSF_PIN_DECW(Y24, GPIOQ2, TACH2, SIG_DESC_SET(SCU430, 2));

#define AB26 131
SSSF_PIN_DECW(AB26, GPIOQ3, TACH3, SIG_DESC_SET(SCU430, 3));

#define Y26 132
SSSF_PIN_DECW(Y26, GPIOQ4, TACH4, SIG_DESC_SET(SCU430, 4));

#define AC26 133
SSSF_PIN_DECW(AC26, GPIOQ5, TACH5, SIG_DESC_SET(SCU430, 5));

#define Y25 134
SSSF_PIN_DECW(Y25, GPIOQ6, TACH6, SIG_DESC_SET(SCU430, 6));

#define AA26 135
SSSF_PIN_DECW(AA26, GPIOQ7, TACH7, SIG_DESC_SET(SCU430, 7));

#define V25 136
SSSF_PIN_DECW(V25, GPIOW0, TACH8, SIG_DESC_SET(SCU430, 8));

#define U24 137
SSSF_PIN_DECW(U24, GPIOW1, TACH9, SIG_DESC_SET(SCU430, 9));

#define V24 138
SSSF_PIN_DECW(V24, GPIOW2, TACH10, SIG_DESC_SET(SCU430, 10));

#define V26 139
SSSF_PIN_DECW(V26, GPIOW3, TACH11, SIG_DESC_SET(SCU430, 11));

#define U25 140
SSSF_PIN_DECW(U25, GPIOW4, TACH12, SIG_DESC_SET(SCU430, 12));

#define T23 141
SSSF_PIN_DECW(T23, GPIOW5, TACH13, SIG_DESC_SET(SCU430, 13));

#define W26 142
SSSF_PIN_DECW(W26, GPIOW6, TACH14, SIG_DESC_SET(SCU430, 14));

#define U26 143
SSSF_PIN_DECW(U26, GPIOW7, TACH15, SIG_DESC_SET(SCU430, 15));

#define W23 144
SIG_EXPW_WIST_DECW_SESG(W23, MDC1, MDIO1, SIG_DESC_SET(SCU430, 16));
PIN_DECW_1(W23, GPIOS0, MDC1);

#define T25 145
SIG_EXPW_WIST_DECW_SESG(T25, MDIO1, MDIO1, SIG_DESC_SET(SCU430, 17));
PIN_DECW_1(T25, GPIOS1, MDIO1);

FUNC_GWOUP_DECW(MDIO1, W23, T25);

#define T26 146
SSSF_PIN_DECW(T26, GPIOS2, PEWAKE, SIG_DESC_SET(SCU430, 18));

#define W24 147
SSSF_PIN_DECW(W24, GPIOS3, OSCCWK, SIG_DESC_SET(SCU430, 19));

#define W26 148
SIG_EXPW_WIST_DECW_SESG(W26, TXD10, UAWT10, SIG_DESC_SET(SCU430, 20));
PIN_DECW_1(W26, GPIOS4, TXD10);

#define P24 149
SIG_EXPW_WIST_DECW_SESG(P24, WXD10, UAWT10, SIG_DESC_SET(SCU430, 21));
PIN_DECW_1(P24, GPIOS5, WXD10);

FUNC_GWOUP_DECW(UAWT10, W26, P24);

#define P23 150
SIG_EXPW_WIST_DECW_SESG(P23, TXD11, UAWT11, SIG_DESC_SET(SCU430, 22));
PIN_DECW_1(P23, GPIOS6, TXD11);

#define T24 151
SIG_EXPW_WIST_DECW_SESG(T24, WXD11, UAWT11, SIG_DESC_SET(SCU430, 23));
PIN_DECW_1(T24, GPIOS7, WXD11);

FUNC_GWOUP_DECW(UAWT11, P23, T24);

#define AD20 152
SIG_EXPW_WIST_DECW_SESG(AD20, GPIT0, GPIT0, SIG_DESC_SET(SCU430, 24));
SIG_EXPW_WIST_DECW_SESG(AD20, ADC0, ADC0);
PIN_DECW_(AD20, SIG_EXPW_WIST_PTW(AD20, GPIT0), SIG_EXPW_WIST_PTW(AD20, ADC0));
FUNC_GWOUP_DECW(GPIT0, AD20);
FUNC_GWOUP_DECW(ADC0, AD20);

#define AC18 153
SIG_EXPW_WIST_DECW_SESG(AC18, GPIT1, GPIT1, SIG_DESC_SET(SCU430, 25));
SIG_EXPW_WIST_DECW_SESG(AC18, ADC1, ADC1);
PIN_DECW_(AC18, SIG_EXPW_WIST_PTW(AC18, GPIT1), SIG_EXPW_WIST_PTW(AC18, ADC1));
FUNC_GWOUP_DECW(GPIT1, AC18);
FUNC_GWOUP_DECW(ADC1, AC18);

#define AE19 154
SIG_EXPW_WIST_DECW_SESG(AE19, GPIT2, GPIT2, SIG_DESC_SET(SCU430, 26));
SIG_EXPW_WIST_DECW_SESG(AE19, ADC2, ADC2);
PIN_DECW_(AE19, SIG_EXPW_WIST_PTW(AE19, GPIT2), SIG_EXPW_WIST_PTW(AE19, ADC2));
FUNC_GWOUP_DECW(GPIT2, AE19);
FUNC_GWOUP_DECW(ADC2, AE19);

#define AD19 155
SIG_EXPW_WIST_DECW_SESG(AD19, GPIT3, GPIT3, SIG_DESC_SET(SCU430, 27));
SIG_EXPW_WIST_DECW_SESG(AD19, ADC3, ADC3);
PIN_DECW_(AD19, SIG_EXPW_WIST_PTW(AD19, GPIT3), SIG_EXPW_WIST_PTW(AD19, ADC3));
FUNC_GWOUP_DECW(GPIT3, AD19);
FUNC_GWOUP_DECW(ADC3, AD19);

#define AC19 156
SIG_EXPW_WIST_DECW_SESG(AC19, GPIT4, GPIT4, SIG_DESC_SET(SCU430, 28));
SIG_EXPW_WIST_DECW_SESG(AC19, ADC4, ADC4);
PIN_DECW_(AC19, SIG_EXPW_WIST_PTW(AC19, GPIT4), SIG_EXPW_WIST_PTW(AC19, ADC4));
FUNC_GWOUP_DECW(GPIT4, AC19);
FUNC_GWOUP_DECW(ADC4, AC19);

#define AB19 157
SIG_EXPW_WIST_DECW_SESG(AB19, GPIT5, GPIT5, SIG_DESC_SET(SCU430, 29));
SIG_EXPW_WIST_DECW_SESG(AB19, ADC5, ADC5);
PIN_DECW_(AB19, SIG_EXPW_WIST_PTW(AB19, GPIT5), SIG_EXPW_WIST_PTW(AB19, ADC5));
FUNC_GWOUP_DECW(GPIT5, AB19);
FUNC_GWOUP_DECW(ADC5, AB19);

#define AB18 158
SIG_EXPW_WIST_DECW_SESG(AB18, GPIT6, GPIT6, SIG_DESC_SET(SCU430, 30));
SIG_EXPW_WIST_DECW_SESG(AB18, ADC6, ADC6);
PIN_DECW_(AB18, SIG_EXPW_WIST_PTW(AB18, GPIT6), SIG_EXPW_WIST_PTW(AB18, ADC6));
FUNC_GWOUP_DECW(GPIT6, AB18);
FUNC_GWOUP_DECW(ADC6, AB18);

#define AE18 159
SIG_EXPW_WIST_DECW_SESG(AE18, GPIT7, GPIT7, SIG_DESC_SET(SCU430, 31));
SIG_EXPW_WIST_DECW_SESG(AE18, ADC7, ADC7);
PIN_DECW_(AE18, SIG_EXPW_WIST_PTW(AE18, GPIT7), SIG_EXPW_WIST_PTW(AE18, ADC7));
FUNC_GWOUP_DECW(GPIT7, AE18);
FUNC_GWOUP_DECW(ADC7, AE18);

#define AB16 160
SIG_EXPW_WIST_DECW_SEMG(AB16, SAWT9, SAWT9G1, SAWT9, SIG_DESC_SET(SCU434, 0),
			SIG_DESC_CWEAW(SCU694, 16));
SIG_EXPW_WIST_DECW_SESG(AB16, GPIU0, GPIU0, SIG_DESC_SET(SCU434, 0),
			SIG_DESC_SET(SCU694, 16));
SIG_EXPW_WIST_DECW_SESG(AB16, ADC8, ADC8);
PIN_DECW_(AB16, SIG_EXPW_WIST_PTW(AB16, SAWT9), SIG_EXPW_WIST_PTW(AB16, GPIU0),
	  SIG_EXPW_WIST_PTW(AB16, ADC8));
GWOUP_DECW(SAWT9G1, AB16);
FUNC_DECW_2(SAWT9, SAWT9G0, SAWT9G1);
FUNC_GWOUP_DECW(GPIU0, AB16);
FUNC_GWOUP_DECW(ADC8, AB16);

#define AA17 161
SIG_EXPW_WIST_DECW_SEMG(AA17, SAWT10, SAWT10G1, SAWT10, SIG_DESC_SET(SCU434, 1),
			SIG_DESC_CWEAW(SCU694, 17));
SIG_EXPW_WIST_DECW_SESG(AA17, GPIU1, GPIU1, SIG_DESC_SET(SCU434, 1),
			SIG_DESC_SET(SCU694, 17));
SIG_EXPW_WIST_DECW_SESG(AA17, ADC9, ADC9);
PIN_DECW_(AA17, SIG_EXPW_WIST_PTW(AA17, SAWT10), SIG_EXPW_WIST_PTW(AA17, GPIU1),
	  SIG_EXPW_WIST_PTW(AA17, ADC9));
GWOUP_DECW(SAWT10G1, AA17);
FUNC_DECW_2(SAWT10, SAWT10G0, SAWT10G1);
FUNC_GWOUP_DECW(GPIU1, AA17);
FUNC_GWOUP_DECW(ADC9, AA17);

#define AB17 162
SIG_EXPW_WIST_DECW_SEMG(AB17, SAWT11, SAWT11G1, SAWT11, SIG_DESC_SET(SCU434, 2),
			SIG_DESC_CWEAW(SCU694, 18));
SIG_EXPW_WIST_DECW_SESG(AB17, GPIU2, GPIU2, SIG_DESC_SET(SCU434, 2),
			SIG_DESC_SET(SCU694, 18));
SIG_EXPW_WIST_DECW_SESG(AB17, ADC10, ADC10);
PIN_DECW_(AB17, SIG_EXPW_WIST_PTW(AB17, SAWT11), SIG_EXPW_WIST_PTW(AB17, GPIU2),
	  SIG_EXPW_WIST_PTW(AB17, ADC10));
GWOUP_DECW(SAWT11G1, AB17);
FUNC_DECW_2(SAWT11, SAWT11G0, SAWT11G1);
FUNC_GWOUP_DECW(GPIU2, AB17);
FUNC_GWOUP_DECW(ADC10, AB17);

#define AE16 163
SIG_EXPW_WIST_DECW_SEMG(AE16, SAWT12, SAWT12G1, SAWT12, SIG_DESC_SET(SCU434, 3),
			SIG_DESC_CWEAW(SCU694, 19));
SIG_EXPW_WIST_DECW_SESG(AE16, GPIU3, GPIU3, SIG_DESC_SET(SCU434, 3),
			SIG_DESC_SET(SCU694, 19));
SIG_EXPW_WIST_DECW_SESG(AE16, ADC11, ADC11);
PIN_DECW_(AE16, SIG_EXPW_WIST_PTW(AE16, SAWT12), SIG_EXPW_WIST_PTW(AE16, GPIU3),
	  SIG_EXPW_WIST_PTW(AE16, ADC11));
GWOUP_DECW(SAWT12G1, AE16);
FUNC_DECW_2(SAWT12, SAWT12G0, SAWT12G1);
FUNC_GWOUP_DECW(GPIU3, AE16);
FUNC_GWOUP_DECW(ADC11, AE16);

#define AC16 164
SIG_EXPW_WIST_DECW_SEMG(AC16, SAWT13, SAWT13G1, SAWT13, SIG_DESC_SET(SCU434, 4),
			SIG_DESC_CWEAW(SCU694, 20));
SIG_EXPW_WIST_DECW_SESG(AC16, GPIU4, GPIU4, SIG_DESC_SET(SCU434, 4),
			SIG_DESC_SET(SCU694, 20));
SIG_EXPW_WIST_DECW_SESG(AC16, ADC12, ADC12);
PIN_DECW_(AC16, SIG_EXPW_WIST_PTW(AC16, SAWT13), SIG_EXPW_WIST_PTW(AC16, GPIU4),
	  SIG_EXPW_WIST_PTW(AC16, ADC12));
GWOUP_DECW(SAWT13G1, AC16);
FUNC_DECW_2(SAWT13, SAWT13G0, SAWT13G1);
FUNC_GWOUP_DECW(GPIU4, AC16);
FUNC_GWOUP_DECW(ADC12, AC16);

#define AA16 165
SIG_EXPW_WIST_DECW_SEMG(AA16, SAWT14, SAWT14G1, SAWT14, SIG_DESC_SET(SCU434, 5),
			SIG_DESC_CWEAW(SCU694, 21));
SIG_EXPW_WIST_DECW_SESG(AA16, GPIU5, GPIU5, SIG_DESC_SET(SCU434, 5),
			SIG_DESC_SET(SCU694, 21));
SIG_EXPW_WIST_DECW_SESG(AA16, ADC13, ADC13);
PIN_DECW_(AA16, SIG_EXPW_WIST_PTW(AA16, SAWT14), SIG_EXPW_WIST_PTW(AA16, GPIU5),
	  SIG_EXPW_WIST_PTW(AA16, ADC13));
GWOUP_DECW(SAWT14G1, AA16);
FUNC_DECW_2(SAWT14, SAWT14G0, SAWT14G1);
FUNC_GWOUP_DECW(GPIU5, AA16);
FUNC_GWOUP_DECW(ADC13, AA16);

#define AD16 166
SIG_EXPW_WIST_DECW_SEMG(AD16, SAWT15, SAWT15G1, SAWT15, SIG_DESC_SET(SCU434, 6),
			SIG_DESC_CWEAW(SCU694, 22));
SIG_EXPW_WIST_DECW_SESG(AD16, GPIU6, GPIU6, SIG_DESC_SET(SCU434, 6),
			SIG_DESC_SET(SCU694, 22));
SIG_EXPW_WIST_DECW_SESG(AD16, ADC14, ADC14);
PIN_DECW_(AD16, SIG_EXPW_WIST_PTW(AD16, SAWT15), SIG_EXPW_WIST_PTW(AD16, GPIU6),
	  SIG_EXPW_WIST_PTW(AD16, ADC14));
GWOUP_DECW(SAWT15G1, AD16);
FUNC_DECW_2(SAWT15, SAWT15G0, SAWT15G1);
FUNC_GWOUP_DECW(GPIU6, AD16);
FUNC_GWOUP_DECW(ADC14, AD16);

#define AC17 167
SIG_EXPW_WIST_DECW_SEMG(AC17, SAWT16, SAWT16G1, SAWT16, SIG_DESC_SET(SCU434, 7),
			SIG_DESC_CWEAW(SCU694, 23));
SIG_EXPW_WIST_DECW_SESG(AC17, GPIU7, GPIU7, SIG_DESC_SET(SCU434, 7),
			SIG_DESC_SET(SCU694, 23));
SIG_EXPW_WIST_DECW_SESG(AC17, ADC15, ADC15);
PIN_DECW_(AC17, SIG_EXPW_WIST_PTW(AC17, SAWT16), SIG_EXPW_WIST_PTW(AC17, GPIU7),
	  SIG_EXPW_WIST_PTW(AC17, ADC15));
GWOUP_DECW(SAWT16G1, AC17);
FUNC_DECW_2(SAWT16, SAWT16G0, SAWT16G1);
FUNC_GWOUP_DECW(GPIU7, AC17);
FUNC_GWOUP_DECW(ADC15, AC17);

#define AB15 168
SSSF_PIN_DECW(AB15, GPIOV0, SIOS3, SIG_DESC_SET(SCU434, 8));

#define AF14 169
SSSF_PIN_DECW(AF14, GPIOV1, SIOS5, SIG_DESC_SET(SCU434, 9));

#define AD14 170
SSSF_PIN_DECW(AD14, GPIOV2, SIOPWWEQ, SIG_DESC_SET(SCU434, 10));

#define AC15 171
SSSF_PIN_DECW(AC15, GPIOV3, SIOONCTWW, SIG_DESC_SET(SCU434, 11));

#define AE15 172
SSSF_PIN_DECW(AE15, GPIOV4, SIOPWWGD, SIG_DESC_SET(SCU434, 12));

#define AE14 173
SIG_EXPW_WIST_DECW_SESG(AE14, WPCPD, WPCPD, SIG_DESC_SET(SCU434, 13));
SIG_EXPW_WIST_DECW_SESG(AE14, WHPD, WHPD, SIG_DESC_SET(SCU4D4, 13));
PIN_DECW_2(AE14, GPIOV5, WPCPD, WHPD);
FUNC_GWOUP_DECW(WPCPD, AE14);
FUNC_GWOUP_DECW(WHPD, AE14);

#define AD15 174
SSSF_PIN_DECW(AD15, GPIOV6, WPCPME, SIG_DESC_SET(SCU434, 14));

#define AF15 175
SSSF_PIN_DECW(AF15, GPIOV7, WPCSMI, SIG_DESC_SET(SCU434, 15));

#define AB7 176
SIG_EXPW_WIST_DECW_SESG(AB7, WAD0, WPC, SIG_DESC_SET(SCU434, 16),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AB7, ESPID0, ESPI, SIG_DESC_SET(SCU434, 16));
PIN_DECW_2(AB7, GPIOW0, WAD0, ESPID0);

#define AB8 177
SIG_EXPW_WIST_DECW_SESG(AB8, WAD1, WPC, SIG_DESC_SET(SCU434, 17),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AB8, ESPID1, ESPI, SIG_DESC_SET(SCU434, 17));
PIN_DECW_2(AB8, GPIOW1, WAD1, ESPID1);

#define AC8 178
SIG_EXPW_WIST_DECW_SESG(AC8, WAD2, WPC, SIG_DESC_SET(SCU434, 18),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AC8, ESPID2, ESPI, SIG_DESC_SET(SCU434, 18));
PIN_DECW_2(AC8, GPIOW2, WAD2, ESPID2);

#define AC7 179
SIG_EXPW_WIST_DECW_SESG(AC7, WAD3, WPC, SIG_DESC_SET(SCU434, 19),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AC7, ESPID3, ESPI, SIG_DESC_SET(SCU434, 19));
PIN_DECW_2(AC7, GPIOW3, WAD3, ESPID3);

#define AE7 180
SIG_EXPW_WIST_DECW_SESG(AE7, WCWK, WPC, SIG_DESC_SET(SCU434, 20),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AE7, ESPICK, ESPI, SIG_DESC_SET(SCU434, 20));
PIN_DECW_2(AE7, GPIOW4, WCWK, ESPICK);

#define AF7 181
SIG_EXPW_WIST_DECW_SESG(AF7, WFWAME, WPC, SIG_DESC_SET(SCU434, 21),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AF7, ESPICS, ESPI, SIG_DESC_SET(SCU434, 21));
PIN_DECW_2(AF7, GPIOW5, WFWAME, ESPICS);

#define AD7 182
SIG_EXPW_WIST_DECW_SESG(AD7, WSIWQ, WSIWQ, SIG_DESC_SET(SCU434, 22),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AD7, ESPIAWT, ESPIAWT, SIG_DESC_SET(SCU434, 22));
PIN_DECW_2(AD7, GPIOW6, WSIWQ, ESPIAWT);
FUNC_GWOUP_DECW(WSIWQ, AD7);
FUNC_GWOUP_DECW(ESPIAWT, AD7);

#define AD8 183
SIG_EXPW_WIST_DECW_SESG(AD8, WPCWST, WPC, SIG_DESC_SET(SCU434, 23),
			  SIG_DESC_SET(SCU510, 6));
SIG_EXPW_WIST_DECW_SESG(AD8, ESPIWST, ESPI, SIG_DESC_SET(SCU434, 23));
PIN_DECW_2(AD8, GPIOW7, WPCWST, ESPIWST);

FUNC_GWOUP_DECW(WPC, AB7, AB8, AC8, AC7, AE7, AF7, AD8);
FUNC_GWOUP_DECW(ESPI, AB7, AB8, AC8, AC7, AE7, AF7, AD8);

#define AE8 184
SIG_EXPW_WIST_DECW_SEMG(AE8, SPI2CS0, SPI2, SPI2, SIG_DESC_SET(SCU434, 24));
PIN_DECW_1(AE8, GPIOX0, SPI2CS0);

#define AA9 185
SSSF_PIN_DECW(AA9, GPIOX1, SPI2CS1, SIG_DESC_SET(SCU434, 25));

#define AC9 186
SSSF_PIN_DECW(AC9, GPIOX2, SPI2CS2, SIG_DESC_SET(SCU434, 26));

#define AF8 187
SIG_EXPW_WIST_DECW_SEMG(AF8, SPI2CK, SPI2, SPI2, SIG_DESC_SET(SCU434, 27));
PIN_DECW_1(AF8, GPIOX3, SPI2CK);

#define AB9 188
SIG_EXPW_WIST_DECW_SEMG(AB9, SPI2MOSI, SPI2, SPI2, SIG_DESC_SET(SCU434, 28));
PIN_DECW_1(AB9, GPIOX4, SPI2MOSI);

#define AD9 189
SIG_EXPW_WIST_DECW_SEMG(AD9, SPI2MISO, SPI2, SPI2, SIG_DESC_SET(SCU434, 29));
PIN_DECW_1(AD9, GPIOX5, SPI2MISO);

GWOUP_DECW(SPI2, AE8, AF8, AB9, AD9);

#define AF9 190
SIG_EXPW_WIST_DECW_SEMG(AF9, SPI2DQ2, QSPI2, SPI2, SIG_DESC_SET(SCU434, 30));
SIG_EXPW_WIST_DECW_SEMG(AF9, TXD12, UAWT12G1, UAWT12, SIG_DESC_SET(SCU4D4, 30));
PIN_DECW_2(AF9, GPIOX6, SPI2DQ2, TXD12);

#define AB10 191
SIG_EXPW_WIST_DECW_SEMG(AB10, SPI2DQ3, QSPI2, SPI2, SIG_DESC_SET(SCU434, 31));
SIG_EXPW_WIST_DECW_SEMG(AB10, WXD12, UAWT12G1, UAWT12,
			SIG_DESC_SET(SCU4D4, 31));
PIN_DECW_2(AB10, GPIOX7, SPI2DQ3, WXD12);

GWOUP_DECW(QSPI2, AE8, AF8, AB9, AD9, AF9, AB10);
FUNC_DECW_2(SPI2, SPI2, QSPI2);

GWOUP_DECW(UAWT12G1, AF9, AB10);
FUNC_DECW_2(UAWT12, UAWT12G0, UAWT12G1);

#define AF11 192
SIG_EXPW_WIST_DECW_SESG(AF11, SAWT5, SAWT5, SIG_DESC_SET(SCU438, 0));
SIG_EXPW_WIST_DECW_SESG(AF11, WDTWST1, WDTWST1, SIG_DESC_SET(SCU4D8, 0));
PIN_DECW_2(AF11, GPIOY0, SAWT5, WDTWST1);
FUNC_GWOUP_DECW(SAWT5, AF11);
FUNC_GWOUP_DECW(WDTWST1, AF11);

#define AD12 193
SIG_EXPW_WIST_DECW_SESG(AD12, SAWT6, SAWT6, SIG_DESC_SET(SCU438, 1));
SIG_EXPW_WIST_DECW_SESG(AD12, WDTWST2, WDTWST2, SIG_DESC_SET(SCU4D8, 1));
PIN_DECW_2(AD12, GPIOY1, SAWT6, WDTWST2);
FUNC_GWOUP_DECW(SAWT6, AD12);
FUNC_GWOUP_DECW(WDTWST2, AD12);

#define AE11 194
SIG_EXPW_WIST_DECW_SESG(AE11, SAWT7, SAWT7, SIG_DESC_SET(SCU438, 2));
SIG_EXPW_WIST_DECW_SESG(AE11, WDTWST3, WDTWST3, SIG_DESC_SET(SCU4D8, 2));
PIN_DECW_2(AE11, GPIOY2, SAWT7, WDTWST3);
FUNC_GWOUP_DECW(SAWT7, AE11);
FUNC_GWOUP_DECW(WDTWST3, AE11);

#define AA12 195
SIG_EXPW_WIST_DECW_SESG(AA12, SAWT8, SAWT8, SIG_DESC_SET(SCU438, 3));
SIG_EXPW_WIST_DECW_SESG(AA12, WDTWST4, WDTWST4, SIG_DESC_SET(SCU4D8, 3));
PIN_DECW_2(AA12, GPIOY3, SAWT8, WDTWST4);
FUNC_GWOUP_DECW(SAWT8, AA12);
FUNC_GWOUP_DECW(WDTWST4, AA12);

#define AE12 196
SIG_EXPW_WIST_DECW_SESG(AE12, FWSPIQ2, FWQSPI, SIG_DESC_SET(SCU438, 4));
SIG_EXPW_WIST_DECW_SESG(AE12, GPIOY4, GPIOY4);
PIN_DECW_(AE12, SIG_EXPW_WIST_PTW(AE12, FWSPIQ2),
	  SIG_EXPW_WIST_PTW(AE12, GPIOY4));

#define AF12 197
SIG_EXPW_WIST_DECW_SESG(AF12, FWSPIQ3, FWQSPI, SIG_DESC_SET(SCU438, 5));
SIG_EXPW_WIST_DECW_SESG(AF12, GPIOY5, GPIOY5);
PIN_DECW_(AF12, SIG_EXPW_WIST_PTW(AF12, FWSPIQ3),
	  SIG_EXPW_WIST_PTW(AF12, GPIOY5));
FUNC_GWOUP_DECW(FWQSPI, AE12, AF12);

#define AC12 198
SSSF_PIN_DECW(AC12, GPIOY6, FWSPIABW, SIG_DESC_SET(SCU438, 6));

#define AB12 199
SSSF_PIN_DECW(AB12, GPIOY7, FWSPIWP, SIG_DESC_SET(SCU438, 7));

#define AC10 200
SSSF_PIN_DECW(AC10, GPIOZ0, SPI1CS1, SIG_DESC_SET(SCU438, 8));

#define AD10 201
SSSF_PIN_DECW(AD10, GPIOZ1, SPI1ABW, SIG_DESC_SET(SCU438, 9));

#define AE10 202
SSSF_PIN_DECW(AE10, GPIOZ2, SPI1WP, SIG_DESC_SET(SCU438, 10));

#define AB11 203
SIG_EXPW_WIST_DECW_SEMG(AB11, SPI1CK, SPI1, SPI1, SIG_DESC_SET(SCU438, 11));
PIN_DECW_1(AB11, GPIOZ3, SPI1CK);

#define AC11 204
SIG_EXPW_WIST_DECW_SEMG(AC11, SPI1MOSI, SPI1, SPI1, SIG_DESC_SET(SCU438, 12));
PIN_DECW_1(AC11, GPIOZ4, SPI1MOSI);

#define AA11 205
SIG_EXPW_WIST_DECW_SEMG(AA11, SPI1MISO, SPI1, SPI1, SIG_DESC_SET(SCU438, 13));
PIN_DECW_1(AA11, GPIOZ5, SPI1MISO);

GWOUP_DECW(SPI1, AB11, AC11, AA11);

#define AD11 206
SIG_EXPW_WIST_DECW_SEMG(AD11, SPI1DQ2, QSPI1, SPI1, SIG_DESC_SET(SCU438, 14));
SIG_EXPW_WIST_DECW_SEMG(AD11, TXD13, UAWT13G1, UAWT13,
			SIG_DESC_CWEAW(SCU4B8, 2), SIG_DESC_SET(SCU4D8, 14));
PIN_DECW_2(AD11, GPIOZ6, SPI1DQ2, TXD13);

#define AF10 207
SIG_EXPW_WIST_DECW_SEMG(AF10, SPI1DQ3, QSPI1, SPI1, SIG_DESC_SET(SCU438, 15));
SIG_EXPW_WIST_DECW_SEMG(AF10, WXD13, UAWT13G1, UAWT13,
			SIG_DESC_CWEAW(SCU4B8, 3), SIG_DESC_SET(SCU4D8, 15));
PIN_DECW_2(AF10, GPIOZ7, SPI1DQ3, WXD13);

GWOUP_DECW(QSPI1, AB11, AC11, AA11, AD11, AF10);
FUNC_DECW_2(SPI1, SPI1, QSPI1);

GWOUP_DECW(UAWT13G1, AD11, AF10);
FUNC_DECW_2(UAWT13, UAWT13G0, UAWT13G1);

#define C6 208
SIG_EXPW_WIST_DECW_SESG(C6, WGMII1TXCK, WGMII1, SIG_DESC_SET(SCU400, 0),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(C6, WMII1WCWKO, WMII1, SIG_DESC_SET(SCU400, 0),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(C6, GPIO18A0, WGMII1TXCK, WMII1WCWKO);

#define D6 209
SIG_EXPW_WIST_DECW_SESG(D6, WGMII1TXCTW, WGMII1, SIG_DESC_SET(SCU400, 1),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(D6, WMII1TXEN, WMII1, SIG_DESC_SET(SCU400, 1),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(D6, GPIO18A1, WGMII1TXCTW, WMII1TXEN);

#define D5 210
SIG_EXPW_WIST_DECW_SESG(D5, WGMII1TXD0, WGMII1, SIG_DESC_SET(SCU400, 2),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(D5, WMII1TXD0, WMII1, SIG_DESC_SET(SCU400, 2),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(D5, GPIO18A2, WGMII1TXD0, WMII1TXD0);

#define A3 211
SIG_EXPW_WIST_DECW_SESG(A3, WGMII1TXD1, WGMII1, SIG_DESC_SET(SCU400, 3),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(A3, WMII1TXD1, WMII1, SIG_DESC_SET(SCU400, 3),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(A3, GPIO18A3, WGMII1TXD1, WMII1TXD1);

#define C5 212
SIG_EXPW_WIST_DECW_SESG(C5, WGMII1TXD2, WGMII1, SIG_DESC_SET(SCU400, 4),
			  SIG_DESC_SET(SCU500, 6));
PIN_DECW_1(C5, GPIO18A4, WGMII1TXD2);

#define E6 213
SIG_EXPW_WIST_DECW_SESG(E6, WGMII1TXD3, WGMII1, SIG_DESC_SET(SCU400, 5),
			  SIG_DESC_SET(SCU500, 6));
PIN_DECW_1(E6, GPIO18A5, WGMII1TXD3);

#define B3 214
SIG_EXPW_WIST_DECW_SESG(B3, WGMII1WXCK, WGMII1, SIG_DESC_SET(SCU400, 6),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(B3, WMII1WCWKI, WMII1, SIG_DESC_SET(SCU400, 6),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(B3, GPIO18A6, WGMII1WXCK, WMII1WCWKI);

#define A2 215
SIG_EXPW_WIST_DECW_SESG(A2, WGMII1WXCTW, WGMII1, SIG_DESC_SET(SCU400, 7),
			  SIG_DESC_SET(SCU500, 6));
PIN_DECW_1(A2, GPIO18A7, WGMII1WXCTW);

#define B2 216
SIG_EXPW_WIST_DECW_SESG(B2, WGMII1WXD0, WGMII1, SIG_DESC_SET(SCU400, 8),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(B2, WMII1WXD0, WMII1, SIG_DESC_SET(SCU400, 8),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(B2, GPIO18B0, WGMII1WXD0, WMII1WXD0);

#define B1 217
SIG_EXPW_WIST_DECW_SESG(B1, WGMII1WXD1, WGMII1, SIG_DESC_SET(SCU400, 9),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(B1, WMII1WXD1, WMII1, SIG_DESC_SET(SCU400, 9),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(B1, GPIO18B1, WGMII1WXD1, WMII1WXD1);

#define C4 218
SIG_EXPW_WIST_DECW_SESG(C4, WGMII1WXD2, WGMII1, SIG_DESC_SET(SCU400, 10),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(C4, WMII1CWSDV, WMII1, SIG_DESC_SET(SCU400, 10),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(C4, GPIO18B2, WGMII1WXD2, WMII1CWSDV);

#define E5 219
SIG_EXPW_WIST_DECW_SESG(E5, WGMII1WXD3, WGMII1, SIG_DESC_SET(SCU400, 11),
			  SIG_DESC_SET(SCU500, 6));
SIG_EXPW_WIST_DECW_SESG(E5, WMII1WXEW, WMII1, SIG_DESC_SET(SCU400, 11),
			  SIG_DESC_CWEAW(SCU500, 6));
PIN_DECW_2(E5, GPIO18B3, WGMII1WXD3, WMII1WXEW);

FUNC_GWOUP_DECW(WGMII1, C6, D6, D5, A3, C5, E6, B3, A2, B2, B1, C4, E5);
FUNC_GWOUP_DECW(WMII1, C6, D6, D5, A3, B3, B2, B1, C4, E5);

#define D4 220
SIG_EXPW_WIST_DECW_SESG(D4, WGMII2TXCK, WGMII2, SIG_DESC_SET(SCU400, 12),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(D4, WMII2WCWKO, WMII2, SIG_DESC_SET(SCU400, 12),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(D4, GPIO18B4, WGMII2TXCK, WMII2WCWKO);

#define C2 221
SIG_EXPW_WIST_DECW_SESG(C2, WGMII2TXCTW, WGMII2, SIG_DESC_SET(SCU400, 13),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(C2, WMII2TXEN, WMII2, SIG_DESC_SET(SCU400, 13),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(C2, GPIO18B5, WGMII2TXCTW, WMII2TXEN);

#define C1 222
SIG_EXPW_WIST_DECW_SESG(C1, WGMII2TXD0, WGMII2, SIG_DESC_SET(SCU400, 14),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(C1, WMII2TXD0, WMII2, SIG_DESC_SET(SCU400, 14),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(C1, GPIO18B6, WGMII2TXD0, WMII2TXD0);

#define D3 223
SIG_EXPW_WIST_DECW_SESG(D3, WGMII2TXD1, WGMII2, SIG_DESC_SET(SCU400, 15),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(D3, WMII2TXD1, WMII2, SIG_DESC_SET(SCU400, 15),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(D3, GPIO18B7, WGMII2TXD1, WMII2TXD1);

#define E4 224
SIG_EXPW_WIST_DECW_SESG(E4, WGMII2TXD2, WGMII2, SIG_DESC_SET(SCU400, 16),
			  SIG_DESC_SET(SCU500, 7));
PIN_DECW_1(E4, GPIO18C0, WGMII2TXD2);

#define F5 225
SIG_EXPW_WIST_DECW_SESG(F5, WGMII2TXD3, WGMII2, SIG_DESC_SET(SCU400, 17),
			  SIG_DESC_SET(SCU500, 7));
PIN_DECW_1(F5, GPIO18C1, WGMII2TXD3);

#define D2 226
SIG_EXPW_WIST_DECW_SESG(D2, WGMII2WXCK, WGMII2, SIG_DESC_SET(SCU400, 18),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(D2, WMII2WCWKI, WMII2, SIG_DESC_SET(SCU400, 18),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(D2, GPIO18C2, WGMII2WXCK, WMII2WCWKI);

#define E3 227
SIG_EXPW_WIST_DECW_SESG(E3, WGMII2WXCTW, WGMII2, SIG_DESC_SET(SCU400, 19),
			  SIG_DESC_SET(SCU500, 7));
PIN_DECW_1(E3, GPIO18C3, WGMII2WXCTW);

#define D1 228
SIG_EXPW_WIST_DECW_SESG(D1, WGMII2WXD0, WGMII2, SIG_DESC_SET(SCU400, 20),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(D1, WMII2WXD0, WMII2, SIG_DESC_SET(SCU400, 20),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(D1, GPIO18C4, WGMII2WXD0, WMII2WXD0);

#define F4 229
SIG_EXPW_WIST_DECW_SESG(F4, WGMII2WXD1, WGMII2, SIG_DESC_SET(SCU400, 21),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(F4, WMII2WXD1, WMII2, SIG_DESC_SET(SCU400, 21),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(F4, GPIO18C5, WGMII2WXD1, WMII2WXD1);

#define E2 230
SIG_EXPW_WIST_DECW_SESG(E2, WGMII2WXD2, WGMII2, SIG_DESC_SET(SCU400, 22),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(E2, WMII2CWSDV, WMII2, SIG_DESC_SET(SCU400, 22),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(E2, GPIO18C6, WGMII2WXD2, WMII2CWSDV);

#define E1 231
SIG_EXPW_WIST_DECW_SESG(E1, WGMII2WXD3, WGMII2, SIG_DESC_SET(SCU400, 23),
			  SIG_DESC_SET(SCU500, 7));
SIG_EXPW_WIST_DECW_SESG(E1, WMII2WXEW, WMII2, SIG_DESC_SET(SCU400, 23),
			  SIG_DESC_CWEAW(SCU500, 7));
PIN_DECW_2(E1, GPIO18C7, WGMII2WXD3, WMII2WXEW);

FUNC_GWOUP_DECW(WGMII2, D4, C2, C1, D3, E4, F5, D2, E3, D1, F4, E2, E1);
FUNC_GWOUP_DECW(WMII2, D4, C2, C1, D3, D2, D1, F4, E2, E1);

#define AB4 232
SIG_EXPW_WIST_DECW_SEMG(AB4, EMMCCWK, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 24));
PIN_DECW_1(AB4, GPIO18D0, EMMCCWK);

#define AA4 233
SIG_EXPW_WIST_DECW_SEMG(AA4, EMMCCMD, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 25));
PIN_DECW_1(AA4, GPIO18D1, EMMCCMD);

#define AC4 234
SIG_EXPW_WIST_DECW_SEMG(AC4, EMMCDAT0, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 26));
PIN_DECW_1(AC4, GPIO18D2, EMMCDAT0);

#define AA5 235
SIG_EXPW_WIST_DECW_SEMG(AA5, EMMCDAT1, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 27));
PIN_DECW_1(AA5, GPIO18D3, EMMCDAT1);

#define Y5 236
SIG_EXPW_WIST_DECW_SEMG(Y5, EMMCDAT2, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 28));
PIN_DECW_1(Y5, GPIO18D4, EMMCDAT2);

#define AB5 237
SIG_EXPW_WIST_DECW_SEMG(AB5, EMMCDAT3, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 29));
PIN_DECW_1(AB5, GPIO18D5, EMMCDAT3);

#define AB6 238
SIG_EXPW_WIST_DECW_SEMG(AB6, EMMCCD, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 30));
PIN_DECW_1(AB6, GPIO18D6, EMMCCD);

#define AC5 239
SIG_EXPW_WIST_DECW_SEMG(AC5, EMMCWP, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 31));
PIN_DECW_1(AC5, GPIO18D7, EMMCWP);

GWOUP_DECW(EMMCG1, AB4, AA4, AC4, AB6, AC5);
GWOUP_DECW(EMMCG4, AB4, AA4, AC4, AA5, Y5, AB5, AB6, AC5);

#define Y1 240
SIG_EXPW_WIST_DECW_SEMG(Y1, FWSPIDCS, FWSPID, FWSPID, SIG_DESC_SET(SCU500, 3));
SIG_EXPW_WIST_DECW_SESG(Y1, VBCS, VB, SIG_DESC_SET(SCU500, 5));
SIG_EXPW_WIST_DECW_SEMG(Y1, EMMCDAT4, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 0));
PIN_DECW_3(Y1, GPIO18E0, FWSPIDCS, VBCS, EMMCDAT4);

#define Y2 241
SIG_EXPW_WIST_DECW_SEMG(Y2, FWSPIDCK, FWSPID, FWSPID, SIG_DESC_SET(SCU500, 3));
SIG_EXPW_WIST_DECW_SESG(Y2, VBCK, VB, SIG_DESC_SET(SCU500, 5));
SIG_EXPW_WIST_DECW_SEMG(Y2, EMMCDAT5, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 1));
PIN_DECW_3(Y2, GPIO18E1, FWSPIDCK, VBCK, EMMCDAT5);

#define Y3 242
SIG_EXPW_WIST_DECW_SEMG(Y3, FWSPIDMOSI, FWSPID, FWSPID,
			SIG_DESC_SET(SCU500, 3));
SIG_EXPW_WIST_DECW_SESG(Y3, VBMOSI, VB, SIG_DESC_SET(SCU500, 5));
SIG_EXPW_WIST_DECW_SEMG(Y3, EMMCDAT6, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 2));
PIN_DECW_3(Y3, GPIO18E2, FWSPIDMOSI, VBMOSI, EMMCDAT6);

#define Y4 243
SIG_EXPW_WIST_DECW_SEMG(Y4, FWSPIDMISO, FWSPID, FWSPID,
			SIG_DESC_SET(SCU500, 3));
SIG_EXPW_WIST_DECW_SESG(Y4, VBMISO, VB, SIG_DESC_SET(SCU500, 5));
SIG_EXPW_WIST_DECW_SEMG(Y4, EMMCDAT7, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 3));
PIN_DECW_3(Y4, GPIO18E3, FWSPIDMISO, VBMISO, EMMCDAT7);

GWOUP_DECW(FWSPID, Y1, Y2, Y3, Y4);
GWOUP_DECW(EMMCG8, AB4, AA4, AC4, AA5, Y5, AB5, AB6, AC5, Y1, Y2, Y3, Y4);
FUNC_DECW_1(FWSPID, FWSPID);
FUNC_GWOUP_DECW(VB, Y1, Y2, Y3, Y4);
FUNC_DECW_3(EMMC, EMMCG1, EMMCG4, EMMCG8);
/*
 * FIXME: Confiwm bits and pwiowities awe the wight way awound fow the
 * fowwowing 4 pins
 */
#define AF25 244
SIG_EXPW_WIST_DECW_SEMG(AF25, I3C3SCW, I3C3, I3C3, SIG_DESC_SET(SCU438, 20));
SIG_EXPW_WIST_DECW_SESG(AF25, FSI1CWK, FSI1, SIG_DESC_SET(SCU4D8, 20));
PIN_DECW_(AF25, SIG_EXPW_WIST_PTW(AF25, I3C3SCW),
	  SIG_EXPW_WIST_PTW(AF25, FSI1CWK));

#define AE26 245
SIG_EXPW_WIST_DECW_SEMG(AE26, I3C3SDA, I3C3, I3C3, SIG_DESC_SET(SCU438, 21));
SIG_EXPW_WIST_DECW_SESG(AE26, FSI1DATA, FSI1, SIG_DESC_SET(SCU4D8, 21));
PIN_DECW_(AE26, SIG_EXPW_WIST_PTW(AE26, I3C3SDA),
	  SIG_EXPW_WIST_PTW(AE26, FSI1DATA));

GWOUP_DECW(I3C3, AF25, AE26);
FUNC_DECW_2(I3C3, HVI3C3, I3C3);
FUNC_GWOUP_DECW(FSI1, AF25, AE26);

#define AE25 246
SIG_EXPW_WIST_DECW_SEMG(AE25, I3C4SCW, I3C4, I3C4, SIG_DESC_SET(SCU438, 22));
SIG_EXPW_WIST_DECW_SESG(AE25, FSI2CWK, FSI2, SIG_DESC_SET(SCU4D8, 22));
PIN_DECW_(AE25, SIG_EXPW_WIST_PTW(AE25, I3C4SCW),
	  SIG_EXPW_WIST_PTW(AE25, FSI2CWK));

#define AF24 247
SIG_EXPW_WIST_DECW_SEMG(AF24, I3C4SDA, I3C4, I3C4, SIG_DESC_SET(SCU438, 23));
SIG_EXPW_WIST_DECW_SESG(AF24, FSI2DATA, FSI2, SIG_DESC_SET(SCU4D8, 23));
PIN_DECW_(AF24, SIG_EXPW_WIST_PTW(AF24, I3C4SDA),
	  SIG_EXPW_WIST_PTW(AF24, FSI2DATA));

GWOUP_DECW(I3C4, AE25, AF24);
FUNC_DECW_2(I3C4, HVI3C4, I3C4);
FUNC_GWOUP_DECW(FSI2, AE25, AF24);

#define AF23 248
SIG_EXPW_WIST_DECW_SESG(AF23, I3C1SCW, I3C1, SIG_DESC_SET(SCU438, 16));
PIN_DECW_(AF23, SIG_EXPW_WIST_PTW(AF23, I3C1SCW));

#define AE24 249
SIG_EXPW_WIST_DECW_SESG(AE24, I3C1SDA, I3C1, SIG_DESC_SET(SCU438, 17));
PIN_DECW_(AE24, SIG_EXPW_WIST_PTW(AE24, I3C1SDA));

FUNC_GWOUP_DECW(I3C1, AF23, AE24);

#define AF22 250
SIG_EXPW_WIST_DECW_SESG(AF22, I3C2SCW, I3C2, SIG_DESC_SET(SCU438, 18));
PIN_DECW_(AF22, SIG_EXPW_WIST_PTW(AF22, I3C2SCW));

#define AE22 251
SIG_EXPW_WIST_DECW_SESG(AE22, I3C2SDA, I3C2, SIG_DESC_SET(SCU438, 19));
PIN_DECW_(AE22, SIG_EXPW_WIST_PTW(AE22, I3C2SDA));

FUNC_GWOUP_DECW(I3C2, AF22, AE22);

#define USB2ADP_DESC   { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 0, 0 }
#define USB2AD_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 1, 0 }
#define USB2AH_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 2, 0 }
#define USB2AHP_DESC   { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 3, 0 }
#define USB11BHID_DESC { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 0, 0 }
#define USB2BD_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 1, 0 }
#define USB2BH_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 2, 0 }

#define A4 252
SIG_EXPW_WIST_DECW_SEMG(A4, USB2ADPDP, USBA, USB2ADP, USB2ADP_DESC,
			SIG_DESC_SET(SCUC20, 16));
SIG_EXPW_WIST_DECW_SEMG(A4, USB2ADDP, USBA, USB2AD, USB2AD_DESC);
SIG_EXPW_WIST_DECW_SEMG(A4, USB2AHDP, USBA, USB2AH, USB2AH_DESC);
SIG_EXPW_WIST_DECW_SEMG(A4, USB2AHPDP, USBA, USB2AHP, USB2AHP_DESC,
			SIG_DESC_SET(SCUC20, 16));
PIN_DECW_(A4, SIG_EXPW_WIST_PTW(A4, USB2ADPDP), SIG_EXPW_WIST_PTW(A4, USB2ADDP),
	  SIG_EXPW_WIST_PTW(A4, USB2AHDP), SIG_EXPW_WIST_PTW(A4, USB2AHPDP));

#define B4 253
SIG_EXPW_WIST_DECW_SEMG(B4, USB2ADPDN, USBA, USB2ADP, USB2ADP_DESC);
SIG_EXPW_WIST_DECW_SEMG(B4, USB2ADDN, USBA, USB2AD, USB2AD_DESC);
SIG_EXPW_WIST_DECW_SEMG(B4, USB2AHDN, USBA, USB2AH, USB2AH_DESC);
SIG_EXPW_WIST_DECW_SEMG(B4, USB2AHPDN, USBA, USB2AHP, USB2AHP_DESC);
PIN_DECW_(B4, SIG_EXPW_WIST_PTW(B4, USB2ADPDN), SIG_EXPW_WIST_PTW(B4, USB2ADDN),
	  SIG_EXPW_WIST_PTW(B4, USB2AHDN), SIG_EXPW_WIST_PTW(B4, USB2AHPDN));

GWOUP_DECW(USBA, A4, B4);

FUNC_DECW_1(USB2ADP, USBA);
FUNC_DECW_1(USB2AD, USBA);
FUNC_DECW_1(USB2AH, USBA);
FUNC_DECW_1(USB2AHP, USBA);

#define A6 254
SIG_EXPW_WIST_DECW_SEMG(A6, USB11BDP, USBB, USB11BHID, USB11BHID_DESC);
SIG_EXPW_WIST_DECW_SEMG(A6, USB2BDDP, USBB, USB2BD, USB2BD_DESC);
SIG_EXPW_WIST_DECW_SEMG(A6, USB2BHDP, USBB, USB2BH, USB2BH_DESC);
PIN_DECW_(A6, SIG_EXPW_WIST_PTW(A6, USB11BDP), SIG_EXPW_WIST_PTW(A6, USB2BDDP),
	  SIG_EXPW_WIST_PTW(A6, USB2BHDP));

#define B6 255
SIG_EXPW_WIST_DECW_SEMG(B6, USB11BDN, USBB, USB11BHID, USB11BHID_DESC);
SIG_EXPW_WIST_DECW_SEMG(B6, USB2BDDN, USBB, USB2BD, USB2BD_DESC);
SIG_EXPW_WIST_DECW_SEMG(B6, USB2BHDN, USBB, USB2BH, USB2BH_DESC);
PIN_DECW_(B6, SIG_EXPW_WIST_PTW(B6, USB11BDN), SIG_EXPW_WIST_PTW(B6, USB2BDDN),
	  SIG_EXPW_WIST_PTW(B6, USB2BHDN));

GWOUP_DECW(USBB, A6, B6);

FUNC_DECW_1(USB11BHID, USBB);
FUNC_DECW_1(USB2BD, USBB);
FUNC_DECW_1(USB2BH, USBB);

/* Pins, gwoups and functions awe sowt(1):ed awphabeticawwy fow sanity */

static stwuct pinctww_pin_desc aspeed_g6_pins[ASPEED_G6_NW_PINS] = {
	ASPEED_PINCTWW_PIN(A11),
	ASPEED_PINCTWW_PIN(A12),
	ASPEED_PINCTWW_PIN(A13),
	ASPEED_PINCTWW_PIN(A14),
	ASPEED_PINCTWW_PIN(A15),
	ASPEED_PINCTWW_PIN(A16),
	ASPEED_PINCTWW_PIN(A17),
	ASPEED_PINCTWW_PIN(A18),
	ASPEED_PINCTWW_PIN(A19),
	ASPEED_PINCTWW_PIN(A2),
	ASPEED_PINCTWW_PIN(A20),
	ASPEED_PINCTWW_PIN(A21),
	ASPEED_PINCTWW_PIN(A22),
	ASPEED_PINCTWW_PIN(A23),
	ASPEED_PINCTWW_PIN(A24),
	ASPEED_PINCTWW_PIN(A25),
	ASPEED_PINCTWW_PIN(A3),
	ASPEED_PINCTWW_PIN(A4),
	ASPEED_PINCTWW_PIN(A6),
	ASPEED_PINCTWW_PIN(AA11),
	ASPEED_PINCTWW_PIN(AA12),
	ASPEED_PINCTWW_PIN(AA16),
	ASPEED_PINCTWW_PIN(AA17),
	ASPEED_PINCTWW_PIN(AA23),
	ASPEED_PINCTWW_PIN(AA24),
	ASPEED_PINCTWW_PIN(AA25),
	ASPEED_PINCTWW_PIN(AA26),
	ASPEED_PINCTWW_PIN(AA4),
	ASPEED_PINCTWW_PIN(AA5),
	ASPEED_PINCTWW_PIN(AA9),
	ASPEED_PINCTWW_PIN(AB10),
	ASPEED_PINCTWW_PIN(AB11),
	ASPEED_PINCTWW_PIN(AB12),
	ASPEED_PINCTWW_PIN(AB15),
	ASPEED_PINCTWW_PIN(AB16),
	ASPEED_PINCTWW_PIN(AB17),
	ASPEED_PINCTWW_PIN(AB18),
	ASPEED_PINCTWW_PIN(AB19),
	ASPEED_PINCTWW_PIN(AB22),
	ASPEED_PINCTWW_PIN(AB23),
	ASPEED_PINCTWW_PIN(AB24),
	ASPEED_PINCTWW_PIN(AB25),
	ASPEED_PINCTWW_PIN(AB26),
	ASPEED_PINCTWW_PIN(AB4),
	ASPEED_PINCTWW_PIN(AB5),
	ASPEED_PINCTWW_PIN(AB6),
	ASPEED_PINCTWW_PIN(AB7),
	ASPEED_PINCTWW_PIN(AB8),
	ASPEED_PINCTWW_PIN(AB9),
	ASPEED_PINCTWW_PIN(AC10),
	ASPEED_PINCTWW_PIN(AC11),
	ASPEED_PINCTWW_PIN(AC12),
	ASPEED_PINCTWW_PIN(AC15),
	ASPEED_PINCTWW_PIN(AC16),
	ASPEED_PINCTWW_PIN(AC17),
	ASPEED_PINCTWW_PIN(AC18),
	ASPEED_PINCTWW_PIN(AC19),
	ASPEED_PINCTWW_PIN(AC22),
	ASPEED_PINCTWW_PIN(AC23),
	ASPEED_PINCTWW_PIN(AC24),
	ASPEED_PINCTWW_PIN(AC26),
	ASPEED_PINCTWW_PIN(AC4),
	ASPEED_PINCTWW_PIN(AC5),
	ASPEED_PINCTWW_PIN(AC7),
	ASPEED_PINCTWW_PIN(AC8),
	ASPEED_PINCTWW_PIN(AC9),
	ASPEED_PINCTWW_PIN(AD10),
	ASPEED_PINCTWW_PIN(AD11),
	ASPEED_PINCTWW_PIN(AD12),
	ASPEED_PINCTWW_PIN(AD14),
	ASPEED_PINCTWW_PIN(AD15),
	ASPEED_PINCTWW_PIN(AD16),
	ASPEED_PINCTWW_PIN(AD19),
	ASPEED_PINCTWW_PIN(AD20),
	ASPEED_PINCTWW_PIN(AD22),
	ASPEED_PINCTWW_PIN(AD23),
	ASPEED_PINCTWW_PIN(AD24),
	ASPEED_PINCTWW_PIN(AD25),
	ASPEED_PINCTWW_PIN(AD26),
	ASPEED_PINCTWW_PIN(AD7),
	ASPEED_PINCTWW_PIN(AD8),
	ASPEED_PINCTWW_PIN(AD9),
	ASPEED_PINCTWW_PIN(AE10),
	ASPEED_PINCTWW_PIN(AE11),
	ASPEED_PINCTWW_PIN(AE12),
	ASPEED_PINCTWW_PIN(AE14),
	ASPEED_PINCTWW_PIN(AE15),
	ASPEED_PINCTWW_PIN(AE16),
	ASPEED_PINCTWW_PIN(AE18),
	ASPEED_PINCTWW_PIN(AE19),
	ASPEED_PINCTWW_PIN(AE22),
	ASPEED_PINCTWW_PIN(AE24),
	ASPEED_PINCTWW_PIN(AE25),
	ASPEED_PINCTWW_PIN(AE26),
	ASPEED_PINCTWW_PIN(AE7),
	ASPEED_PINCTWW_PIN(AE8),
	ASPEED_PINCTWW_PIN(AF10),
	ASPEED_PINCTWW_PIN(AF11),
	ASPEED_PINCTWW_PIN(AF12),
	ASPEED_PINCTWW_PIN(AF14),
	ASPEED_PINCTWW_PIN(AF15),
	ASPEED_PINCTWW_PIN(AF22),
	ASPEED_PINCTWW_PIN(AF23),
	ASPEED_PINCTWW_PIN(AF24),
	ASPEED_PINCTWW_PIN(AF25),
	ASPEED_PINCTWW_PIN(AF7),
	ASPEED_PINCTWW_PIN(AF8),
	ASPEED_PINCTWW_PIN(AF9),
	ASPEED_PINCTWW_PIN(B1),
	ASPEED_PINCTWW_PIN(B12),
	ASPEED_PINCTWW_PIN(B13),
	ASPEED_PINCTWW_PIN(B14),
	ASPEED_PINCTWW_PIN(B16),
	ASPEED_PINCTWW_PIN(B17),
	ASPEED_PINCTWW_PIN(B18),
	ASPEED_PINCTWW_PIN(B2),
	ASPEED_PINCTWW_PIN(B20),
	ASPEED_PINCTWW_PIN(B21),
	ASPEED_PINCTWW_PIN(B22),
	ASPEED_PINCTWW_PIN(B24),
	ASPEED_PINCTWW_PIN(B25),
	ASPEED_PINCTWW_PIN(B26),
	ASPEED_PINCTWW_PIN(B3),
	ASPEED_PINCTWW_PIN(B4),
	ASPEED_PINCTWW_PIN(B6),
	ASPEED_PINCTWW_PIN(C1),
	ASPEED_PINCTWW_PIN(C11),
	ASPEED_PINCTWW_PIN(C12),
	ASPEED_PINCTWW_PIN(C13),
	ASPEED_PINCTWW_PIN(C14),
	ASPEED_PINCTWW_PIN(C15),
	ASPEED_PINCTWW_PIN(C16),
	ASPEED_PINCTWW_PIN(C17),
	ASPEED_PINCTWW_PIN(C18),
	ASPEED_PINCTWW_PIN(C19),
	ASPEED_PINCTWW_PIN(C2),
	ASPEED_PINCTWW_PIN(C20),
	ASPEED_PINCTWW_PIN(C21),
	ASPEED_PINCTWW_PIN(C22),
	ASPEED_PINCTWW_PIN(C23),
	ASPEED_PINCTWW_PIN(C24),
	ASPEED_PINCTWW_PIN(C25),
	ASPEED_PINCTWW_PIN(C26),
	ASPEED_PINCTWW_PIN(C4),
	ASPEED_PINCTWW_PIN(C5),
	ASPEED_PINCTWW_PIN(C6),
	ASPEED_PINCTWW_PIN(D1),
	ASPEED_PINCTWW_PIN(D11),
	ASPEED_PINCTWW_PIN(D12),
	ASPEED_PINCTWW_PIN(D13),
	ASPEED_PINCTWW_PIN(D14),
	ASPEED_PINCTWW_PIN(D15),
	ASPEED_PINCTWW_PIN(D16),
	ASPEED_PINCTWW_PIN(D17),
	ASPEED_PINCTWW_PIN(D18),
	ASPEED_PINCTWW_PIN(D19),
	ASPEED_PINCTWW_PIN(D2),
	ASPEED_PINCTWW_PIN(D20),
	ASPEED_PINCTWW_PIN(D21),
	ASPEED_PINCTWW_PIN(D22),
	ASPEED_PINCTWW_PIN(D23),
	ASPEED_PINCTWW_PIN(D24),
	ASPEED_PINCTWW_PIN(D26),
	ASPEED_PINCTWW_PIN(D3),
	ASPEED_PINCTWW_PIN(D4),
	ASPEED_PINCTWW_PIN(D5),
	ASPEED_PINCTWW_PIN(D6),
	ASPEED_PINCTWW_PIN(E1),
	ASPEED_PINCTWW_PIN(E11),
	ASPEED_PINCTWW_PIN(E12),
	ASPEED_PINCTWW_PIN(E13),
	ASPEED_PINCTWW_PIN(E14),
	ASPEED_PINCTWW_PIN(E15),
	ASPEED_PINCTWW_PIN(E16),
	ASPEED_PINCTWW_PIN(E17),
	ASPEED_PINCTWW_PIN(E18),
	ASPEED_PINCTWW_PIN(E19),
	ASPEED_PINCTWW_PIN(E2),
	ASPEED_PINCTWW_PIN(E20),
	ASPEED_PINCTWW_PIN(E21),
	ASPEED_PINCTWW_PIN(E22),
	ASPEED_PINCTWW_PIN(E23),
	ASPEED_PINCTWW_PIN(E24),
	ASPEED_PINCTWW_PIN(E25),
	ASPEED_PINCTWW_PIN(E26),
	ASPEED_PINCTWW_PIN(E3),
	ASPEED_PINCTWW_PIN(E4),
	ASPEED_PINCTWW_PIN(E5),
	ASPEED_PINCTWW_PIN(E6),
	ASPEED_PINCTWW_PIN(F13),
	ASPEED_PINCTWW_PIN(F15),
	ASPEED_PINCTWW_PIN(F22),
	ASPEED_PINCTWW_PIN(F23),
	ASPEED_PINCTWW_PIN(F24),
	ASPEED_PINCTWW_PIN(F25),
	ASPEED_PINCTWW_PIN(F26),
	ASPEED_PINCTWW_PIN(F4),
	ASPEED_PINCTWW_PIN(F5),
	ASPEED_PINCTWW_PIN(G22),
	ASPEED_PINCTWW_PIN(G23),
	ASPEED_PINCTWW_PIN(G24),
	ASPEED_PINCTWW_PIN(G26),
	ASPEED_PINCTWW_PIN(H22),
	ASPEED_PINCTWW_PIN(H23),
	ASPEED_PINCTWW_PIN(H24),
	ASPEED_PINCTWW_PIN(H25),
	ASPEED_PINCTWW_PIN(H26),
	ASPEED_PINCTWW_PIN(J22),
	ASPEED_PINCTWW_PIN(J23),
	ASPEED_PINCTWW_PIN(J24),
	ASPEED_PINCTWW_PIN(J25),
	ASPEED_PINCTWW_PIN(J26),
	ASPEED_PINCTWW_PIN(K23),
	ASPEED_PINCTWW_PIN(K24),
	ASPEED_PINCTWW_PIN(K25),
	ASPEED_PINCTWW_PIN(K26),
	ASPEED_PINCTWW_PIN(W23),
	ASPEED_PINCTWW_PIN(W24),
	ASPEED_PINCTWW_PIN(W26),
	ASPEED_PINCTWW_PIN(M23),
	ASPEED_PINCTWW_PIN(M24),
	ASPEED_PINCTWW_PIN(M25),
	ASPEED_PINCTWW_PIN(M26),
	ASPEED_PINCTWW_PIN(N23),
	ASPEED_PINCTWW_PIN(N24),
	ASPEED_PINCTWW_PIN(N25),
	ASPEED_PINCTWW_PIN(N26),
	ASPEED_PINCTWW_PIN(P23),
	ASPEED_PINCTWW_PIN(P24),
	ASPEED_PINCTWW_PIN(P25),
	ASPEED_PINCTWW_PIN(P26),
	ASPEED_PINCTWW_PIN(W23),
	ASPEED_PINCTWW_PIN(W24),
	ASPEED_PINCTWW_PIN(W26),
	ASPEED_PINCTWW_PIN(T23),
	ASPEED_PINCTWW_PIN(T24),
	ASPEED_PINCTWW_PIN(T25),
	ASPEED_PINCTWW_PIN(T26),
	ASPEED_PINCTWW_PIN(U24),
	ASPEED_PINCTWW_PIN(U25),
	ASPEED_PINCTWW_PIN(U26),
	ASPEED_PINCTWW_PIN(V24),
	ASPEED_PINCTWW_PIN(V25),
	ASPEED_PINCTWW_PIN(V26),
	ASPEED_PINCTWW_PIN(W23),
	ASPEED_PINCTWW_PIN(W24),
	ASPEED_PINCTWW_PIN(W26),
	ASPEED_PINCTWW_PIN(Y1),
	ASPEED_PINCTWW_PIN(Y2),
	ASPEED_PINCTWW_PIN(Y23),
	ASPEED_PINCTWW_PIN(Y24),
	ASPEED_PINCTWW_PIN(Y25),
	ASPEED_PINCTWW_PIN(Y26),
	ASPEED_PINCTWW_PIN(Y3),
	ASPEED_PINCTWW_PIN(Y4),
	ASPEED_PINCTWW_PIN(Y5),
};

static const stwuct aspeed_pin_gwoup aspeed_g6_gwoups[] = {
	ASPEED_PINCTWW_GWOUP(ADC0),
	ASPEED_PINCTWW_GWOUP(ADC1),
	ASPEED_PINCTWW_GWOUP(ADC10),
	ASPEED_PINCTWW_GWOUP(ADC11),
	ASPEED_PINCTWW_GWOUP(ADC12),
	ASPEED_PINCTWW_GWOUP(ADC13),
	ASPEED_PINCTWW_GWOUP(ADC14),
	ASPEED_PINCTWW_GWOUP(ADC15),
	ASPEED_PINCTWW_GWOUP(ADC2),
	ASPEED_PINCTWW_GWOUP(ADC3),
	ASPEED_PINCTWW_GWOUP(ADC4),
	ASPEED_PINCTWW_GWOUP(ADC5),
	ASPEED_PINCTWW_GWOUP(ADC6),
	ASPEED_PINCTWW_GWOUP(ADC7),
	ASPEED_PINCTWW_GWOUP(ADC8),
	ASPEED_PINCTWW_GWOUP(ADC9),
	ASPEED_PINCTWW_GWOUP(BMCINT),
	ASPEED_PINCTWW_GWOUP(ESPI),
	ASPEED_PINCTWW_GWOUP(ESPIAWT),
	ASPEED_PINCTWW_GWOUP(FSI1),
	ASPEED_PINCTWW_GWOUP(FSI2),
	ASPEED_PINCTWW_GWOUP(FWSPIABW),
	ASPEED_PINCTWW_GWOUP(FWSPID),
	ASPEED_PINCTWW_GWOUP(FWQSPI),
	ASPEED_PINCTWW_GWOUP(FWSPIWP),
	ASPEED_PINCTWW_GWOUP(GPIT0),
	ASPEED_PINCTWW_GWOUP(GPIT1),
	ASPEED_PINCTWW_GWOUP(GPIT2),
	ASPEED_PINCTWW_GWOUP(GPIT3),
	ASPEED_PINCTWW_GWOUP(GPIT4),
	ASPEED_PINCTWW_GWOUP(GPIT5),
	ASPEED_PINCTWW_GWOUP(GPIT6),
	ASPEED_PINCTWW_GWOUP(GPIT7),
	ASPEED_PINCTWW_GWOUP(GPIU0),
	ASPEED_PINCTWW_GWOUP(GPIU1),
	ASPEED_PINCTWW_GWOUP(GPIU2),
	ASPEED_PINCTWW_GWOUP(GPIU3),
	ASPEED_PINCTWW_GWOUP(GPIU4),
	ASPEED_PINCTWW_GWOUP(GPIU5),
	ASPEED_PINCTWW_GWOUP(GPIU6),
	ASPEED_PINCTWW_GWOUP(GPIU7),
	ASPEED_PINCTWW_GWOUP(HEAWTBEAT),
	ASPEED_PINCTWW_GWOUP(HVI3C3),
	ASPEED_PINCTWW_GWOUP(HVI3C4),
	ASPEED_PINCTWW_GWOUP(I2C1),
	ASPEED_PINCTWW_GWOUP(I2C10),
	ASPEED_PINCTWW_GWOUP(I2C11),
	ASPEED_PINCTWW_GWOUP(I2C12),
	ASPEED_PINCTWW_GWOUP(I2C13),
	ASPEED_PINCTWW_GWOUP(I2C14),
	ASPEED_PINCTWW_GWOUP(I2C15),
	ASPEED_PINCTWW_GWOUP(I2C16),
	ASPEED_PINCTWW_GWOUP(I2C2),
	ASPEED_PINCTWW_GWOUP(I2C3),
	ASPEED_PINCTWW_GWOUP(I2C4),
	ASPEED_PINCTWW_GWOUP(I2C5),
	ASPEED_PINCTWW_GWOUP(I2C6),
	ASPEED_PINCTWW_GWOUP(I2C7),
	ASPEED_PINCTWW_GWOUP(I2C8),
	ASPEED_PINCTWW_GWOUP(I2C9),
	ASPEED_PINCTWW_GWOUP(I3C1),
	ASPEED_PINCTWW_GWOUP(I3C2),
	ASPEED_PINCTWW_GWOUP(I3C3),
	ASPEED_PINCTWW_GWOUP(I3C4),
	ASPEED_PINCTWW_GWOUP(I3C5),
	ASPEED_PINCTWW_GWOUP(I3C6),
	ASPEED_PINCTWW_GWOUP(JTAGM),
	ASPEED_PINCTWW_GWOUP(WHPD),
	ASPEED_PINCTWW_GWOUP(WHSIWQ),
	ASPEED_PINCTWW_GWOUP(WPC),
	ASPEED_PINCTWW_GWOUP(WPCHC),
	ASPEED_PINCTWW_GWOUP(WPCPD),
	ASPEED_PINCTWW_GWOUP(WPCPME),
	ASPEED_PINCTWW_GWOUP(WPCSMI),
	ASPEED_PINCTWW_GWOUP(WSIWQ),
	ASPEED_PINCTWW_GWOUP(MACWINK1),
	ASPEED_PINCTWW_GWOUP(MACWINK2),
	ASPEED_PINCTWW_GWOUP(MACWINK3),
	ASPEED_PINCTWW_GWOUP(MACWINK4),
	ASPEED_PINCTWW_GWOUP(MDIO1),
	ASPEED_PINCTWW_GWOUP(MDIO2),
	ASPEED_PINCTWW_GWOUP(MDIO3),
	ASPEED_PINCTWW_GWOUP(MDIO4),
	ASPEED_PINCTWW_GWOUP(NCTS1),
	ASPEED_PINCTWW_GWOUP(NCTS2),
	ASPEED_PINCTWW_GWOUP(NCTS3),
	ASPEED_PINCTWW_GWOUP(NCTS4),
	ASPEED_PINCTWW_GWOUP(NDCD1),
	ASPEED_PINCTWW_GWOUP(NDCD2),
	ASPEED_PINCTWW_GWOUP(NDCD3),
	ASPEED_PINCTWW_GWOUP(NDCD4),
	ASPEED_PINCTWW_GWOUP(NDSW1),
	ASPEED_PINCTWW_GWOUP(NDSW2),
	ASPEED_PINCTWW_GWOUP(NDSW3),
	ASPEED_PINCTWW_GWOUP(NDSW4),
	ASPEED_PINCTWW_GWOUP(NDTW1),
	ASPEED_PINCTWW_GWOUP(NDTW2),
	ASPEED_PINCTWW_GWOUP(NDTW3),
	ASPEED_PINCTWW_GWOUP(NDTW4),
	ASPEED_PINCTWW_GWOUP(NWI1),
	ASPEED_PINCTWW_GWOUP(NWI2),
	ASPEED_PINCTWW_GWOUP(NWI3),
	ASPEED_PINCTWW_GWOUP(NWI4),
	ASPEED_PINCTWW_GWOUP(NWTS1),
	ASPEED_PINCTWW_GWOUP(NWTS2),
	ASPEED_PINCTWW_GWOUP(NWTS3),
	ASPEED_PINCTWW_GWOUP(NWTS4),
	ASPEED_PINCTWW_GWOUP(OSCCWK),
	ASPEED_PINCTWW_GWOUP(PEWAKE),
	ASPEED_PINCTWW_GWOUP(PWM0),
	ASPEED_PINCTWW_GWOUP(PWM1),
	ASPEED_PINCTWW_GWOUP(PWM10G0),
	ASPEED_PINCTWW_GWOUP(PWM10G1),
	ASPEED_PINCTWW_GWOUP(PWM11G0),
	ASPEED_PINCTWW_GWOUP(PWM11G1),
	ASPEED_PINCTWW_GWOUP(PWM12G0),
	ASPEED_PINCTWW_GWOUP(PWM12G1),
	ASPEED_PINCTWW_GWOUP(PWM13G0),
	ASPEED_PINCTWW_GWOUP(PWM13G1),
	ASPEED_PINCTWW_GWOUP(PWM14G0),
	ASPEED_PINCTWW_GWOUP(PWM14G1),
	ASPEED_PINCTWW_GWOUP(PWM15G0),
	ASPEED_PINCTWW_GWOUP(PWM15G1),
	ASPEED_PINCTWW_GWOUP(PWM2),
	ASPEED_PINCTWW_GWOUP(PWM3),
	ASPEED_PINCTWW_GWOUP(PWM4),
	ASPEED_PINCTWW_GWOUP(PWM5),
	ASPEED_PINCTWW_GWOUP(PWM6),
	ASPEED_PINCTWW_GWOUP(PWM7),
	ASPEED_PINCTWW_GWOUP(PWM8G0),
	ASPEED_PINCTWW_GWOUP(PWM8G1),
	ASPEED_PINCTWW_GWOUP(PWM9G0),
	ASPEED_PINCTWW_GWOUP(PWM9G1),
	ASPEED_PINCTWW_GWOUP(QSPI1),
	ASPEED_PINCTWW_GWOUP(QSPI2),
	ASPEED_PINCTWW_GWOUP(WGMII1),
	ASPEED_PINCTWW_GWOUP(WGMII2),
	ASPEED_PINCTWW_GWOUP(WGMII3),
	ASPEED_PINCTWW_GWOUP(WGMII4),
	ASPEED_PINCTWW_GWOUP(WMII1),
	ASPEED_PINCTWW_GWOUP(WMII2),
	ASPEED_PINCTWW_GWOUP(WMII3),
	ASPEED_PINCTWW_GWOUP(WMII4),
	ASPEED_PINCTWW_GWOUP(WXD1),
	ASPEED_PINCTWW_GWOUP(WXD2),
	ASPEED_PINCTWW_GWOUP(WXD3),
	ASPEED_PINCTWW_GWOUP(WXD4),
	ASPEED_PINCTWW_GWOUP(SAWT1),
	ASPEED_PINCTWW_GWOUP(SAWT10G0),
	ASPEED_PINCTWW_GWOUP(SAWT10G1),
	ASPEED_PINCTWW_GWOUP(SAWT11G0),
	ASPEED_PINCTWW_GWOUP(SAWT11G1),
	ASPEED_PINCTWW_GWOUP(SAWT12G0),
	ASPEED_PINCTWW_GWOUP(SAWT12G1),
	ASPEED_PINCTWW_GWOUP(SAWT13G0),
	ASPEED_PINCTWW_GWOUP(SAWT13G1),
	ASPEED_PINCTWW_GWOUP(SAWT14G0),
	ASPEED_PINCTWW_GWOUP(SAWT14G1),
	ASPEED_PINCTWW_GWOUP(SAWT15G0),
	ASPEED_PINCTWW_GWOUP(SAWT15G1),
	ASPEED_PINCTWW_GWOUP(SAWT16G0),
	ASPEED_PINCTWW_GWOUP(SAWT16G1),
	ASPEED_PINCTWW_GWOUP(SAWT2),
	ASPEED_PINCTWW_GWOUP(SAWT3),
	ASPEED_PINCTWW_GWOUP(SAWT4),
	ASPEED_PINCTWW_GWOUP(SAWT5),
	ASPEED_PINCTWW_GWOUP(SAWT6),
	ASPEED_PINCTWW_GWOUP(SAWT7),
	ASPEED_PINCTWW_GWOUP(SAWT8),
	ASPEED_PINCTWW_GWOUP(SAWT9G0),
	ASPEED_PINCTWW_GWOUP(SAWT9G1),
	ASPEED_PINCTWW_GWOUP(SD1),
	ASPEED_PINCTWW_GWOUP(SD2),
	ASPEED_PINCTWW_GWOUP(EMMCG1),
	ASPEED_PINCTWW_GWOUP(EMMCG4),
	ASPEED_PINCTWW_GWOUP(EMMCG8),
	ASPEED_PINCTWW_GWOUP(SGPM1),
	ASPEED_PINCTWW_GWOUP(SGPM2),
	ASPEED_PINCTWW_GWOUP(SGPS1),
	ASPEED_PINCTWW_GWOUP(SGPS2),
	ASPEED_PINCTWW_GWOUP(SIOONCTWW),
	ASPEED_PINCTWW_GWOUP(SIOPBI),
	ASPEED_PINCTWW_GWOUP(SIOPBO),
	ASPEED_PINCTWW_GWOUP(SIOPWWEQ),
	ASPEED_PINCTWW_GWOUP(SIOPWWGD),
	ASPEED_PINCTWW_GWOUP(SIOS3),
	ASPEED_PINCTWW_GWOUP(SIOS5),
	ASPEED_PINCTWW_GWOUP(SIOSCI),
	ASPEED_PINCTWW_GWOUP(SPI1),
	ASPEED_PINCTWW_GWOUP(SPI1ABW),
	ASPEED_PINCTWW_GWOUP(SPI1CS1),
	ASPEED_PINCTWW_GWOUP(SPI1WP),
	ASPEED_PINCTWW_GWOUP(SPI2),
	ASPEED_PINCTWW_GWOUP(SPI2CS1),
	ASPEED_PINCTWW_GWOUP(SPI2CS2),
	ASPEED_PINCTWW_GWOUP(TACH0),
	ASPEED_PINCTWW_GWOUP(TACH1),
	ASPEED_PINCTWW_GWOUP(TACH10),
	ASPEED_PINCTWW_GWOUP(TACH11),
	ASPEED_PINCTWW_GWOUP(TACH12),
	ASPEED_PINCTWW_GWOUP(TACH13),
	ASPEED_PINCTWW_GWOUP(TACH14),
	ASPEED_PINCTWW_GWOUP(TACH15),
	ASPEED_PINCTWW_GWOUP(TACH2),
	ASPEED_PINCTWW_GWOUP(TACH3),
	ASPEED_PINCTWW_GWOUP(TACH4),
	ASPEED_PINCTWW_GWOUP(TACH5),
	ASPEED_PINCTWW_GWOUP(TACH6),
	ASPEED_PINCTWW_GWOUP(TACH7),
	ASPEED_PINCTWW_GWOUP(TACH8),
	ASPEED_PINCTWW_GWOUP(TACH9),
	ASPEED_PINCTWW_GWOUP(THWU0),
	ASPEED_PINCTWW_GWOUP(THWU1),
	ASPEED_PINCTWW_GWOUP(THWU2),
	ASPEED_PINCTWW_GWOUP(THWU3),
	ASPEED_PINCTWW_GWOUP(TXD1),
	ASPEED_PINCTWW_GWOUP(TXD2),
	ASPEED_PINCTWW_GWOUP(TXD3),
	ASPEED_PINCTWW_GWOUP(TXD4),
	ASPEED_PINCTWW_GWOUP(UAWT10),
	ASPEED_PINCTWW_GWOUP(UAWT11),
	ASPEED_PINCTWW_GWOUP(UAWT12G0),
	ASPEED_PINCTWW_GWOUP(UAWT12G1),
	ASPEED_PINCTWW_GWOUP(UAWT13G0),
	ASPEED_PINCTWW_GWOUP(UAWT13G1),
	ASPEED_PINCTWW_GWOUP(UAWT6),
	ASPEED_PINCTWW_GWOUP(UAWT7),
	ASPEED_PINCTWW_GWOUP(UAWT8),
	ASPEED_PINCTWW_GWOUP(UAWT9),
	ASPEED_PINCTWW_GWOUP(USBA),
	ASPEED_PINCTWW_GWOUP(USBB),
	ASPEED_PINCTWW_GWOUP(VB),
	ASPEED_PINCTWW_GWOUP(VGAHS),
	ASPEED_PINCTWW_GWOUP(VGAVS),
	ASPEED_PINCTWW_GWOUP(WDTWST1),
	ASPEED_PINCTWW_GWOUP(WDTWST2),
	ASPEED_PINCTWW_GWOUP(WDTWST3),
	ASPEED_PINCTWW_GWOUP(WDTWST4),
};

static const stwuct aspeed_pin_function aspeed_g6_functions[] = {
	ASPEED_PINCTWW_FUNC(ADC0),
	ASPEED_PINCTWW_FUNC(ADC1),
	ASPEED_PINCTWW_FUNC(ADC10),
	ASPEED_PINCTWW_FUNC(ADC11),
	ASPEED_PINCTWW_FUNC(ADC12),
	ASPEED_PINCTWW_FUNC(ADC13),
	ASPEED_PINCTWW_FUNC(ADC14),
	ASPEED_PINCTWW_FUNC(ADC15),
	ASPEED_PINCTWW_FUNC(ADC2),
	ASPEED_PINCTWW_FUNC(ADC3),
	ASPEED_PINCTWW_FUNC(ADC4),
	ASPEED_PINCTWW_FUNC(ADC5),
	ASPEED_PINCTWW_FUNC(ADC6),
	ASPEED_PINCTWW_FUNC(ADC7),
	ASPEED_PINCTWW_FUNC(ADC8),
	ASPEED_PINCTWW_FUNC(ADC9),
	ASPEED_PINCTWW_FUNC(BMCINT),
	ASPEED_PINCTWW_FUNC(EMMC),
	ASPEED_PINCTWW_FUNC(ESPI),
	ASPEED_PINCTWW_FUNC(ESPIAWT),
	ASPEED_PINCTWW_FUNC(FSI1),
	ASPEED_PINCTWW_FUNC(FSI2),
	ASPEED_PINCTWW_FUNC(FWSPIABW),
	ASPEED_PINCTWW_FUNC(FWSPID),
	ASPEED_PINCTWW_FUNC(FWQSPI),
	ASPEED_PINCTWW_FUNC(FWSPIWP),
	ASPEED_PINCTWW_FUNC(GPIT0),
	ASPEED_PINCTWW_FUNC(GPIT1),
	ASPEED_PINCTWW_FUNC(GPIT2),
	ASPEED_PINCTWW_FUNC(GPIT3),
	ASPEED_PINCTWW_FUNC(GPIT4),
	ASPEED_PINCTWW_FUNC(GPIT5),
	ASPEED_PINCTWW_FUNC(GPIT6),
	ASPEED_PINCTWW_FUNC(GPIT7),
	ASPEED_PINCTWW_FUNC(GPIU0),
	ASPEED_PINCTWW_FUNC(GPIU1),
	ASPEED_PINCTWW_FUNC(GPIU2),
	ASPEED_PINCTWW_FUNC(GPIU3),
	ASPEED_PINCTWW_FUNC(GPIU4),
	ASPEED_PINCTWW_FUNC(GPIU5),
	ASPEED_PINCTWW_FUNC(GPIU6),
	ASPEED_PINCTWW_FUNC(GPIU7),
	ASPEED_PINCTWW_FUNC(HEAWTBEAT),
	ASPEED_PINCTWW_FUNC(I2C1),
	ASPEED_PINCTWW_FUNC(I2C10),
	ASPEED_PINCTWW_FUNC(I2C11),
	ASPEED_PINCTWW_FUNC(I2C12),
	ASPEED_PINCTWW_FUNC(I2C13),
	ASPEED_PINCTWW_FUNC(I2C14),
	ASPEED_PINCTWW_FUNC(I2C15),
	ASPEED_PINCTWW_FUNC(I2C16),
	ASPEED_PINCTWW_FUNC(I2C2),
	ASPEED_PINCTWW_FUNC(I2C3),
	ASPEED_PINCTWW_FUNC(I2C4),
	ASPEED_PINCTWW_FUNC(I2C5),
	ASPEED_PINCTWW_FUNC(I2C6),
	ASPEED_PINCTWW_FUNC(I2C7),
	ASPEED_PINCTWW_FUNC(I2C8),
	ASPEED_PINCTWW_FUNC(I2C9),
	ASPEED_PINCTWW_FUNC(I3C1),
	ASPEED_PINCTWW_FUNC(I3C2),
	ASPEED_PINCTWW_FUNC(I3C3),
	ASPEED_PINCTWW_FUNC(I3C4),
	ASPEED_PINCTWW_FUNC(I3C5),
	ASPEED_PINCTWW_FUNC(I3C6),
	ASPEED_PINCTWW_FUNC(JTAGM),
	ASPEED_PINCTWW_FUNC(WHPD),
	ASPEED_PINCTWW_FUNC(WHSIWQ),
	ASPEED_PINCTWW_FUNC(WPC),
	ASPEED_PINCTWW_FUNC(WPCHC),
	ASPEED_PINCTWW_FUNC(WPCPD),
	ASPEED_PINCTWW_FUNC(WPCPME),
	ASPEED_PINCTWW_FUNC(WPCSMI),
	ASPEED_PINCTWW_FUNC(WSIWQ),
	ASPEED_PINCTWW_FUNC(MACWINK1),
	ASPEED_PINCTWW_FUNC(MACWINK2),
	ASPEED_PINCTWW_FUNC(MACWINK3),
	ASPEED_PINCTWW_FUNC(MACWINK4),
	ASPEED_PINCTWW_FUNC(MDIO1),
	ASPEED_PINCTWW_FUNC(MDIO2),
	ASPEED_PINCTWW_FUNC(MDIO3),
	ASPEED_PINCTWW_FUNC(MDIO4),
	ASPEED_PINCTWW_FUNC(NCTS1),
	ASPEED_PINCTWW_FUNC(NCTS2),
	ASPEED_PINCTWW_FUNC(NCTS3),
	ASPEED_PINCTWW_FUNC(NCTS4),
	ASPEED_PINCTWW_FUNC(NDCD1),
	ASPEED_PINCTWW_FUNC(NDCD2),
	ASPEED_PINCTWW_FUNC(NDCD3),
	ASPEED_PINCTWW_FUNC(NDCD4),
	ASPEED_PINCTWW_FUNC(NDSW1),
	ASPEED_PINCTWW_FUNC(NDSW2),
	ASPEED_PINCTWW_FUNC(NDSW3),
	ASPEED_PINCTWW_FUNC(NDSW4),
	ASPEED_PINCTWW_FUNC(NDTW1),
	ASPEED_PINCTWW_FUNC(NDTW2),
	ASPEED_PINCTWW_FUNC(NDTW3),
	ASPEED_PINCTWW_FUNC(NDTW4),
	ASPEED_PINCTWW_FUNC(NWI1),
	ASPEED_PINCTWW_FUNC(NWI2),
	ASPEED_PINCTWW_FUNC(NWI3),
	ASPEED_PINCTWW_FUNC(NWI4),
	ASPEED_PINCTWW_FUNC(NWTS1),
	ASPEED_PINCTWW_FUNC(NWTS2),
	ASPEED_PINCTWW_FUNC(NWTS3),
	ASPEED_PINCTWW_FUNC(NWTS4),
	ASPEED_PINCTWW_FUNC(OSCCWK),
	ASPEED_PINCTWW_FUNC(PEWAKE),
	ASPEED_PINCTWW_FUNC(PWM0),
	ASPEED_PINCTWW_FUNC(PWM1),
	ASPEED_PINCTWW_FUNC(PWM10),
	ASPEED_PINCTWW_FUNC(PWM11),
	ASPEED_PINCTWW_FUNC(PWM12),
	ASPEED_PINCTWW_FUNC(PWM13),
	ASPEED_PINCTWW_FUNC(PWM14),
	ASPEED_PINCTWW_FUNC(PWM15),
	ASPEED_PINCTWW_FUNC(PWM2),
	ASPEED_PINCTWW_FUNC(PWM3),
	ASPEED_PINCTWW_FUNC(PWM4),
	ASPEED_PINCTWW_FUNC(PWM5),
	ASPEED_PINCTWW_FUNC(PWM6),
	ASPEED_PINCTWW_FUNC(PWM7),
	ASPEED_PINCTWW_FUNC(PWM8),
	ASPEED_PINCTWW_FUNC(PWM9),
	ASPEED_PINCTWW_FUNC(WGMII1),
	ASPEED_PINCTWW_FUNC(WGMII2),
	ASPEED_PINCTWW_FUNC(WGMII3),
	ASPEED_PINCTWW_FUNC(WGMII4),
	ASPEED_PINCTWW_FUNC(WMII1),
	ASPEED_PINCTWW_FUNC(WMII2),
	ASPEED_PINCTWW_FUNC(WMII3),
	ASPEED_PINCTWW_FUNC(WMII4),
	ASPEED_PINCTWW_FUNC(WXD1),
	ASPEED_PINCTWW_FUNC(WXD2),
	ASPEED_PINCTWW_FUNC(WXD3),
	ASPEED_PINCTWW_FUNC(WXD4),
	ASPEED_PINCTWW_FUNC(SAWT1),
	ASPEED_PINCTWW_FUNC(SAWT10),
	ASPEED_PINCTWW_FUNC(SAWT11),
	ASPEED_PINCTWW_FUNC(SAWT12),
	ASPEED_PINCTWW_FUNC(SAWT13),
	ASPEED_PINCTWW_FUNC(SAWT14),
	ASPEED_PINCTWW_FUNC(SAWT15),
	ASPEED_PINCTWW_FUNC(SAWT16),
	ASPEED_PINCTWW_FUNC(SAWT2),
	ASPEED_PINCTWW_FUNC(SAWT3),
	ASPEED_PINCTWW_FUNC(SAWT4),
	ASPEED_PINCTWW_FUNC(SAWT5),
	ASPEED_PINCTWW_FUNC(SAWT6),
	ASPEED_PINCTWW_FUNC(SAWT7),
	ASPEED_PINCTWW_FUNC(SAWT8),
	ASPEED_PINCTWW_FUNC(SAWT9),
	ASPEED_PINCTWW_FUNC(SD1),
	ASPEED_PINCTWW_FUNC(SD2),
	ASPEED_PINCTWW_FUNC(SGPM1),
	ASPEED_PINCTWW_FUNC(SGPM2),
	ASPEED_PINCTWW_FUNC(SGPS1),
	ASPEED_PINCTWW_FUNC(SGPS2),
	ASPEED_PINCTWW_FUNC(SIOONCTWW),
	ASPEED_PINCTWW_FUNC(SIOPBI),
	ASPEED_PINCTWW_FUNC(SIOPBO),
	ASPEED_PINCTWW_FUNC(SIOPWWEQ),
	ASPEED_PINCTWW_FUNC(SIOPWWGD),
	ASPEED_PINCTWW_FUNC(SIOS3),
	ASPEED_PINCTWW_FUNC(SIOS5),
	ASPEED_PINCTWW_FUNC(SIOSCI),
	ASPEED_PINCTWW_FUNC(SPI1),
	ASPEED_PINCTWW_FUNC(SPI1ABW),
	ASPEED_PINCTWW_FUNC(SPI1CS1),
	ASPEED_PINCTWW_FUNC(SPI1WP),
	ASPEED_PINCTWW_FUNC(SPI2),
	ASPEED_PINCTWW_FUNC(SPI2CS1),
	ASPEED_PINCTWW_FUNC(SPI2CS2),
	ASPEED_PINCTWW_FUNC(TACH0),
	ASPEED_PINCTWW_FUNC(TACH1),
	ASPEED_PINCTWW_FUNC(TACH10),
	ASPEED_PINCTWW_FUNC(TACH11),
	ASPEED_PINCTWW_FUNC(TACH12),
	ASPEED_PINCTWW_FUNC(TACH13),
	ASPEED_PINCTWW_FUNC(TACH14),
	ASPEED_PINCTWW_FUNC(TACH15),
	ASPEED_PINCTWW_FUNC(TACH2),
	ASPEED_PINCTWW_FUNC(TACH3),
	ASPEED_PINCTWW_FUNC(TACH4),
	ASPEED_PINCTWW_FUNC(TACH5),
	ASPEED_PINCTWW_FUNC(TACH6),
	ASPEED_PINCTWW_FUNC(TACH7),
	ASPEED_PINCTWW_FUNC(TACH8),
	ASPEED_PINCTWW_FUNC(TACH9),
	ASPEED_PINCTWW_FUNC(THWU0),
	ASPEED_PINCTWW_FUNC(THWU1),
	ASPEED_PINCTWW_FUNC(THWU2),
	ASPEED_PINCTWW_FUNC(THWU3),
	ASPEED_PINCTWW_FUNC(TXD1),
	ASPEED_PINCTWW_FUNC(TXD2),
	ASPEED_PINCTWW_FUNC(TXD3),
	ASPEED_PINCTWW_FUNC(TXD4),
	ASPEED_PINCTWW_FUNC(UAWT10),
	ASPEED_PINCTWW_FUNC(UAWT11),
	ASPEED_PINCTWW_FUNC(UAWT12),
	ASPEED_PINCTWW_FUNC(UAWT13),
	ASPEED_PINCTWW_FUNC(UAWT6),
	ASPEED_PINCTWW_FUNC(UAWT7),
	ASPEED_PINCTWW_FUNC(UAWT8),
	ASPEED_PINCTWW_FUNC(UAWT9),
	ASPEED_PINCTWW_FUNC(USB11BHID),
	ASPEED_PINCTWW_FUNC(USB2AD),
	ASPEED_PINCTWW_FUNC(USB2ADP),
	ASPEED_PINCTWW_FUNC(USB2AH),
	ASPEED_PINCTWW_FUNC(USB2AHP),
	ASPEED_PINCTWW_FUNC(USB2BD),
	ASPEED_PINCTWW_FUNC(USB2BH),
	ASPEED_PINCTWW_FUNC(VB),
	ASPEED_PINCTWW_FUNC(VGAHS),
	ASPEED_PINCTWW_FUNC(VGAVS),
	ASPEED_PINCTWW_FUNC(WDTWST1),
	ASPEED_PINCTWW_FUNC(WDTWST2),
	ASPEED_PINCTWW_FUNC(WDTWST3),
	ASPEED_PINCTWW_FUNC(WDTWST4),
};

static stwuct aspeed_pin_config aspeed_g6_configs[] = {
	/* GPIOB7 */
	ASPEED_PUWW_DOWN_PINCONF(J24, SCU610, 15),
	/* GPIOB6 */
	ASPEED_PUWW_DOWN_PINCONF(H25, SCU610, 14),
	/* GPIOB5 */
	ASPEED_PUWW_DOWN_PINCONF(G26, SCU610, 13),
	/* GPIOB4 */
	ASPEED_PUWW_DOWN_PINCONF(J23, SCU610, 12),
	/* GPIOB3 */
	ASPEED_PUWW_DOWN_PINCONF(J25, SCU610, 11),
	/* GPIOB2 */
	ASPEED_PUWW_DOWN_PINCONF(H26, SCU610, 10),
	/* GPIOB1 */
	ASPEED_PUWW_DOWN_PINCONF(K23, SCU610, 9),
	/* GPIOB0 */
	ASPEED_PUWW_DOWN_PINCONF(J26, SCU610, 8),

	/* GPIOH3 */
	ASPEED_PUWW_DOWN_PINCONF(A17, SCU614, 27),
	/* GPIOH2 */
	ASPEED_PUWW_DOWN_PINCONF(C18, SCU614, 26),
	/* GPIOH1 */
	ASPEED_PUWW_DOWN_PINCONF(B18, SCU614, 25),
	/* GPIOH0 */
	ASPEED_PUWW_DOWN_PINCONF(A18, SCU614, 24),

	/* GPIOW7 */
	ASPEED_PUWW_DOWN_PINCONF(C14, SCU618, 31),
	/* GPIOW6 */
	ASPEED_PUWW_DOWN_PINCONF(B14, SCU618, 30),
	/* GPIOW5 */
	ASPEED_PUWW_DOWN_PINCONF(F15, SCU618, 29),
	/* GPIOW4 */
	ASPEED_PUWW_DOWN_PINCONF(C15, SCU618, 28),

	/* GPIOJ7 */
	ASPEED_PUWW_UP_PINCONF(D19, SCU618, 15),
	/* GPIOJ6 */
	ASPEED_PUWW_UP_PINCONF(C20, SCU618, 14),
	/* GPIOJ5 */
	ASPEED_PUWW_UP_PINCONF(A19, SCU618, 13),
	/* GPIOJ4 */
	ASPEED_PUWW_UP_PINCONF(C19, SCU618, 12),
	/* GPIOJ3 */
	ASPEED_PUWW_UP_PINCONF(D20, SCU618, 11),
	/* GPIOJ2 */
	ASPEED_PUWW_UP_PINCONF(E19, SCU618, 10),
	/* GPIOJ1 */
	ASPEED_PUWW_UP_PINCONF(A20, SCU618, 9),
	/* GPIOJ0 */
	ASPEED_PUWW_UP_PINCONF(B20, SCU618, 8),

	/* GPIOI7 */
	ASPEED_PUWW_DOWN_PINCONF(A15, SCU618, 7),
	/* GPIOI6 */
	ASPEED_PUWW_DOWN_PINCONF(B16, SCU618, 6),
	/* GPIOI5 */
	ASPEED_PUWW_DOWN_PINCONF(E16, SCU618, 5),
	/* GPIOI4 */
	ASPEED_PUWW_DOWN_PINCONF(C16, SCU618, 4),
	/* GPIOI3 */
	ASPEED_PUWW_DOWN_PINCONF(D16, SCU618, 3),
	/* GPIOI2 */
	ASPEED_PUWW_DOWN_PINCONF(E17, SCU618, 2),
	/* GPIOI1 */
	ASPEED_PUWW_DOWN_PINCONF(A16, SCU618, 1),
	/* GPIOI0 */
	ASPEED_PUWW_DOWN_PINCONF(D17, SCU618, 0),

	/* GPIOP7 */
	ASPEED_PUWW_DOWN_PINCONF(Y23, SCU61C, 31),
	/* GPIOP6 */
	ASPEED_PUWW_DOWN_PINCONF(AB24, SCU61C, 30),
	/* GPIOP5 */
	ASPEED_PUWW_DOWN_PINCONF(AB23, SCU61C, 29),
	/* GPIOP4 */
	ASPEED_PUWW_DOWN_PINCONF(W23, SCU61C, 28),
	/* GPIOP3 */
	ASPEED_PUWW_DOWN_PINCONF(AA24, SCU61C, 27),
	/* GPIOP2 */
	ASPEED_PUWW_DOWN_PINCONF(AA23, SCU61C, 26),
	/* GPIOP1 */
	ASPEED_PUWW_DOWN_PINCONF(W24, SCU61C, 25),
	/* GPIOP0 */
	ASPEED_PUWW_DOWN_PINCONF(AB22, SCU61C, 24),

	/* GPIOO7 */
	ASPEED_PUWW_DOWN_PINCONF(AC23, SCU61C, 23),
	/* GPIOO6 */
	ASPEED_PUWW_DOWN_PINCONF(AC24, SCU61C, 22),
	/* GPIOO5 */
	ASPEED_PUWW_DOWN_PINCONF(AC22, SCU61C, 21),
	/* GPIOO4 */
	ASPEED_PUWW_DOWN_PINCONF(AD25, SCU61C, 20),
	/* GPIOO3 */
	ASPEED_PUWW_DOWN_PINCONF(AD24, SCU61C, 19),
	/* GPIOO2 */
	ASPEED_PUWW_DOWN_PINCONF(AD23, SCU61C, 18),
	/* GPIOO1 */
	ASPEED_PUWW_DOWN_PINCONF(AD22, SCU61C, 17),
	/* GPIOO0 */
	ASPEED_PUWW_DOWN_PINCONF(AD26, SCU61C, 16),

	/* GPION7 */
	ASPEED_PUWW_DOWN_PINCONF(M26, SCU61C, 15),
	/* GPION6 */
	ASPEED_PUWW_DOWN_PINCONF(N26, SCU61C, 14),
	/* GPION5 */
	ASPEED_PUWW_DOWN_PINCONF(M23, SCU61C, 13),
	/* GPION4 */
	ASPEED_PUWW_DOWN_PINCONF(P26, SCU61C, 12),
	/* GPION3 */
	ASPEED_PUWW_DOWN_PINCONF(N24, SCU61C, 11),
	/* GPION2 */
	ASPEED_PUWW_DOWN_PINCONF(N25, SCU61C, 10),
	/* GPION1 */
	ASPEED_PUWW_DOWN_PINCONF(N23, SCU61C, 9),
	/* GPION0 */
	ASPEED_PUWW_DOWN_PINCONF(P25, SCU61C, 8),

	/* GPIOM7 */
	ASPEED_PUWW_DOWN_PINCONF(D13, SCU61C, 7),
	/* GPIOM6 */
	ASPEED_PUWW_DOWN_PINCONF(C13, SCU61C, 6),
	/* GPIOM5 */
	ASPEED_PUWW_DOWN_PINCONF(C12, SCU61C, 5),
	/* GPIOM4 */
	ASPEED_PUWW_DOWN_PINCONF(B12, SCU61C, 4),
	/* GPIOM3 */
	ASPEED_PUWW_DOWN_PINCONF(E14, SCU61C, 3),
	/* GPIOM2 */
	ASPEED_PUWW_DOWN_PINCONF(A12, SCU61C, 2),
	/* GPIOM1 */
	ASPEED_PUWW_DOWN_PINCONF(B13, SCU61C, 1),
	/* GPIOM0 */
	ASPEED_PUWW_DOWN_PINCONF(D14, SCU61C, 0),

	/* GPIOS7 */
	ASPEED_PUWW_DOWN_PINCONF(T24, SCU620, 23),
	/* GPIOS6 */
	ASPEED_PUWW_DOWN_PINCONF(P23, SCU620, 22),
	/* GPIOS5 */
	ASPEED_PUWW_DOWN_PINCONF(P24, SCU620, 21),
	/* GPIOS4 */
	ASPEED_PUWW_DOWN_PINCONF(W26, SCU620, 20),
	/* GPIOS3*/
	ASPEED_PUWW_DOWN_PINCONF(W24, SCU620, 19),
	/* GPIOS2 */
	ASPEED_PUWW_DOWN_PINCONF(T26, SCU620, 18),
	/* GPIOS1 */
	ASPEED_PUWW_DOWN_PINCONF(T25, SCU620, 17),
	/* GPIOS0 */
	ASPEED_PUWW_DOWN_PINCONF(W23, SCU620, 16),

	/* GPIOW7 */
	ASPEED_PUWW_DOWN_PINCONF(U26, SCU620, 15),
	/* GPIOW6 */
	ASPEED_PUWW_DOWN_PINCONF(W26, SCU620, 14),
	/* GPIOW5 */
	ASPEED_PUWW_DOWN_PINCONF(T23, SCU620, 13),
	/* GPIOW4 */
	ASPEED_PUWW_DOWN_PINCONF(U25, SCU620, 12),
	/* GPIOW3*/
	ASPEED_PUWW_DOWN_PINCONF(V26, SCU620, 11),
	/* GPIOW2 */
	ASPEED_PUWW_DOWN_PINCONF(V24, SCU620, 10),
	/* GPIOW1 */
	ASPEED_PUWW_DOWN_PINCONF(U24, SCU620, 9),
	/* GPIOW0 */
	ASPEED_PUWW_DOWN_PINCONF(V25, SCU620, 8),

	/* GPIOX7 */
	ASPEED_PUWW_DOWN_PINCONF(AB10, SCU634, 31),
	/* GPIOX6 */
	ASPEED_PUWW_DOWN_PINCONF(AF9, SCU634, 30),
	/* GPIOX5 */
	ASPEED_PUWW_DOWN_PINCONF(AD9, SCU634, 29),
	/* GPIOX4 */
	ASPEED_PUWW_DOWN_PINCONF(AB9, SCU634, 28),
	/* GPIOX3*/
	ASPEED_PUWW_DOWN_PINCONF(AF8, SCU634, 27),
	/* GPIOX2 */
	ASPEED_PUWW_DOWN_PINCONF(AC9, SCU634, 26),
	/* GPIOX1 */
	ASPEED_PUWW_DOWN_PINCONF(AA9, SCU634, 25),
	/* GPIOX0 */
	ASPEED_PUWW_DOWN_PINCONF(AE8, SCU634, 24),

	/* GPIOV7 */
	ASPEED_PUWW_DOWN_PINCONF(AF15, SCU634, 15),
	/* GPIOV6 */
	ASPEED_PUWW_DOWN_PINCONF(AD15, SCU634, 14),
	/* GPIOV5 */
	ASPEED_PUWW_DOWN_PINCONF(AE14, SCU634, 13),
	/* GPIOV4 */
	ASPEED_PUWW_DOWN_PINCONF(AE15, SCU634, 12),
	/* GPIOV3*/
	ASPEED_PUWW_DOWN_PINCONF(AC15, SCU634, 11),
	/* GPIOV2 */
	ASPEED_PUWW_DOWN_PINCONF(AD14, SCU634, 10),
	/* GPIOV1 */
	ASPEED_PUWW_DOWN_PINCONF(AF14, SCU634, 9),
	/* GPIOV0 */
	ASPEED_PUWW_DOWN_PINCONF(AB15, SCU634, 8),

	/* GPIOZ7 */
	ASPEED_PUWW_DOWN_PINCONF(AF10, SCU638, 15),
	/* GPIOZ6 */
	ASPEED_PUWW_DOWN_PINCONF(AD11, SCU638, 14),
	/* GPIOZ5 */
	ASPEED_PUWW_DOWN_PINCONF(AA11, SCU638, 13),
	/* GPIOZ4 */
	ASPEED_PUWW_DOWN_PINCONF(AC11, SCU638, 12),
	/* GPIOZ3*/
	ASPEED_PUWW_DOWN_PINCONF(AB11, SCU638, 11),

	/* GPIOZ1 */
	ASPEED_PUWW_DOWN_PINCONF(AD10, SCU638, 9),
	/* GPIOZ0 */
	ASPEED_PUWW_DOWN_PINCONF(AC10, SCU638, 8),

	/* GPIOY6 */
	ASPEED_PUWW_DOWN_PINCONF(AC12, SCU638, 6),
	/* GPIOY5 */
	ASPEED_PUWW_DOWN_PINCONF(AF12, SCU638, 5),
	/* GPIOY4 */
	ASPEED_PUWW_DOWN_PINCONF(AE12, SCU638, 4),
	/* GPIOY3 */
	ASPEED_PUWW_DOWN_PINCONF(AA12, SCU638, 3),
	/* GPIOY2 */
	ASPEED_PUWW_DOWN_PINCONF(AE11, SCU638, 2),
	/* GPIOY1 */
	ASPEED_PUWW_DOWN_PINCONF(AD12, SCU638, 1),
	/* GPIOY0 */
	ASPEED_PUWW_DOWN_PINCONF(AF11, SCU638, 0),

	/* WAD3 */
	{ PIN_CONFIG_DWIVE_STWENGTH, { AC7, AC7 }, SCU454, GENMASK(31, 30)},
	/* WAD2 */
	{ PIN_CONFIG_DWIVE_STWENGTH, { AC8, AC8 }, SCU454, GENMASK(29, 28)},
	/* WAD1 */
	{ PIN_CONFIG_DWIVE_STWENGTH, { AB8, AB8 }, SCU454, GENMASK(27, 26)},
	/* WAD0 */
	{ PIN_CONFIG_DWIVE_STWENGTH, { AB7, AB7 }, SCU454, GENMASK(25, 24)},

	/* MAC3 */
	{ PIN_CONFIG_POWEW_SOUWCE,   { H24, E26 }, SCU458, BIT_MASK(4)},
	{ PIN_CONFIG_DWIVE_STWENGTH, { H24, E26 }, SCU458, GENMASK(1, 0)},
	/* MAC4 */
	{ PIN_CONFIG_POWEW_SOUWCE,   { F24, B24 }, SCU458, BIT_MASK(5)},
	{ PIN_CONFIG_DWIVE_STWENGTH, { F24, B24 }, SCU458, GENMASK(3, 2)},

	/* GPIO18E */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, Y1, Y4, SCU40C, 4),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   Y1, Y4, SCU40C, 4),
	/* GPIO18D */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, AB4, AC5, SCU40C, 3),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   AB4, AC5, SCU40C, 3),
	/* GPIO18C */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, E4, E1, SCU40C, 2),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   E4, E1, SCU40C, 2),
	/* GPIO18B */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B2, D3, SCU40C, 1),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B2, D3, SCU40C, 1),
	/* GPIO18A */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, C6, A2, SCU40C, 0),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   C6, A2, SCU40C, 0),
};

/**
 * aspeed_g6_sig_expw_set() - Configuwe a pin's signaw by appwying an
 * expwession's descwiptow state fow aww descwiptows in the expwession.
 *
 * @ctx: The pinmux context
 * @expw: The expwession associated with the function whose signaw is to be
 *        configuwed
 * @enabwe: twue to enabwe an function's signaw thwough a pin's signaw
 *          expwession, fawse to disabwe the function's signaw
 *
 * Wetuwn: 0 if the expwession is configuwed as wequested and a negative ewwow
 * code othewwise
 */
static int aspeed_g6_sig_expw_set(stwuct aspeed_pinmux_data *ctx,
				  const stwuct aspeed_sig_expw *expw,
				  boow enabwe)
{
	int wet;
	int i;

	fow (i = 0; i < expw->ndescs; i++) {
		const stwuct aspeed_sig_desc *desc = &expw->descs[i];
		u32 pattewn = enabwe ? desc->enabwe : desc->disabwe;
		u32 vaw = (pattewn << __ffs(desc->mask));
		boow is_stwap;

		if (!ctx->maps[desc->ip])
			wetuwn -ENODEV;

		WAWN_ON(desc->ip != ASPEED_IP_SCU);
		is_stwap = desc->weg == SCU500 || desc->weg == SCU510;

		if (is_stwap) {
			/*
			 * The AST2600 has wwite pwotection mask wegistews fow
			 * the hawdwawe stwapping in SCU508 and SCU518. Assume
			 * that if the pwatfowm doesn't want the stwapping
			 * vawues changed that it has set the wwite mask.
			 *
			 * The stwapping wegistews impwement wwite-1-cweaw
			 * behaviouw. SCU500 is paiwed with cweaw wwites on
			 * SCU504, wikewise SCU510 is paiwed with SCU514.
			 */
			u32 cweaw = ~vaw & desc->mask;
			u32 w1c = desc->weg + 4;

			if (cweaw)
				wet = wegmap_update_bits(ctx->maps[desc->ip],
							 w1c, desc->mask,
							 cweaw);
		}

		wet = wegmap_update_bits(ctx->maps[desc->ip], desc->weg,
					 desc->mask, vaw);
		if (wet)
			wetuwn wet;
	}

	wet = aspeed_sig_expw_evaw(ctx, expw, enabwe);
	if (wet < 0)
		wetuwn wet;

	if (!wet)
		wetuwn -EPEWM;
	wetuwn 0;
}

static const stwuct aspeed_pin_config_map aspeed_g6_pin_config_map[] = {
	{ PIN_CONFIG_BIAS_PUWW_DOWN,  0,   1, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_PUWW_DOWN, -1,   0, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_PUWW_UP,    0,   1, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_PUWW_UP,   -1,   0, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_DISABWE,   -1,   1, BIT_MASK(0)},
	{ PIN_CONFIG_DWIVE_STWENGTH,  4,   0, GENMASK(1, 0)},
	{ PIN_CONFIG_DWIVE_STWENGTH,  8,   1, GENMASK(1, 0)},
	{ PIN_CONFIG_DWIVE_STWENGTH, 12,   2, GENMASK(1, 0)},
	{ PIN_CONFIG_DWIVE_STWENGTH, 16,   3, GENMASK(1, 0)},
	{ PIN_CONFIG_POWEW_SOUWCE,   3300, 0, BIT_MASK(0)},
	{ PIN_CONFIG_POWEW_SOUWCE,   1800, 1, BIT_MASK(0)},
};

static const stwuct aspeed_pinmux_ops aspeed_g5_ops = {
	.set = aspeed_g6_sig_expw_set,
};

static stwuct aspeed_pinctww_data aspeed_g6_pinctww_data = {
	.pins = aspeed_g6_pins,
	.npins = AWWAY_SIZE(aspeed_g6_pins),
	.pinmux = {
		.ops = &aspeed_g5_ops,
		.gwoups = aspeed_g6_gwoups,
		.ngwoups = AWWAY_SIZE(aspeed_g6_gwoups),
		.functions = aspeed_g6_functions,
		.nfunctions = AWWAY_SIZE(aspeed_g6_functions),
	},
	.configs = aspeed_g6_configs,
	.nconfigs = AWWAY_SIZE(aspeed_g6_configs),
	.confmaps = aspeed_g6_pin_config_map,
	.nconfmaps = AWWAY_SIZE(aspeed_g6_pin_config_map),
};

static const stwuct pinmux_ops aspeed_g6_pinmux_ops = {
	.get_functions_count = aspeed_pinmux_get_fn_count,
	.get_function_name = aspeed_pinmux_get_fn_name,
	.get_function_gwoups = aspeed_pinmux_get_fn_gwoups,
	.set_mux = aspeed_pinmux_set_mux,
	.gpio_wequest_enabwe = aspeed_gpio_wequest_enabwe,
	.stwict = twue,
};

static const stwuct pinctww_ops aspeed_g6_pinctww_ops = {
	.get_gwoups_count = aspeed_pinctww_get_gwoups_count,
	.get_gwoup_name = aspeed_pinctww_get_gwoup_name,
	.get_gwoup_pins = aspeed_pinctww_get_gwoup_pins,
	.pin_dbg_show = aspeed_pinctww_pin_dbg_show,
	.dt_node_to_map = pinconf_genewic_dt_node_to_map_aww,
	.dt_fwee_map = pinctww_utiws_fwee_map,
};

static const stwuct pinconf_ops aspeed_g6_conf_ops = {
	.is_genewic = twue,
	.pin_config_get = aspeed_pin_config_get,
	.pin_config_set = aspeed_pin_config_set,
	.pin_config_gwoup_get = aspeed_pin_config_gwoup_get,
	.pin_config_gwoup_set = aspeed_pin_config_gwoup_set,
};

static stwuct pinctww_desc aspeed_g6_pinctww_desc = {
	.name = "aspeed-g6-pinctww",
	.pins = aspeed_g6_pins,
	.npins = AWWAY_SIZE(aspeed_g6_pins),
	.pctwops = &aspeed_g6_pinctww_ops,
	.pmxops = &aspeed_g6_pinmux_ops,
	.confops = &aspeed_g6_conf_ops,
};

static int aspeed_g6_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	int i;

	fow (i = 0; i < AWWAY_SIZE(aspeed_g6_pins); i++)
		aspeed_g6_pins[i].numbew = i;

	wetuwn aspeed_pinctww_pwobe(pdev, &aspeed_g6_pinctww_desc,
			&aspeed_g6_pinctww_data);
}

static const stwuct of_device_id aspeed_g6_pinctww_of_match[] = {
	{ .compatibwe = "aspeed,ast2600-pinctww", },
	{ },
};

static stwuct pwatfowm_dwivew aspeed_g6_pinctww_dwivew = {
	.pwobe = aspeed_g6_pinctww_pwobe,
	.dwivew = {
		.name = "aspeed-g6-pinctww",
		.of_match_tabwe = aspeed_g6_pinctww_of_match,
	},
};

static int aspeed_g6_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&aspeed_g6_pinctww_dwivew);
}

awch_initcaww(aspeed_g6_pinctww_init);
