#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12580dfc0 .scope module, "pipelined_multiplier_tb" "pipelined_multiplier_tb" 2 3;
 .timescale -9 -12;
P_0x12580deb0 .param/l "N" 0 2 5, +C4<00000000000000000000000000000100>;
v0x12581ee10_0 .var "a", 3 0;
v0x12581eee0_0 .var "b", 3 0;
v0x12581ef70_0 .var "clk", 0 0;
v0x12581f020_0 .var/i "errors", 31 0;
v0x12581f0b0_0 .var/i "expected", 31 0;
v0x12581f190_0 .var/i "i", 31 0;
v0x12581f240_0 .var "in_valid", 0 0;
v0x12581f2d0_0 .net "out_valid", 0 0, v0x12581ea20_0;  1 drivers
v0x12581f380_0 .net "product", 7 0, v0x12581eac0_0;  1 drivers
v0x12581f4b0_0 .var "rst", 0 0;
E_0x12580e170 .event anyedge, v0x12581ea20_0;
S_0x12580e1f0 .scope module, "uut" "pipelined_multiplier" 2 13, 3 3 0, S_0x12580dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 8 "product";
    .port_info 6 /OUTPUT 1 "out_valid";
P_0x12580e1b0 .param/l "N" 0 3 5, +C4<00000000000000000000000000000100>;
v0x12580e5b0_0 .net "a", 3 0, v0x12581ee10_0;  1 drivers
v0x12581e670 .array "a_pipe", 4 0, 7 0;
v0x12581e710_0 .net "b", 3 0, v0x12581eee0_0;  1 drivers
v0x12581e7a0 .array "b_pipe", 4 0, 3 0;
v0x12581e830_0 .net "clk", 0 0, v0x12581ef70_0;  1 drivers
v0x12581e8d0_0 .var/i "i", 31 0;
v0x12581e980_0 .net "in_valid", 0 0, v0x12581f240_0;  1 drivers
v0x12581ea20_0 .var "out_valid", 0 0;
v0x12581eac0_0 .var "product", 7 0;
v0x12581ebd0_0 .net "rst", 0 0, v0x12581f4b0_0;  1 drivers
v0x12581ec70 .array "sum_reg", 4 0, 7 0;
v0x12581ed10 .array "valid_pipe", 4 0, 0 0;
E_0x12580e560 .event posedge, v0x12581e830_0;
    .scope S_0x12580e1f0;
T_0 ;
    %wait E_0x12580e560;
    %load/vec4 v0x12581ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12581e8d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x12581e8d0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x12581e8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ec70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x12581e8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e670, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x12581e8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e7a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12581e8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ed10, 0, 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12581e8d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12581eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12581ea20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12581e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ec70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x12580e5b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e670, 0, 4;
    %load/vec4 v0x12581e710_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e7a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ed10, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ec70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e670, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e7a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ed10, 0, 4;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12581e8d0_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x12581e8d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.7, 5;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581e7a0, 4;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581ec70, 4;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581e670, 4;
    %add;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ec70, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581ec70, 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ec70, 0, 4;
T_0.9 ;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581e670, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e670, 0, 4;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581e7a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581e7a0, 0, 4;
    %ix/getv/s 4, v0x12581e8d0_0;
    %load/vec4a v0x12581ed10, 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12581ed10, 0, 4;
    %load/vec4 v0x12581e8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12581e8d0_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12581ec70, 4;
    %assign/vec4 v0x12581eac0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12581ed10, 4;
    %assign/vec4 v0x12581ea20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12580dfc0;
T_1 ;
    %vpi_call 2 28 "$dumpfile", "pipelined_multiplier.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12580dfc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12581ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12581f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12581f240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12581ee10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12581eee0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12581f020_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12581f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12581f190_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x12581f190_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x12581f190_0;
    %pad/s 4;
    %store/vec4 v0x12581ee10_0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x12581f190_0;
    %sub;
    %pad/s 4;
    %store/vec4 v0x12581eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12581f240_0, 0, 1;
    %load/vec4 v0x12581ee10_0;
    %pad/u 32;
    %load/vec4 v0x12581eee0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x12581f0b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12581f240_0, 0, 1;
T_1.2 ;
    %load/vec4 v0x12581f2d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x12580e170;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x12581f380_0;
    %pad/u 32;
    %load/vec4 v0x12581f0b0_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 52 "$display", "Mismatch: a=%0d b=%0d => got %0d, expected %0d", v0x12581ee10_0, v0x12581eee0_0, v0x12581f380_0, v0x12581f0b0_0 {0 0 0};
    %load/vec4 v0x12581f020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12581f020_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 55 "$display", "PASS: a=%0d b=%0d => product=%0d", v0x12581ee10_0, v0x12581eee0_0, v0x12581f380_0 {0 0 0};
T_1.5 ;
    %delay 10000, 0;
    %load/vec4 v0x12581f190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12581f190_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 60 "$display", "Test complete. Errors = %0d", v0x12581f020_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12580dfc0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x12581ef70_0;
    %inv;
    %store/vec4 v0x12581ef70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipelined_multiplier_tb.v";
    "pipelined_multiplier.v";
