Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sun Sep  1 21:54:51 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CanMaster_timing_summary_routed.rpt -pb CanMaster_timing_summary_routed.pb -rpx CanMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : CanMaster
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: BSP/BTL/canClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.342     -132.017                     22                  859        0.149        0.000                      0                  859        2.000        0.000                       0                   421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      112.830        0.000                      0                  839        0.150        0.000                      0                  839       62.000        0.000                       0                   401  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                -5.635      -24.627                      8                   14        0.317        0.000                      0                   14        3.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -8.148      -44.826                      6                    6        2.316        0.000                      0                    6  
clk_out1_clk_wiz_0  sys_clk_pin             -10.342      -87.191                     16                   16        0.149        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      112.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             112.830ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 2.057ns (17.898%)  route 9.436ns (82.102%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.135     9.397    BSP/BTL_n_0
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[13]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[13]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                112.830    

Slack (MET) :             112.830ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 2.057ns (17.898%)  route 9.436ns (82.102%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.135     9.397    BSP/BTL_n_0
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[15]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[15]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                112.830    

Slack (MET) :             112.830ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 2.057ns (17.898%)  route 9.436ns (82.102%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.135     9.397    BSP/BTL_n_0
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[27]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[27]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                112.830    

Slack (MET) :             112.830ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 2.057ns (17.898%)  route 9.436ns (82.102%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.135     9.397    BSP/BTL_n_0
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[3]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                112.830    

Slack (MET) :             112.869ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 2.057ns (18.109%)  route 9.302ns (81.891%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.001     9.263    BSP/BTL_n_0
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[17]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524   122.132    BSP/transmitBitStuffingCounter_reg[17]
  -------------------------------------------------------------------
                         required time                        122.132    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                112.869    

Slack (MET) :             112.869ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 2.057ns (18.109%)  route 9.302ns (81.891%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.001     9.263    BSP/BTL_n_0
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[31]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524   122.132    BSP/transmitBitStuffingCounter_reg[31]
  -------------------------------------------------------------------
                         required time                        122.132    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                112.869    

Slack (MET) :             112.869ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 2.057ns (18.109%)  route 9.302ns (81.891%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.001     9.263    BSP/BTL_n_0
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[5]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524   122.132    BSP/transmitBitStuffingCounter_reg[5]
  -------------------------------------------------------------------
                         required time                        122.132    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                112.869    

Slack (MET) :             112.869ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 2.057ns (18.109%)  route 9.302ns (81.891%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.001     9.263    BSP/BTL_n_0
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X42Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[9]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524   122.132    BSP/transmitBitStuffingCounter_reg[9]
  -------------------------------------------------------------------
                         required time                        122.132    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                112.869    

Slack (MET) :             112.890ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 2.057ns (18.085%)  route 9.317ns (81.915%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.676ns = ( 122.324 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.017     9.278    BSP/BTL_n_0
    SLICE_X38Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.576   122.324    BSP/clk_out1
    SLICE_X38Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[30]/C
                         clock pessimism              0.554   122.878    
                         clock uncertainty           -0.186   122.692    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   122.168    BSP/transmitBitStuffingCounter_reg[30]
  -------------------------------------------------------------------
                         required time                        122.168    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                112.890    

Slack (MET) :             112.892ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 2.057ns (17.940%)  route 9.409ns (82.060%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 122.323 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.754    -2.096    BSP/clk_out1
    SLICE_X36Y7          FDRE                                         r  BSP/transmitPackageCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.640 r  BSP/transmitPackageCounter_reg[11]/Q
                         net (fo=3, routed)           1.074    -0.566    BSP/transmitPackageCounter_reg_n_0_[11]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    -0.442 r  BSP/transmitPackageCounter[3]_i_32/O
                         net (fo=1, routed)           0.944     0.502    BSP/transmitPackageCounter[3]_i_32_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  BSP/transmitPackageCounter[3]_i_18/O
                         net (fo=5, routed)           0.581     1.208    BSP/transmitPackageCounter[3]_i_18_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     1.332 r  BSP/transmitPackageCounter[3]_i_7/O
                         net (fo=50, routed)          1.674     3.006    BSP/transmitPackageCounter[3]_i_7_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.130 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.557 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.977     4.533    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.306     4.839 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           1.195     6.034    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.158 r  BSP/transmitBitStuffingCounter[31]_i_11/O
                         net (fo=2, routed)           1.186     7.345    BSP/transmitBitStuffingCounter[31]_i_11_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.124     7.469 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.669     8.138    BSP/BTL/transmitBitStuffingCounter_reg[31]_1
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.108     9.370    BSP/BTL_n_0
    SLICE_X39Y11         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.575   122.323    BSP/clk_out1
    SLICE_X39Y11         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[24]/C
                         clock pessimism              0.554   122.877    
                         clock uncertainty           -0.186   122.691    
    SLICE_X39Y11         FDRE (Setup_fdre_C_R)       -0.429   122.262    BSP/transmitBitStuffingCounter_reg[24]
  -------------------------------------------------------------------
                         required time                        122.262    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                112.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X27Y1          FDRE                                         r  BSP/receiveFrame_reg[Data][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][3][2]/Q
                         net (fo=2, routed)           0.069    -0.543    BSP/receiveFrame_reg[Data_n_0_][3][2]
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][2]/C
                         clock pessimism              0.435    -0.741    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.047    -0.694    BSP/receivePackage_reg[Data][3][2]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[StdId][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[StdId][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X31Y0          FDRE                                         r  BSP/receiveFrame_reg[StdId][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[StdId][2]/Q
                         net (fo=2, routed)           0.112    -0.501    BSP/receiveFrame_reg[StdId][2]
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[StdId][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[StdId][2]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.076    -0.662    BSP/receivePackage_reg[StdId][2]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.593    -0.727    BSP/clk_out1
    SLICE_X40Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  BSP/var_CalculatedCrc_reg[8]__0/Q
                         net (fo=2, routed)           0.131    -0.455    BSP/var_CalculatedCrc_reg[8]__0_n_0
    SLICE_X39Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.860    -1.150    BSP/clk_out1
    SLICE_X39Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/C
                         clock pessimism              0.457    -0.693    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.072    -0.621    BSP/var_CalculatedCrc_reg[9]__0
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X26Y0          FDRE                                         r  BSP/receiveFrame_reg[Data][3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][3][7]/Q
                         net (fo=2, routed)           0.126    -0.487    BSP/receiveFrame_reg[Data_n_0_][3][7]
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][7]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.076    -0.662    BSP/receivePackage_reg[Data][3][7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.593    -0.727    BSP/clk_out1
    SLICE_X40Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  BSP/var_CalculatedCrc_reg[10]__0/Q
                         net (fo=2, routed)           0.130    -0.456    BSP/var_CalculatedCrc_reg[10]__0_n_0
    SLICE_X38Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.860    -1.150    BSP/clk_out1
    SLICE_X38Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/C
                         clock pessimism              0.457    -0.693    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.059    -0.634    BSP/var_CalculatedCrc_reg[11]__0
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.565    -0.755    BSP/clk_out1
    SLICE_X29Y3          FDRE                                         r  BSP/receiveFrame_reg[Data][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  BSP/receiveFrame_reg[Data][1][3]/Q
                         net (fo=2, routed)           0.123    -0.491    BSP/receiveFrame_reg[Data_n_0_][1][3]
    SLICE_X29Y4          FDRE                                         r  BSP/receivePackage_reg[Data][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.833    -1.177    BSP/clk_out1
    SLICE_X29Y4          FDRE                                         r  BSP/receivePackage_reg[Data][1][3]/C
                         clock pessimism              0.438    -0.739    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.070    -0.669    BSP/receivePackage_reg[Data][1][3]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X26Y0          FDRE                                         r  BSP/receiveFrame_reg[Data][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][3][6]/Q
                         net (fo=2, routed)           0.125    -0.488    BSP/receiveFrame_reg[Data_n_0_][3][6]
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][6]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.071    -0.667    BSP/receivePackage_reg[Data][3][6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.320%)  route 0.110ns (36.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.593    -0.727    BSP/clk_out1
    SLICE_X37Y0          FDSE                                         r  BSP/var_CalculatedCrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDSE (Prop_fdse_C_Q)         0.141    -0.586 r  BSP/var_CalculatedCrc_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.476    BSP/p_1_in__0[2]
    SLICE_X36Y0          LUT5 (Prop_lut5_I4_O)        0.049    -0.427 r  BSP/var_CalculatedCrc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    BSP/var_CalculatedCrc[2]_i_1_n_0
    SLICE_X36Y0          FDSE                                         r  BSP/var_CalculatedCrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.862    -1.148    BSP/clk_out1
    SLICE_X36Y0          FDSE                                         r  BSP/var_CalculatedCrc_reg[2]/C
                         clock pessimism              0.434    -0.714    
    SLICE_X36Y0          FDSE (Hold_fdse_C_D)         0.104    -0.610    BSP/var_CalculatedCrc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.508%)  route 0.127ns (40.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.591    -0.729    BSP/clk_out1
    SLICE_X39Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  BSP/var_CalculatedCrc_reg[9]__0/Q
                         net (fo=2, routed)           0.127    -0.461    BSP/var_CalculatedCrc_reg[9]__0_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.416 r  BSP/var_CalculatedCrc[10]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.416    BSP/var_CalculatedCrc[10]__0_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.862    -1.148    BSP/clk_out1
    SLICE_X40Y7          FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/C
                         clock pessimism              0.457    -0.691    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.091    -0.600    BSP/var_CalculatedCrc_reg[10]__0
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X30Y0          FDRE                                         r  BSP/receiveFrame_reg[Data][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.590 r  BSP/receiveFrame_reg[Data][4][7]/Q
                         net (fo=2, routed)           0.110    -0.480    BSP/receiveFrame_reg[Data_n_0_][4][7]
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][4][7]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.072    -0.666    BSP/receivePackage_reg[Data][4][7]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X21Y43     BSP/BTL/canClockCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X21Y43     BSP/BTL/canClockCounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X21Y43     BSP/BTL/canClockCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X21Y44     BSP/BTL/canClockCounter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X20Y47     BSP/BTL/canClock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X42Y5      BSP/bitStuffingCounter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X42Y5      BSP/bitStuffingCounter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X42Y5      BSP/bitStuffingCounter_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X38Y1      BSP/receiveFrameEnum_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X25Y3      BSP/receivePackageCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X25Y3      BSP/receivePackageCounter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X33Y10     BSP/sig_start_sampleTransmit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y9      BSP/sig_transmitIT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y9      BSP/transmitBitStuffingCounter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X43Y10     BSP/transmitBitStuffingCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y9      BSP/transmitBitStuffingCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X40Y9      BSP/transmitBitStuffingCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X34Y10     BSP/transmitDataByteCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X20Y47     BSP/BTL/canClock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y5      BSP/bitStuffingCounter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y5      BSP/bitStuffingCounter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y5      BSP/bitStuffingCounter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y5      BSP/bitStuffingCounter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y6      BSP/bitStuffingCounter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y6      BSP/bitStuffingCounter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y6      BSP/bitStuffingCounter_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y6      BSP/bitStuffingCounter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X42Y0      BSP/bitStuffingCounter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -5.635ns,  Total Violation      -24.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.635ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 0.828ns (6.295%)  route 12.325ns (93.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 12.149 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.441     5.567    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.124     5.691 f  BSP/led[2]_i_6/O
                         net (fo=1, routed)           2.049     7.739    BSP/led[2]_i_6_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.863 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           2.710    10.573    BSP/led[2]_i_4_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.697 r  BSP/led[2]_i_2/O
                         net (fo=1, routed)           7.126    17.823    BSP_n_13
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.728    12.149    sys_clock_IBUF
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.280    12.429    
                         clock uncertainty           -0.035    12.393    
    SLICE_X27Y2          FDSE (Setup_fdse_C_CE)      -0.205    12.188    led_reg[2]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 -5.635    

Slack (VIOLATED) :        -5.204ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 0.828ns (6.625%)  route 11.670ns (93.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 12.149 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.441     5.567    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.124     5.691 f  BSP/led[2]_i_6/O
                         net (fo=1, routed)           2.049     7.739    BSP/led[2]_i_6_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.863 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           1.923     9.786    BSP/led[2]_i_4_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.910 r  BSP/led[2]_i_1/O
                         net (fo=1, routed)           7.258    17.168    BSP_n_7
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.728    12.149    sys_clock_IBUF
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.280    12.429    
                         clock uncertainty           -0.035    12.393    
    SLICE_X27Y2          FDSE (Setup_fdse_C_S)       -0.429    11.964    led_reg[2]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                 -5.204    

Slack (VIOLATED) :        -4.650ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.907ns  (logic 0.828ns (6.954%)  route 11.079ns (93.046%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 12.112 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.600     5.725    BSP/sig_receiveITPRev
    SLICE_X26Y0          LUT4 (Prop_lut4_I1_O)        0.124     5.849 f  BSP/led[1]_i_4/O
                         net (fo=1, routed)           1.713     7.562    BSP/led[1]_i_4_n_0
    SLICE_X26Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  BSP/led[1]_i_3/O
                         net (fo=2, routed)           2.868    10.554    BSP/led[1]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.678 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           5.899    16.577    BSP_n_8
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.691    12.112    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.280    12.392    
                         clock uncertainty           -0.035    12.356    
    SLICE_X29Y2          FDSE (Setup_fdse_C_S)       -0.429    11.927    led_reg[1]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -4.650    

Slack (VIOLATED) :        -4.214ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 0.828ns (7.080%)  route 10.867ns (92.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 12.112 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.600     5.725    BSP/sig_receiveITPRev
    SLICE_X26Y0          LUT4 (Prop_lut4_I1_O)        0.124     5.849 f  BSP/led[1]_i_4/O
                         net (fo=1, routed)           1.713     7.562    BSP/led[1]_i_4_n_0
    SLICE_X26Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  BSP/led[1]_i_3/O
                         net (fo=2, routed)           2.465    10.151    BSP/led[1]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.275 r  BSP/led[1]_i_2/O
                         net (fo=1, routed)           6.090    16.365    BSP_n_12
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.691    12.112    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.280    12.392    
                         clock uncertainty           -0.035    12.356    
    SLICE_X29Y2          FDSE (Setup_fdse_C_CE)      -0.205    12.151    led_reg[1]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -16.365    
  -------------------------------------------------------------------
                         slack                                 -4.214    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 0.580ns (6.363%)  route 8.535ns (93.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 12.138 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.594     5.719    BSP/sig_receiveITPRev
    SLICE_X26Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           7.942    13.785    BSP_n_9
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.717    12.138    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.432    12.569    
                         clock uncertainty           -0.035    12.534    
    SLICE_X26Y3          FDSE (Setup_fdse_C_S)       -0.429    12.105    led_reg[0]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 0.580ns (6.343%)  route 8.565ns (93.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 12.138 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.598     5.723    BSP/sig_receiveITPRev
    SLICE_X26Y3          LUT6 (Prop_lut6_I4_O)        0.124     5.847 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           7.967    13.814    BSP_n_11
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.717    12.138    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.432    12.569    
                         clock uncertainty           -0.035    12.534    
    SLICE_X26Y3          FDSE (Setup_fdse_C_CE)      -0.205    12.329    led_reg[0]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 0.704ns (8.387%)  route 7.690ns (91.613%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 12.033 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.932     6.058    BSP/sig_receiveITPRev
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.182 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           2.505     8.687    BSP/led[3]_i_6_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.811 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           4.253    13.064    BSP_n_6
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.612    12.033    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.345    12.377    
                         clock uncertainty           -0.035    12.342    
    SLICE_X30Y2          FDSE (Setup_fdse_C_S)       -0.524    11.818    led_reg[3]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 0.704ns (8.782%)  route 7.312ns (91.218%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 12.033 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.178     4.670    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     5.126 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.932     6.058    BSP/sig_receiveITPRev
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.182 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           2.324     8.505    BSP/led[3]_i_6_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.629 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           4.057    12.686    BSP_n_5
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.612    12.033    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.345    12.377    
                         clock uncertainty           -0.035    12.342    
    SLICE_X30Y2          FDSE (Setup_fdse_C_CE)      -0.169    12.173    led_reg[3]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.704ns (16.625%)  route 3.531ns (83.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 11.699 - 8.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.863     4.354    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.493     5.304    beforeSw[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.428 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.412     5.840    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.964 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.625     8.589    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.278    11.699    sys_clock_IBUF
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.280    11.979    
                         clock uncertainty           -0.035    11.944    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.739    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.704ns (16.545%)  route 3.551ns (83.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.863     4.354    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.493     5.304    beforeSw[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.428 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.412     5.840    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.964 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.646     8.610    sig_transmitPackage_reg[Data][3]0
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.358    11.779    sys_clock_IBUF
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.374    12.152    
                         clock uncertainty           -0.035    12.117    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.912    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  3.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sig_transmitITPrev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.538%)  route 0.221ns (49.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.217     1.476    sys_clock_IBUF
    SLICE_X35Y11         FDRE                                         r  sig_transmitITPrev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  sig_transmitITPrev_reg/Q
                         net (fo=1, routed)           0.221     1.825    BSP/sig_transmitITPrev
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.098     1.923 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     1.923    BSP_n_0
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.401     1.848    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism             -0.334     1.514    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.092     1.606    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.643%)  route 0.264ns (53.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.225     1.484    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.142     1.768    beforeSw[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.122     1.934    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.979 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000     1.979    BSP_n_4
    SLICE_X35Y11         FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.407     1.854    sys_clock_IBUF
    SLICE_X35Y11         FDRE                                         r  led0_reg/C
                         clock pessimism             -0.334     1.520    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091     1.611    led0_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.231ns (12.243%)  route 1.656ns (87.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.225     1.484    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.142     1.768    beforeSw[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.147     1.960    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.366     3.371    sig_transmitPackage_reg[Data][3]0
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.509     1.957    sys_clock_IBUF
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism             -0.334     1.623    
    SLICE_X29Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.584    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.231ns (12.683%)  route 1.590ns (87.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.225     1.484    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.142     1.768    beforeSw[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.147     1.960    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.301     3.306    sig_transmitPackage_reg[Data][3]0
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.385     1.832    sys_clock_IBUF
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism             -0.334     1.498    
    SLICE_X31Y14         FDRE (Hold_fdre_C_CE)       -0.039     1.459    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.231ns (13.140%)  route 1.527ns (86.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.225     1.484    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.142     1.768    beforeSw[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.147     1.960    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.237     3.242    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.344     1.791    sys_clock_IBUF
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism             -0.358     1.434    
    SLICE_X35Y13         FDRE (Hold_fdre_C_CE)       -0.039     1.395    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.231ns (12.658%)  route 1.594ns (87.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.225     1.484    sys_clock_IBUF
    SLICE_X35Y12         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.142     1.768    beforeSw[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.147     1.960    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.304     3.309    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.318     1.766    sys_clock_IBUF
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism             -0.292     1.474    
    SLICE_X33Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.435    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             3.635ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.231ns (6.287%)  route 3.443ns (93.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.316     1.576    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     1.717 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.333     2.049    BSP/sig_receiveITPRev
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.094 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           0.999     3.093    BSP/led[3]_i_6_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.045     3.138 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           2.112     5.250    BSP_n_5
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.506     1.953    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism             -0.322     1.631    
    SLICE_X30Y2          FDSE (Hold_fdse_C_CE)       -0.016     1.615    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           5.250    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.800ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.231ns (5.978%)  route 3.633ns (94.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.316     1.576    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     1.717 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.333     2.049    BSP/sig_receiveITPRev
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.094 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           1.209     3.304    BSP/led[3]_i_6_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.045     3.349 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           2.091     5.440    BSP_n_6
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.506     1.953    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism             -0.322     1.631    
    SLICE_X30Y2          FDSE (Hold_fdse_C_S)         0.009     1.640    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           5.440    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.984ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.186ns (4.616%)  route 3.843ns (95.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.316     1.576    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     1.717 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.247     1.963    BSP/sig_receiveITPRev
    SLICE_X26Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.008 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           3.597     5.605    BSP_n_9
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.553     2.000    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.361     1.639    
    SLICE_X26Y3          FDSE (Hold_fdse_C_S)        -0.018     1.621    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.023ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.186ns (4.595%)  route 3.862ns (95.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.316     1.576    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     1.717 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.248     1.964    BSP/sig_receiveITPRev
    SLICE_X26Y3          LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           3.614     5.623    BSP_n_11
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.553     2.000    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.361     1.639    
    SLICE_X26Y3          FDSE (Hold_fdse_C_CE)       -0.039     1.600    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           5.623    
  -------------------------------------------------------------------
                         slack                                  4.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y12  beforeSw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y12  beforeSw_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y12  beforeSw_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y11  beforeSw_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y11  led0_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X26Y3   led_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X29Y2   led_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X27Y2   led_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X30Y2   led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y0   sig_receiveITPRev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y11  beforeSw_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y11  led0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y11  sig_transmitITPrev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y11  beforeSw_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X26Y3   led_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X29Y2   led_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X27Y2   led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y0   sig_receiveITPRev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y10  sig_transmitOrder_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y12  sig_transmitPackage_reg[Data][0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y12  sig_transmitPackage_reg[Data][1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y12  sig_transmitPackage_reg[Data][1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y14  sig_transmitPackage_reg[Data][2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y12  beforeSw_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -8.148ns,  Total Violation      -44.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.148ns  (required time - arrival time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        1.785ns  (logic 0.828ns (46.393%)  route 0.957ns (53.607%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -7.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 622.249 - 625.000 ) 
    Source Clock Delay      (SCD):    4.262ns = ( 628.262 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.770   628.262    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456   628.718 r  sig_transmitOrder_reg/Q
                         net (fo=6, routed)           0.348   629.065    BSP/transmitOrder
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124   629.189 f  BSP/startTransmit_i_7/O
                         net (fo=1, routed)           0.282   629.471    BSP/startTransmit_i_7_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124   629.595 r  BSP/startTransmit_i_2/O
                         net (fo=1, routed)           0.327   629.923    BSP/BTL/startTransmit
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124   630.047 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000   630.047    BSP/BTL_n_110
    SLICE_X32Y10         FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.501   622.249    BSP/clk_out1
    SLICE_X32Y10         FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000   622.249    
                         clock uncertainty           -0.429   621.820    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.079   621.899    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                        621.898    
                         arrival time                        -630.047    
  -------------------------------------------------------------------
                         slack                                 -8.148    

Slack (VIOLATED) :        -7.544ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -7.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns = ( 622.246 - 625.000 ) 
    Source Clock Delay      (SCD):    4.542ns = ( 628.542 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.050   628.542    sys_clock_IBUF
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456   628.998 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.322   629.320    BSP/transmitPackage[Data][0][0]
    SLICE_X31Y12         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.498   622.246    BSP/clk_out1
    SLICE_X31Y12         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000   622.246    
                         clock uncertainty           -0.429   621.817    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)       -0.040   621.777    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                        621.776    
                         arrival time                        -629.320    
  -------------------------------------------------------------------
                         slack                                 -7.544    

Slack (VIOLATED) :        -7.484ns  (required time - arrival time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitOrderPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        1.073ns  (logic 0.580ns (54.072%)  route 0.493ns (45.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 622.249 - 625.000 ) 
    Source Clock Delay      (SCD):    4.262ns = ( 628.262 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.770   628.262    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456   628.718 r  sig_transmitOrder_reg/Q
                         net (fo=6, routed)           0.493   629.210    BSP/transmitOrder
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124   629.334 r  BSP/transmitOrderPrev_i_1/O
                         net (fo=1, routed)           0.000   629.334    BSP/transmitOrderPrev_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  BSP/transmitOrderPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.501   622.249    BSP/clk_out1
    SLICE_X33Y10         FDRE                                         r  BSP/transmitOrderPrev_reg/C
                         clock pessimism              0.000   622.249    
                         clock uncertainty           -0.429   621.820    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031   621.851    BSP/transmitOrderPrev_reg
  -------------------------------------------------------------------
                         required time                        621.851    
                         arrival time                        -629.334    
  -------------------------------------------------------------------
                         slack                                 -7.484    

Slack (VIOLATED) :        -7.252ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -7.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 622.245 - 625.000 ) 
    Source Clock Delay      (SCD):    4.245ns = ( 628.245 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.754   628.245    sys_clock_IBUF
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456   628.701 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.323   629.024    BSP/transmitPackage[Data][2][0]
    SLICE_X29Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.497   622.245    BSP/clk_out1
    SLICE_X29Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000   622.245    
                         clock uncertainty           -0.429   621.816    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)       -0.043   621.773    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                        621.772    
                         arrival time                        -629.024    
  -------------------------------------------------------------------
                         slack                                 -7.252    

Slack (VIOLATED) :        -7.215ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns = ( 622.246 - 625.000 ) 
    Source Clock Delay      (SCD):    4.205ns = ( 628.205 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.713   628.205    sys_clock_IBUF
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456   628.661 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.331   628.992    BSP/transmitPackage[Data][3][0]
    SLICE_X35Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.498   622.246    BSP/clk_out1
    SLICE_X35Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000   622.246    
                         clock uncertainty           -0.429   621.817    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.040   621.777    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                        621.776    
                         arrival time                        -628.992    
  -------------------------------------------------------------------
                         slack                                 -7.215    

Slack (VIOLATED) :        -7.184ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns = ( 622.246 - 625.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 628.170 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.678   628.170    sys_clock_IBUF
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456   628.626 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.331   628.957    BSP/transmitPackage[Data][1][0]
    SLICE_X33Y13         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.498   622.246    BSP/clk_out1
    SLICE_X33Y13         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000   622.246    
                         clock uncertainty           -0.429   621.817    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)       -0.043   621.774    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                        621.773    
                         arrival time                        -628.957    
  -------------------------------------------------------------------
                         slack                                 -7.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.126     1.386    sys_clock_IBUF
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.112     1.639    BSP/transmitPackage[Data][1][0]
    SLICE_X33Y13         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.828    -1.182    BSP/clk_out1
    SLICE_X33Y13         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.429    -0.753    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.076    -0.677    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.161     1.421    sys_clock_IBUF
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.112     1.674    BSP/transmitPackage[Data][3][0]
    SLICE_X35Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.829    -1.181    BSP/clk_out1
    SLICE_X35Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000    -1.181    
                         clock uncertainty            0.429    -0.752    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.078    -0.674    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.375ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.197     1.456    sys_clock_IBUF
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.101     1.698    BSP/transmitPackage[Data][2][0]
    SLICE_X29Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.828    -1.182    BSP/clk_out1
    SLICE_X29Y14         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.429    -0.753    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.076    -0.677    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.303     1.563    sys_clock_IBUF
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.102     1.806    BSP/transmitPackage[Data][0][0]
    SLICE_X31Y12         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.829    -1.181    BSP/clk_out1
    SLICE_X31Y12         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000    -1.181    
                         clock uncertainty            0.429    -0.752    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.078    -0.674    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitOrderPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.209     1.468    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sig_transmitOrder_reg/Q
                         net (fo=6, routed)           0.208     1.817    BSP/transmitOrder
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  BSP/transmitOrderPrev_i_1/O
                         net (fo=1, routed)           0.000     1.862    BSP/transmitOrderPrev_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  BSP/transmitOrderPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.831    -1.179    BSP/clk_out1
    SLICE_X33Y10         FDRE                                         r  BSP/transmitOrderPrev_reg/C
                         clock pessimism              0.000    -1.179    
                         clock uncertainty            0.429    -0.750    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.658    BSP/transmitOrderPrev_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.566ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.231ns (49.343%)  route 0.237ns (50.657%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.209     1.468    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sig_transmitOrder_reg/Q
                         net (fo=6, routed)           0.148     1.758    BSP/BTL/transmitOrder
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  BSP/BTL/startTransmit_i_6/O
                         net (fo=1, routed)           0.089     1.892    BSP/BTL/startTransmit_i_6_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.937 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000     1.937    BSP/BTL_n_110
    SLICE_X32Y10         FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         0.831    -1.179    BSP/clk_out1
    SLICE_X32Y10         FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000    -1.179    
                         clock uncertainty            0.429    -0.750    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.121    -0.629    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  2.566    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -10.342ns,  Total Violation      -87.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.342ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        16.793ns  (logic 1.014ns (6.038%)  route 15.779ns (93.962%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 380.138 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.463   380.485    BSP/led[2]_i_3_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124   380.609 r  BSP/led[0]_i_3/O
                         net (fo=2, routed)           0.947   381.556    BSP/led[0]_i_3_n_0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   381.680 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           7.942   389.621    BSP_n_9
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.717   380.138    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.000   380.138    
                         clock uncertainty           -0.429   379.709    
    SLICE_X26Y3          FDSE (Setup_fdse_C_S)       -0.429   379.280    led_reg[0]
  -------------------------------------------------------------------
                         required time                        379.280    
                         arrival time                        -389.621    
  -------------------------------------------------------------------
                         slack                                -10.342    

Slack (VIOLATED) :        -9.990ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        16.665ns  (logic 1.014ns (6.084%)  route 15.651ns (93.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 380.138 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.463   380.485    BSP/led[2]_i_3_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124   380.609 r  BSP/led[0]_i_3/O
                         net (fo=2, routed)           0.794   381.402    BSP/led[0]_i_3_n_0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   381.526 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           7.967   389.493    BSP_n_11
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.717   380.138    sys_clock_IBUF
    SLICE_X26Y3          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.000   380.138    
                         clock uncertainty           -0.429   379.709    
    SLICE_X26Y3          FDSE (Setup_fdse_C_CE)      -0.205   379.504    led_reg[0]
  -------------------------------------------------------------------
                         required time                        379.504    
                         arrival time                        -389.493    
  -------------------------------------------------------------------
                         slack                                 -9.990    

Slack (VIOLATED) :        -8.346ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        14.810ns  (logic 0.890ns (6.010%)  route 13.920ns (93.990%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        6.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 380.149 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.233   380.255    BSP/led[2]_i_3_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I3_O)        0.124   380.379 r  BSP/led[2]_i_1/O
                         net (fo=1, routed)           7.258   387.638    BSP_n_7
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.728   380.149    sys_clock_IBUF
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000   380.149    
                         clock uncertainty           -0.429   379.720    
    SLICE_X27Y2          FDSE (Setup_fdse_C_S)       -0.429   379.291    led_reg[2]
  -------------------------------------------------------------------
                         required time                        379.291    
                         arrival time                        -387.638    
  -------------------------------------------------------------------
                         slack                                 -8.346    

Slack (VIOLATED) :        -8.091ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        14.778ns  (logic 0.890ns (6.023%)  route 13.888ns (93.977%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        6.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 380.149 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.334   380.356    BSP/led[2]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124   380.480 r  BSP/led[2]_i_2/O
                         net (fo=1, routed)           7.126   387.606    BSP_n_13
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.728   380.149    sys_clock_IBUF
    SLICE_X27Y2          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000   380.149    
                         clock uncertainty           -0.429   379.720    
    SLICE_X27Y2          FDSE (Setup_fdse_C_CE)      -0.205   379.515    led_reg[2]
  -------------------------------------------------------------------
                         required time                        379.515    
                         arrival time                        -387.606    
  -------------------------------------------------------------------
                         slack                                 -8.091    

Slack (VIOLATED) :        -7.523ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        13.949ns  (logic 0.890ns (6.381%)  route 13.059ns (93.619%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 380.112 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.731   380.753    BSP/led[2]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124   380.877 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           5.899   386.777    BSP_n_8
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.691   380.112    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000   380.112    
                         clock uncertainty           -0.429   379.683    
    SLICE_X29Y2          FDSE (Setup_fdse_C_S)       -0.429   379.254    led_reg[1]
  -------------------------------------------------------------------
                         required time                        379.254    
                         arrival time                        -386.777    
  -------------------------------------------------------------------
                         slack                                 -7.523    

Slack (VIOLATED) :        -7.087ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        13.737ns  (logic 0.890ns (6.479%)  route 12.847ns (93.521%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 380.112 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X28Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518   373.346 f  BSP/receivePackage_reg[StdId][7]/Q
                         net (fo=3, routed)           2.213   375.559    BSP/sig_receivePackage[StdId][7]
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124   375.683 f  BSP/led[2]_i_5/O
                         net (fo=1, routed)           2.216   377.898    BSP/led[2]_i_5_n_0
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124   378.022 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.329   380.351    BSP/led[2]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124   380.475 r  BSP/led[1]_i_2/O
                         net (fo=1, routed)           6.090   386.565    BSP_n_12
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.691   380.112    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000   380.112    
                         clock uncertainty           -0.429   379.683    
    SLICE_X29Y2          FDSE (Setup_fdse_C_CE)      -0.205   379.478    led_reg[1]
  -------------------------------------------------------------------
                         required time                        379.478    
                         arrival time                        -386.565    
  -------------------------------------------------------------------
                         slack                                 -7.087    

Slack (VIOLATED) :        -6.050ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        12.302ns  (logic 0.966ns (7.853%)  route 11.336ns (92.147%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        6.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 380.033 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.419   373.247 r  BSP/receivePackage_reg[StdId][1]/Q
                         net (fo=8, routed)           2.524   375.771    BSP/sig_receivePackage[StdId][1]
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.299   376.070 r  BSP/led[3]_i_7/O
                         net (fo=1, routed)           2.724   378.794    BSP/led[3]_i_7_n_0
    SLICE_X29Y1          LUT5 (Prop_lut5_I0_O)        0.124   378.918 r  BSP/led[3]_i_3/O
                         net (fo=2, routed)           1.835   380.753    BSP/led[3]_i_3_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I0_O)        0.124   380.877 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           4.253   385.130    BSP_n_6
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.612   380.033    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000   380.033    
                         clock uncertainty           -0.429   379.604    
    SLICE_X30Y2          FDSE (Setup_fdse_C_S)       -0.524   379.080    led_reg[3]
  -------------------------------------------------------------------
                         required time                        379.080    
                         arrival time                        -385.130    
  -------------------------------------------------------------------
                         slack                                 -6.050    

Slack (VIOLATED) :        -4.632ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        11.238ns  (logic 0.966ns (8.596%)  route 10.272ns (91.404%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        6.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 380.033 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.419   373.247 r  BSP/receivePackage_reg[StdId][1]/Q
                         net (fo=8, routed)           2.524   375.771    BSP/sig_receivePackage[StdId][1]
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.299   376.070 r  BSP/led[3]_i_7/O
                         net (fo=1, routed)           2.724   378.794    BSP/led[3]_i_7_n_0
    SLICE_X29Y1          LUT5 (Prop_lut5_I0_O)        0.124   378.918 r  BSP/led[3]_i_3/O
                         net (fo=2, routed)           0.967   379.885    BSP/led[3]_i_3_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   380.009 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           4.057   384.066    BSP_n_5
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.612   380.033    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000   380.033    
                         clock uncertainty           -0.429   379.604    
    SLICE_X30Y2          FDSE (Setup_fdse_C_CE)      -0.169   379.435    led_reg[3]
  -------------------------------------------------------------------
                         required time                        379.435    
                         arrival time                        -384.066    
  -------------------------------------------------------------------
                         slack                                 -4.632    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 BSP/sig_receiveIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_receiveITPRev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.884ns  (logic 0.456ns (4.190%)  route 10.428ns (95.810%))
  Logic Levels:           0  
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 380.120 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.174ns = ( 372.826 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.676   372.826    BSP/clk_out1
    SLICE_X26Y4          FDRE                                         r  BSP/sig_receiveIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.456   373.282 r  BSP/sig_receiveIT_reg/Q
                         net (fo=7, routed)          10.428   383.710    sig_receiveIT
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.699   380.120    sys_clock_IBUF
    SLICE_X27Y0          FDRE                                         r  sig_receiveITPRev_reg/C
                         clock pessimism              0.000   380.120    
                         clock uncertainty           -0.429   379.691    
    SLICE_X27Y0          FDRE (Setup_fdre_C_D)       -0.067   379.624    sig_receiveITPRev_reg
  -------------------------------------------------------------------
                         required time                        379.624    
                         arrival time                        -383.710    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -3.780ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.351ns  (logic 0.642ns (6.202%)  route 9.709ns (93.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 379.795 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.176ns = ( 372.824 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.674   372.824    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   373.342 r  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          9.709   383.051    BSP/receiving
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124   383.175 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000   383.175    BSP_n_4
    SLICE_X35Y11         FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.374   379.795    sys_clock_IBUF
    SLICE_X35Y11         FDRE                                         r  led0_reg/C
                         clock pessimism              0.000   379.795    
                         clock uncertainty           -0.429   379.366    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.029   379.395    led0_reg
  -------------------------------------------------------------------
                         required time                        379.395    
                         arrival time                        -383.175    
  -------------------------------------------------------------------
                         slack                                 -3.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 0.678ns (8.583%)  route 7.221ns (91.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    -2.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.502    -2.750    BSP/clk_out1
    SLICE_X27Y3          FDRE                                         r  BSP/receivePackage_reg[Data][4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.413 f  BSP/receivePackage_reg[Data][4][2]/Q
                         net (fo=1, routed)           1.717    -0.697    BSP/sig_receivePackage[Data][4][2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.241    -0.456 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           1.963     1.507    BSP/led[3]_i_6_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.100     1.607 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           3.542     5.149    BSP_n_5
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.079     4.570    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000     4.570    
                         clock uncertainty            0.429     4.999    
    SLICE_X30Y2          FDSE (Hold_fdse_C_CE)        0.001     5.000    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.149    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 0.518ns (6.412%)  route 7.560ns (93.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.500    -2.752    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.418    -2.334 f  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          5.166     2.832    BSP/receiving
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.100     2.932 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.394     5.326    sig_transmitPackage_reg[Data][3]0
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.050     4.542    sys_clock_IBUF
    SLICE_X29Y12         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.000     4.542    
                         clock uncertainty            0.429     4.971    
    SLICE_X29Y12         FDRE (Hold_fdre_C_CE)       -0.045     4.926    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -4.926    
                         arrival time                           5.326    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.618ns (7.586%)  route 7.529ns (92.414%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        7.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.500    -2.752    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.418    -2.334 f  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          5.166     2.832    BSP/receiving
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.100     2.932 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.362     5.294    BSP/sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.100     5.394 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     5.394    BSP_n_0
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.770     4.262    sys_clock_IBUF
    SLICE_X35Y10         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.000     4.262    
                         clock uncertainty            0.429     4.691    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.270     4.961    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -4.961    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.678ns (8.246%)  route 7.544ns (91.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    -2.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.502    -2.750    BSP/clk_out1
    SLICE_X27Y3          FDRE                                         r  BSP/receivePackage_reg[Data][4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.413 f  BSP/receivePackage_reg[Data][4][2]/Q
                         net (fo=1, routed)           1.717    -0.697    BSP/sig_receivePackage[Data][4][2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.241    -0.456 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           2.148     1.693    BSP/led[3]_i_6_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.100     1.793 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           3.679     5.472    BSP_n_6
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.079     4.570    sys_clock_IBUF
    SLICE_X30Y2          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000     4.570    
                         clock uncertainty            0.429     4.999    
    SLICE_X30Y2          FDSE (Hold_fdse_C_S)         0.036     5.035    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.035    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.518ns (6.625%)  route 7.301ns (93.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.500    -2.752    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.418    -2.334 f  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          5.166     2.832    BSP/receiving
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.100     2.932 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.134     5.066    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.713     4.205    sys_clock_IBUF
    SLICE_X35Y13         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism              0.000     4.205    
                         clock uncertainty            0.429     4.634    
    SLICE_X35Y13         FDRE (Hold_fdre_C_CE)       -0.045     4.589    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.518ns (6.494%)  route 7.459ns (93.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.500    -2.752    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.418    -2.334 f  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          5.166     2.832    BSP/receiving
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.100     2.932 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.293     5.225    sig_transmitPackage_reg[Data][3]0
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.754     4.245    sys_clock_IBUF
    SLICE_X31Y14         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.000     4.245    
                         clock uncertainty            0.429     4.675    
    SLICE_X31Y14         FDRE (Hold_fdre_C_CE)       -0.045     4.630    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -4.630    
                         arrival time                           5.225    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 0.518ns (6.506%)  route 7.444ns (93.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.500    -2.752    BSP/clk_out1
    SLICE_X32Y11         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.418    -2.334 f  BSP/sig_receiving_reg/Q
                         net (fo=11, routed)          5.166     2.832    BSP/receiving
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.100     2.932 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.277     5.209    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.678     4.170    sys_clock_IBUF
    SLICE_X33Y12         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.000     4.170    
                         clock uncertainty            0.429     4.599    
    SLICE_X33Y12         FDRE (Hold_fdre_C_CE)       -0.045     4.554    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -4.554    
                         arrival time                           5.209    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[StdId][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 0.467ns (5.469%)  route 8.071ns (94.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X31Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.367    -2.382 f  BSP/receivePackage_reg[StdId][0]/Q
                         net (fo=7, routed)           2.815     0.433    BSP/sig_receivePackage[StdId][0]
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.100     0.533 r  BSP/led[1]_i_2/O
                         net (fo=1, routed)           5.256     5.789    BSP_n_12
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.156     4.648    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000     4.648    
                         clock uncertainty            0.429     5.077    
    SLICE_X29Y2          FDSE (Hold_fdse_C_CE)       -0.045     5.032    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.032    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 BSP/sig_transmitIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitITPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.367ns (4.372%)  route 8.028ns (95.628%))
  Logic Levels:           0  
  Clock Path Skew:        7.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    -2.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.501    -2.751    BSP/clk_out1
    SLICE_X35Y9          FDRE                                         r  BSP/sig_transmitIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.367    -2.384 r  BSP/sig_transmitIT_reg/Q
                         net (fo=3, routed)           8.028     5.643    sig_transmitIT
    SLICE_X35Y11         FDRE                                         r  sig_transmitITPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.774     4.265    sys_clock_IBUF
    SLICE_X35Y11         FDRE                                         r  sig_transmitITPrev_reg/C
                         clock pessimism              0.000     4.265    
                         clock uncertainty            0.429     4.694    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.179     4.873    sig_transmitITPrev_reg
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           5.643    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[StdId][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 0.467ns (5.373%)  route 8.224ns (94.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=399, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X31Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.367    -2.382 f  BSP/receivePackage_reg[StdId][0]/Q
                         net (fo=7, routed)           3.157     0.774    BSP/sig_receivePackage[StdId][0]
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.100     0.874 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           5.067     5.942    BSP_n_8
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.156     4.648    sys_clock_IBUF
    SLICE_X29Y2          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000     4.648    
                         clock uncertainty            0.429     5.077    
    SLICE_X29Y2          FDSE (Hold_fdse_C_S)        -0.020     5.057    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.057    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  0.885    





