{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701344503915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701344503915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 11:41:43 2023 " "Processing started: Thu Nov 30 11:41:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701344503915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701344503915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WholeThing -c WholeThing " "Command: quartus_map --read_settings_files=on --write_settings_files=off WholeThing -c WholeThing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701344503915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701344504014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701344504014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WholeThing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file WholeThing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WholeThing " "Found entity 1: WholeThing" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701344509305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701344509305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WholeThing " "Elaborating entity \"WholeThing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701344509328 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "LowFor4 " "Pin \"LowFor4\" overlaps another pin, block, or symbol" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 64 264 440 80 "LowFor4" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701344509336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74163 inst28 " "Block or symbol \"74163\" of instance \"inst28\" overlaps another block or symbol" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { -88 112 232 96 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701344509336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst31 " "Block or symbol \"AND2\" of instance \"inst31\" overlaps another block or symbol" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 216 240 304 264 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701344509336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74163 inst30 " "Block or symbol \"74163\" of instance \"inst30\" overlaps another block or symbol" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 320 520 640 504 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701344509336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst " "Block or symbol \"DFF\" of instance \"inst\" overlaps another block or symbol" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 400 968 1032 480 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701344509336 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_out " "Pin \"D_out\" is missing source" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 968 -16 160 984 "D_out" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1701344509337 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst38 " "Primitive \"OR3\" of instance \"inst38\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 952 -152 -88 1000 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509337 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XNOR inst39 " "Primitive \"XNOR\" of instance \"inst39\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 928 -328 -264 976 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst40 " "Primitive \"AND2\" of instance \"inst40\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 952 -240 -176 1000 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst41 " "Primitive \"NOT\" of instance \"inst41\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 992 -296 -248 1024 "inst41" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst56 " "Primitive \"AND2\" of instance \"inst56\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 1024 -232 -168 1072 "inst56" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst57 " "Primitive \"NAND2\" of instance \"inst57\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 1032 -352 -288 1080 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst91 " "Primitive \"NOT\" of instance \"inst91\" not used" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 952 -88 -40 984 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701344509338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst30 " "Elaborating entity \"74163\" for hierarchy \"74163:inst30\"" {  } { { "WholeThing.bdf" "inst30" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 320 520 640 504 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst30 " "Elaborated megafunction instantiation \"74163:inst30\"" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 320 520 640 504 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst30\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst30\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst30\|f74163:sub 74163:inst30 " "Elaborated megafunction instantiation \"74163:inst30\|f74163:sub\", which is child of megafunction instantiation \"74163:inst30\"" {  } { { "74163.tdf" "" { Text "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 320 520 640 504 "inst30" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst29 " "Elaborating entity \"74163\" for hierarchy \"74163:inst29\"" {  } { { "WholeThing.bdf" "inst29" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 136 328 448 320 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst29 " "Elaborated megafunction instantiation \"74163:inst29\"" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 136 328 448 320 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst28 " "Elaborating entity \"74163\" for hierarchy \"74163:inst28\"" {  } { { "WholeThing.bdf" "inst28" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { -88 112 232 96 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst28 " "Elaborated megafunction instantiation \"74163:inst28\"" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { -88 112 232 96 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701344509346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_out GND " "Pin \"D_out\" is stuck at GND" {  } { { "WholeThing.bdf" "" { Schematic "/home/joel/Documents/Quartus/WholeThing/WholeThing.bdf" { { 968 -16 160 984 "D_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701344509479 "|WholeThing|D_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701344509479 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "3 " "Converted 3 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1701344509480 ""}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "4 " "Ignored 4 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "4 " "Ignored 4 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst30\|f74163:sub\|107~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst30\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|117 " "Node \"74163:inst30\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|120 " "Node \"74163:inst30\|f74163:sub\|120\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst30\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst30\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|106 " "Node \"74163:inst30\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|109 " "Node \"74163:inst30\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst29\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst29\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|109 " "Node \"74163:inst29\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|106 " "Node \"74163:inst29\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst28\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst28\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst28\|f74163:sub\|106 " "Node \"74163:inst28\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst28\|f74163:sub\|109 " "Node \"74163:inst28\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701344509485 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701344509485 ""}  } {  } 0 18011 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "Design Software" 0 -1 1701344509485 ""}  } {  } 0 18009 "Ignored %1!d! CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1701344509485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701344509493 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701344509493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701344509493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701344509493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701344509514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 11:41:49 2023 " "Processing ended: Thu Nov 30 11:41:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701344509514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701344509514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701344509514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701344509514 ""}
