

================================================================
== Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      145|  0.180 us|  1.450 us|   18|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_scaleCompute_17_42_20_48_16_1_s_fu_585  |scaleCompute_17_42_20_48_16_1_s  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_411_5  |       16|      143|        17|          1|          1|  1 ~ 128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    965|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    290|    -|
|Register         |        -|    -|    1409|    352|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1409|   1619|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_12ns_12ns_24_1_1_U79  |mul_12ns_12ns_24_1_1  |        0|   1|  0|   6|    0|
    |mul_12ns_9s_21_1_1_U80    |mul_12ns_9s_21_1_1    |        0|   1|  0|   6|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   2|  0|  12|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_12ns_10s_22s_23_4_1_U82  |mac_muladd_12ns_10s_22s_23_4_1  |  i0 + i1 * i2|
    |mac_muladd_12ns_9s_21s_22_4_1_U81   |mac_muladd_12ns_9s_21s_22_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln266_fu_850_p2                       |         +|   0|  0|  24|          17|           1|
    |add_ln411_fu_655_p2                       |         +|   0|  0|  15|           8|           1|
    |add_ln52_1_fu_1011_p2                     |         +|   0|  0|  14|           9|           9|
    |add_ln52_fu_997_p2                        |         +|   0|  0|  14|           9|           9|
    |add_ln61_2_fu_1108_p2                     |         +|   0|  0|  31|          24|          24|
    |add_ln61_3_fu_1141_p2                     |         +|   0|  0|  15|           8|           1|
    |idx_nxt_fu_925_p2                         |         +|   0|  0|  14|           7|           7|
    |sub_ln243_fu_661_p2                       |         -|   0|  0|  29|           1|          22|
    |sub_ln250_fu_957_p2                       |         -|   0|  0|  31|          24|          24|
    |sub_ln267_fu_888_p2                       |         -|   0|  0|  31|          24|          24|
    |sub_ln53_fu_1031_p2                       |         -|   0|  0|  14|           9|           9|
    |sub_ln54_fu_1037_p2                       |         -|   0|  0|  14|           9|           9|
    |val0_fu_1025_p2                           |         -|   0|  0|  13|          10|          10|
    |and_ln428_fu_783_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln508_fu_733_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln509_fu_715_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16        |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8          |       and|   0|  0|   2|           1|           1|
    |ap_condition_710                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_714                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_755                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_861                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_91                           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred243_state11              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred260_state11              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred289_state11              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred839_state10              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred851_state10              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred855_state10              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred914_state10              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred949_state10              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred959_state10              |       and|   0|  0|   2|           1|           1|
    |icmp_ln243_fu_667_p2                      |      icmp|   0|  0|  29|          22|          22|
    |icmp_ln249_fu_673_p2                      |      icmp|   0|  0|  29|          22|           1|
    |icmp_ln263_fu_797_p2                      |      icmp|   0|  0|  61|          54|          54|
    |icmp_ln266_fu_844_p2                      |      icmp|   0|  0|  29|          22|           1|
    |icmp_ln411_fu_649_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln428_fu_772_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln430_fu_699_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln509_fu_709_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln510_fu_727_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln511_fu_721_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln61_fu_1128_p2                      |      icmp|   0|  0|  13|          10|           1|
    |not_cmp_i_i176_fu_898_p2                  |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp85  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op240_write_state17          |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred926_state10              |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred939_state10              |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred970_state10              |        or|   0|  0|   2|           1|           1|
    |A0_fu_975_p3                              |    select|   0|  0|   8|           1|           8|
    |A1_fu_982_p3                              |    select|   0|  0|   8|           1|           8|
    |idx_2_fu_864_p3                           |    select|   0|  0|  17|           1|          17|
    |indexx_pre_2_fu_809_p3                    |    select|   0|  0|  42|           1|          42|
    |indexx_pre_3_fu_814_p3                    |    select|   0|  0|  42|           1|           1|
    |indexy_2_fu_687_p3                        |    select|   0|  0|  17|           1|          17|
    |nextYScale_2_fu_762_p3                    |    select|   0|  0|  17|           1|          17|
    |out_resize_mat_data_din                   |    select|   0|  0|   8|           1|           8|
    |select_ln243_fu_757_p3                    |    select|   0|  0|  17|           1|          17|
    |select_ln249_fu_679_p3                    |    select|   0|  0|  17|           1|          17|
    |select_ln266_fu_856_p3                    |    select|   0|  0|  17|           1|          17|
    |select_ln61_fu_1146_p3                    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |xor_ln428_fu_777_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 965|         552|         659|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter11_B0_reg_552            |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter11_B1_reg_541            |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter11_empty_67_reg_574      |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563  |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter1_flag_write_reg_525     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_flag_write_reg_525     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter9_flag_write_reg_525     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter9_read_pixel_reg_508     |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_1                        |   9|          2|    8|         16|
    |in_mat_data_blk_n                           |   9|          2|    1|          2|
    |indexy_1_fu_176                             |   9|          2|   17|         34|
    |j_fu_180                                    |   9|          2|    8|         16|
    |line_buffer_1_address0                      |  20|          4|    7|         28|
    |line_buffer_1_address1                      |  14|          3|    7|         21|
    |line_buffer_2_address0                      |  20|          4|    7|         28|
    |line_buffer_2_address1                      |  14|          3|    7|         21|
    |line_buffer_address0                        |  20|          4|    7|         28|
    |line_buffer_address1                        |  14|          3|    7|         21|
    |nextYScale_1_fu_172                         |   9|          2|   17|         34|
    |out_resize_mat_data_blk_n                   |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 290|         61|  139|        405|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |A0_reg_1432                                 |   8|   0|    8|          0|
    |P2_reg_1462                                 |  21|   0|   21|          0|
    |Wx_reg_1355                                 |  12|   0|   12|          0|
    |Wy_reg_1421                                 |  12|   0|   12|          0|
    |add_ln61_2_reg_1477                         |  24|   0|   24|          0|
    |and_ln428_reg_1324                          |   1|   0|    1|          0|
    |and_ln508_reg_1315                          |   1|   0|    1|          0|
    |and_ln509_reg_1303                          |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_B0_reg_552            |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter10_B1_reg_541            |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter10_empty_67_reg_574      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter10_p_0_0_066256_reg_563  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_B0_reg_552            |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_B1_reg_541            |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_empty_67_reg_574      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_B0_reg_552             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_B1_reg_541             |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_empty_67_reg_574       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_flag_write_reg_525     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_p_0_0_066256_reg_563   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_read_pixel_reg_508     |   8|   0|    8|          0|
    |ap_predicate_pred243_state11                |   1|   0|    1|          0|
    |ap_predicate_pred260_state11                |   1|   0|    1|          0|
    |ap_predicate_pred289_state11                |   1|   0|    1|          0|
    |ap_predicate_pred839_state10                |   1|   0|    1|          0|
    |ap_predicate_pred851_state10                |   1|   0|    1|          0|
    |ap_predicate_pred855_state10                |   1|   0|    1|          0|
    |ap_predicate_pred914_state10                |   1|   0|    1|          0|
    |ap_predicate_pred926_state10                |   1|   0|    1|          0|
    |ap_predicate_pred939_state10                |   1|   0|    1|          0|
    |ap_predicate_pred949_state10                |   1|   0|    1|          0|
    |ap_predicate_pred959_state10                |   1|   0|    1|          0|
    |ap_predicate_pred970_state10                |   1|   0|    1|          0|
    |icmp_ln243_reg_1282                         |   1|   0|    1|          0|
    |icmp_ln263_reg_1334                         |   1|   0|    1|          0|
    |icmp_ln411_reg_1278                         |   1|   0|    1|          0|
    |icmp_ln430_reg_1292                         |   1|   0|    1|          0|
    |icmp_ln509_reg_1297                         |   1|   0|    1|          0|
    |icmp_ln510_reg_1311                         |   1|   0|    1|          0|
    |icmp_ln511_reg_1307                         |   1|   0|    1|          0|
    |icmp_ln61_reg_1489                          |   1|   0|    1|          0|
    |idx_2_reg_1339                              |  17|   0|   17|          0|
    |indexx_pre_comp_reg_1328                    |  42|   0|   42|          0|
    |indexy_1_fu_176                             |  17|   0|   17|          0|
    |j_1_reg_1272                                |   8|   0|    8|          0|
    |j_fu_180                                    |   8|   0|    8|          0|
    |nextYScale_1_fu_172                         |  17|   0|   17|          0|
    |not_cmp_i_i176_reg_1350                     |   1|   0|    1|          0|
    |sub_ln53_reg_1442                           |   9|   0|    9|          0|
    |trunc_ln1_reg_1482                          |   8|   0|    8|          0|
    |trunc_ln251_reg_1287                        |   2|   0|    2|          0|
    |val0_reg_1437                               |  10|   0|   10|          0|
    |A0_reg_1432                                 |  64|  32|    8|          0|
    |Wx_reg_1355                                 |  64|  32|   12|          0|
    |and_ln428_reg_1324                          |  64|  32|    1|          0|
    |and_ln508_reg_1315                          |  64|  32|    1|          0|
    |and_ln509_reg_1303                          |  64|  32|    1|          0|
    |icmp_ln411_reg_1278                         |  64|  32|    1|          0|
    |icmp_ln509_reg_1297                         |  64|  32|    1|          0|
    |icmp_ln510_reg_1311                         |  64|  32|    1|          0|
    |icmp_ln511_reg_1307                         |  64|  32|    1|          0|
    |j_1_reg_1272                                |  64|  32|    8|          0|
    |trunc_ln251_reg_1287                        |  64|  32|    2|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1409| 352|  742|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|ap_rst                                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|ap_start                                            |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|ap_done                                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|ap_idle                                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|ap_ready                                            |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1   |  out|   32|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2   |  out|   48|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0  |   in|   42|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_411_5|  return value|
|in_mat_data_dout                                    |   in|    8|     ap_fifo|                                 in_mat_data|       pointer|
|in_mat_data_num_data_valid                          |   in|    3|     ap_fifo|                                 in_mat_data|       pointer|
|in_mat_data_fifo_cap                                |   in|    3|     ap_fifo|                                 in_mat_data|       pointer|
|in_mat_data_empty_n                                 |   in|    1|     ap_fifo|                                 in_mat_data|       pointer|
|in_mat_data_read                                    |  out|    1|     ap_fifo|                                 in_mat_data|       pointer|
|out_resize_mat_data_din                             |  out|    8|     ap_fifo|                         out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid                  |   in|    3|     ap_fifo|                         out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap                        |   in|    3|     ap_fifo|                         out_resize_mat_data|       pointer|
|out_resize_mat_data_full_n                          |   in|    1|     ap_fifo|                         out_resize_mat_data|       pointer|
|out_resize_mat_data_write                           |  out|    1|     ap_fifo|                         out_resize_mat_data|       pointer|
|indexy                                              |   in|   17|     ap_none|                                      indexy|        scalar|
|nextYScale                                          |   in|   17|     ap_none|                                  nextYScale|        scalar|
|loop_col_count                                      |   in|   32|     ap_none|                              loop_col_count|        scalar|
|sub309                                              |   in|   32|     ap_none|                                      sub309|        scalar|
|sub                                                 |   in|   32|     ap_none|                                         sub|        scalar|
|cmp308                                              |   in|    1|     ap_none|                                      cmp308|        scalar|
|imgOutput_cols_val                                  |   in|   32|     ap_none|                          imgOutput_cols_val|        scalar|
|slt                                                 |   in|    1|     ap_none|                                         slt|        scalar|
|line_buffer_address0                                |  out|    7|   ap_memory|                                 line_buffer|         array|
|line_buffer_ce0                                     |  out|    1|   ap_memory|                                 line_buffer|         array|
|line_buffer_we0                                     |  out|    1|   ap_memory|                                 line_buffer|         array|
|line_buffer_d0                                      |  out|    8|   ap_memory|                                 line_buffer|         array|
|line_buffer_q0                                      |   in|    8|   ap_memory|                                 line_buffer|         array|
|line_buffer_address1                                |  out|    7|   ap_memory|                                 line_buffer|         array|
|line_buffer_ce1                                     |  out|    1|   ap_memory|                                 line_buffer|         array|
|line_buffer_q1                                      |   in|    8|   ap_memory|                                 line_buffer|         array|
|line_buffer_1_address0                              |  out|    7|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_ce0                                   |  out|    1|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_we0                                   |  out|    1|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_d0                                    |  out|    8|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_q0                                    |   in|    8|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_address1                              |  out|    7|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_ce1                                   |  out|    1|   ap_memory|                               line_buffer_1|         array|
|line_buffer_1_q1                                    |   in|    8|   ap_memory|                               line_buffer_1|         array|
|sub97                                               |   in|   32|     ap_none|                                       sub97|        scalar|
|first_row_index_6                                   |   in|   32|     ap_none|                           first_row_index_6|        scalar|
|line_buffer_2_address0                              |  out|    7|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_ce0                                   |  out|    1|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_we0                                   |  out|    1|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_d0                                    |  out|    8|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_q0                                    |   in|    8|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_address1                              |  out|    7|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_ce1                                   |  out|    1|   ap_memory|                               line_buffer_2|         array|
|line_buffer_2_q1                                    |   in|    8|   ap_memory|                               line_buffer_2|         array|
|empty_28                                            |   in|   48|     ap_none|                                    empty_28|        scalar|
|shr_i_i_i_i102_cast                                 |   in|   22|     ap_none|                         shr_i_i_i_i102_cast|        scalar|
|empty_29                                            |   in|   22|     ap_none|                                    empty_29|        scalar|
|add_i_i_i_i_i475_i                                  |   in|   17|     ap_none|                          add_i_i_i_i_i475_i|        scalar|
|tmp_cast_30                                         |   in|   17|     ap_none|                                 tmp_cast_30|        scalar|
|empty_31                                            |   in|    1|     ap_none|                                    empty_31|        scalar|
|indexy_pre_1                                        |   in|   22|     ap_none|                                indexy_pre_1|        scalar|
|add_i_i_i_i_i349_i                                  |   in|   17|     ap_none|                          add_i_i_i_i_i349_i|        scalar|
|tmp_cast                                            |   in|   17|     ap_none|                                    tmp_cast|        scalar|
|empty_32                                            |   in|    1|     ap_none|                                    empty_32|        scalar|
|empty                                               |   in|   24|     ap_none|                                       empty|        scalar|
|shl_i_i_i_i_i                                       |   in|   54|     ap_none|                               shl_i_i_i_i_i|        scalar|
|indexx_pre_1                                        |   in|   42|     ap_none|                                indexx_pre_1|        scalar|
|cmp71                                               |   in|    1|     ap_none|                                       cmp71|        scalar|
|imgInput_cols_val                                   |   in|   32|     ap_none|                           imgInput_cols_val|        scalar|
|indexy_1_out                                        |  out|   17|      ap_vld|                                indexy_1_out|       pointer|
|indexy_1_out_ap_vld                                 |  out|    1|      ap_vld|                                indexy_1_out|       pointer|
|nextYScale_1_out                                    |  out|   17|      ap_vld|                            nextYScale_1_out|       pointer|
|nextYScale_1_out_ap_vld                             |  out|    1|      ap_vld|                            nextYScale_1_out|       pointer|
+----------------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.54>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nextYScale_1 = alloca i32 1"   --->   Operation 20 'alloca' 'nextYScale_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indexy_1 = alloca i32 1"   --->   Operation 21 'alloca' 'indexy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val"   --->   Operation 28 'read' 'imgInput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp71_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp71"   --->   Operation 29 'read' 'cmp71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indexx_pre_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %indexx_pre_1"   --->   Operation 30 'read' 'indexx_pre_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_i_i_i_i_i_read = read i54 @_ssdm_op_Read.ap_auto.i54, i54 %shl_i_i_i_i_i"   --->   Operation 31 'read' 'shl_i_i_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_32"   --->   Operation 33 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast"   --->   Operation 34 'read' 'tmp_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_i_i_i_i_i349_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i349_i"   --->   Operation 35 'read' 'add_i_i_i_i_i349_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indexy_pre_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %indexy_pre_1"   --->   Operation 36 'read' 'indexy_pre_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_31"   --->   Operation 37 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast_read_66 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast_30"   --->   Operation 38 'read' 'tmp_cast_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_i_i_i_i_i475_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i475_i"   --->   Operation 39 'read' 'add_i_i_i_i_i475_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %empty_29"   --->   Operation 40 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shr_i_i_i_i102_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %shr_i_i_i_i102_cast"   --->   Operation 41 'read' 'shr_i_i_i_i102_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %empty_28"   --->   Operation 42 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%first_row_index_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %first_row_index_6"   --->   Operation 43 'read' 'first_row_index_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sub97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub97"   --->   Operation 44 'read' 'sub97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%slt_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %slt"   --->   Operation 45 'read' 'slt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val"   --->   Operation 46 'read' 'imgOutput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp308_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp308"   --->   Operation 47 'read' 'cmp308_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 48 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sub309_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub309"   --->   Operation 49 'read' 'sub309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%loop_col_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %loop_col_count"   --->   Operation 50 'read' 'loop_col_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%nextYScale_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %nextYScale"   --->   Operation 51 'read' 'nextYScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indexy_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %indexy"   --->   Operation 52 'read' 'indexy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln411 = store i8 0, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 53 'store' 'store_ln411' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %indexy_read, i17 %indexy_1"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %nextYScale_read, i17 %nextYScale_1"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body57"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 57 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln411_1 = zext i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 58 'zext' 'zext_ln411_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln411 = icmp_slt  i32 %zext_ln411_1, i32 %loop_col_count_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 59 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln411 = add i8 %j_1, i8 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 60 'add' 'add_ln411' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln411 = br i1 %icmp_ln411, void %for.end345.loopexit_ifconv.exitStub, void %for.body57.split_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 61 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.25ns)   --->   "%sub_ln243 = sub i22 0, i22 %shr_i_i_i_i102_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 62 'sub' 'sub_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.25ns)   --->   "%icmp_ln243 = icmp_ne  i22 %tmp_5, i22 %sub_ln243" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 63 'icmp' 'icmp_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.25ns)   --->   "%icmp_ln249 = icmp_ne  i22 %indexy_pre_1_read, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 64 'icmp' 'icmp_ln249' <Predicate = (icmp_ln411 & tmp_3)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node indexy_2)   --->   "%select_ln249 = select i1 %icmp_ln249, i17 %add_i_i_i_i_i349_i_read, i17 %tmp_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 65 'select' 'select_ln249' <Predicate = (icmp_ln411 & tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%indexy_2 = select i1 %tmp_3, i17 %select_ln249, i17 %tmp_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 66 'select' 'indexy_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i17 %indexy_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:251->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 67 'trunc' 'trunc_ln251' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln427 = br i1 %cmp71_read, void %if.end82, void %if.then" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:427]   --->   Operation 68 'br' 'br_ln427' <Predicate = (icmp_ln411)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln430 = icmp_slt  i32 %zext_ln411_1, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:430]   --->   Operation 69 'icmp' 'icmp_ln430' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.23ns)   --->   "%switch_ln444 = switch i32 %first_row_index_6_read, void %VITIS_LOOP_487_10, i32 0, void %VITIS_LOOP_445_6, i32 1, void %VITIS_LOOP_466_8" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:444]   --->   Operation 70 'switch' 'switch_ln444' <Predicate = (icmp_ln411)> <Delay = 2.23>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %slt_read, void %land.lhs.true, void %for.inc343" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 71 'br' 'br_ln508' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i17 %indexy_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 72 'zext' 'zext_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%icmp_ln509 = icmp_eq  i32 %sub_read, i32 %zext_ln509" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 73 'icmp' 'icmp_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln509 = and i1 %icmp_ln509, i1 %cmp308_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 74 'and' 'and_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (2.55ns)   --->   "%icmp_ln511 = icmp_slt  i32 %zext_ln411_1, i32 %imgOutput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:511]   --->   Operation 75 'icmp' 'icmp_ln511' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln509 = br i1 %and_ln509, void %lor.lhs.false, void %if.then311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 76 'br' 'br_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln510 = icmp_eq  i32 %sub309_read, i32 %zext_ln509" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:510]   --->   Operation 77 'icmp' 'icmp_ln510' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln508 = and i1 %icmp_ln510, i1 %icmp_ln511" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 78 'and' 'and_ln508' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %and_ln508, void %for.inc343, void %if.then314_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 79 'br' 'br_ln508' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.inc343, void %if.then314_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:511]   --->   Operation 80 'br' 'br_ln511' <Predicate = (icmp_ln411 & !slt_read & and_ln509)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln411 = store i8 %add_ln411, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 81 'store' 'store_ln411' <Predicate = (icmp_ln411)> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln249 = store i17 %indexy_2, i17 %indexy_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 82 'store' 'store_ln249' <Predicate = (icmp_ln411)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 83 'trunc' 'trunc_ln417' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i7 %trunc_ln417" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 84 'zext' 'zext_ln417' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_2 : Operation 85 [7/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 85 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node nextYScale_2)   --->   "%select_ln243 = select i1 %icmp_ln243, i17 %add_i_i_i_i_i475_i_read, i17 %tmp_cast_read_66" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 86 'select' 'select_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%nextYScale_2 = select i1 %tmp_4, i17 %select_ln243, i17 %tmp_cast_read_66" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 87 'select' 'nextYScale_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i17 %nextYScale_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 88 'zext' 'zext_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln428 = icmp_slt  i32 %zext_ln428, i32 %sub_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 89 'icmp' 'icmp_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln428)   --->   "%xor_ln428 = xor i1 %icmp_ln428, i1 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 90 'xor' 'xor_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln428 = and i1 %xor_ln428, i1 %icmp_ln430" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 91 'and' 'and_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln428 = br i1 %and_ln428, void %if.end82, void %if.then76" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 92 'br' 'br_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 1.58>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln243 = store i17 %nextYScale_2, i17 %nextYScale_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 93 'store' 'store_ln243' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln411 = br void %for.body57" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 94 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 95 [6/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 95 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 96 [5/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 96 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 97 [4/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 97 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 98 [3/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 98 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 99 [2/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 99 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 100 [1/7] (3.80ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 100 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i42 %indexx_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 101 'zext' 'zext_ln263' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.26ns)   --->   "%icmp_ln263 = icmp_slt  i54 %shl_i_i_i_i_i_read, i54 %zext_ln263" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 102 'icmp' 'icmp_ln263' <Predicate = (icmp_ln411)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node indexx_pre_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:261->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 103 'bitselect' 'tmp_7' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node indexx_pre_3)   --->   "%indexx_pre_2 = select i1 %icmp_ln263, i42 %indexx_pre_1_read, i42 %indexx_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 104 'select' 'indexx_pre_2' <Predicate = (icmp_ln411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.41ns) (out node of the LUT)   --->   "%indexx_pre_3 = select i1 %tmp_7, i42 0, i42 %indexx_pre_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:261->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 105 'select' 'indexx_pre_3' <Predicate = (icmp_ln411)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexx_pre_3, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_3, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 107 'bitselect' 'tmp_8' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i42 %indexx_pre_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 108 'trunc' 'trunc_ln266' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.25ns)   --->   "%icmp_ln266 = icmp_eq  i22 %trunc_ln266, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 109 'icmp' 'icmp_ln266' <Predicate = (icmp_ln411)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.10ns)   --->   "%add_ln266 = add i17 %trunc_ln, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 110 'add' 'add_ln266' <Predicate = (icmp_ln411)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln266 = select i1 %icmp_ln266, i17 %trunc_ln, i17 %add_ln266" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 111 'select' 'select_ln266' <Predicate = (icmp_ln411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%idx_2 = select i1 %tmp_8, i17 %select_ln266, i17 %trunc_ln" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 112 'select' 'idx_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:268->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 113 'trunc' 'trunc_ln268' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln268, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:268->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 114 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i42 %indexx_pre_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 115 'trunc' 'trunc_ln267' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.31ns)   --->   "%sub_ln267 = sub i24 %trunc_ln267, i24 %shl_ln1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 116 'sub' 'sub_ln267' <Predicate = (icmp_ln411)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (3.63ns)   --->   "%in_mat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431]   --->   Operation 117 'read' 'in_mat_data_read' <Predicate = (icmp_ln411 & cmp71_read & and_ln428)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln434 = br void %if.end82" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:434]   --->   Operation 118 'br' 'br_ln434' <Predicate = (icmp_ln411 & cmp71_read & and_ln428)> <Delay = 1.58>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%idx = zext i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 119 'zext' 'idx' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (2.55ns)   --->   "%not_cmp_i_i176 = icmp_ne  i32 %sub97_read, i32 %idx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 120 'icmp' 'not_cmp_i_i176' <Predicate = (icmp_ln411)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%Wx = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln267, i32 12, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 121 'partselect' 'Wx' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.12>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 122 'zext' 'zext_ln411' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%read_pixel = phi i8 %in_mat_data_read, void %if.then76, i8 0, void %for.body57.split_ifconv, i8 0, void %if.then" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431]   --->   Operation 123 'phi' 'read_pixel' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%flag_write = phi i1 1, void %if.then76, i1 0, void %for.body57.split_ifconv, i1 0, void %if.then"   --->   Operation 124 'phi' 'flag_write' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%empty_68 = trunc i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 125 'trunc' 'empty_68' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln450 = zext i1 %not_cmp_i_i176" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450]   --->   Operation 126 'zext' 'zext_ln450' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.87ns)   --->   "%idx_nxt = add i7 %empty_68, i7 %zext_ln450" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450]   --->   Operation 127 'add' 'idx_nxt' <Predicate = (icmp_ln411)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln452 = zext i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 128 'zext' 'zext_ln452' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln453 = zext i7 %idx_nxt" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 129 'zext' 'zext_ln453' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_2 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 130 'getelementptr' 'line_buffer_1_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_2 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 131 'getelementptr' 'line_buffer_2_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (3.25ns)   --->   "%line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 132 'load' 'line_buffer_1_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_3 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 133 'getelementptr' 'line_buffer_1_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_3 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 134 'getelementptr' 'line_buffer_2_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (3.25ns)   --->   "%line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 135 'load' 'line_buffer_1_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:475]   --->   Operation 136 'load' 'line_buffer_2_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476]   --->   Operation 137 'load' 'line_buffer_2_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %flag_write, void %if.end226, void %VITIS_LOOP_479_9" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:478]   --->   Operation 138 'br' 'br_ln478' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%line_buffer_addr_4 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:483]   --->   Operation 139 'getelementptr' 'line_buffer_addr_4' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln483 = store i8 %read_pixel, i7 %line_buffer_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:483]   --->   Operation 140 'store' 'store_ln483' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln485 = br void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:485]   --->   Operation 141 'br' 'br_ln485' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%line_buffer_addr_2 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 142 'getelementptr' 'line_buffer_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 143 'getelementptr' 'line_buffer_1_addr' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 144 [2/2] (3.25ns)   --->   "%line_buffer_load_2 = load i7 %line_buffer_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 144 'load' 'line_buffer_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer_addr_3 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 145 'getelementptr' 'line_buffer_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_1 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 146 'getelementptr' 'line_buffer_1_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 147 [2/2] (3.25ns)   --->   "%line_buffer_load_3 = load i7 %line_buffer_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 147 'load' 'line_buffer_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 148 [2/2] (3.25ns)   --->   "%line_buffer_1_load = load i7 %line_buffer_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 148 'load' 'line_buffer_1_load' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 149 [2/2] (3.25ns)   --->   "%line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 149 'load' 'line_buffer_1_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %flag_write, void %if.end152, void %VITIS_LOOP_458_7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:457]   --->   Operation 150 'br' 'br_ln457' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_4 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:462]   --->   Operation 151 'getelementptr' 'line_buffer_2_addr_4' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln462 = store i8 %read_pixel, i7 %line_buffer_2_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:462]   --->   Operation 152 'store' 'store_ln462' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln464 = br void %if.end152" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:464]   --->   Operation 153 'br' 'br_ln464' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 154 'getelementptr' 'line_buffer_addr' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 155 'getelementptr' 'line_buffer_2_addr' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (3.25ns)   --->   "%line_buffer_2_load = load i7 %line_buffer_2_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 156 'load' 'line_buffer_2_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%line_buffer_addr_1 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 157 'getelementptr' 'line_buffer_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_1 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 158 'getelementptr' 'line_buffer_2_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (3.25ns)   --->   "%line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 159 'load' 'line_buffer_2_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 160 [2/2] (3.25ns)   --->   "%line_buffer_load = load i7 %line_buffer_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:496]   --->   Operation 160 'load' 'line_buffer_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 161 [2/2] (3.25ns)   --->   "%line_buffer_load_1 = load i7 %line_buffer_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497]   --->   Operation 161 'load' 'line_buffer_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %flag_write, void %if.end298, void %VITIS_LOOP_500_11" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:499]   --->   Operation 162 'br' 'br_ln499' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_4 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:504]   --->   Operation 163 'getelementptr' 'line_buffer_1_addr_4' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln504 = store i8 %read_pixel, i7 %line_buffer_1_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:504]   --->   Operation 164 'store' 'store_ln504' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln506 = br void %if.end298" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:506]   --->   Operation 165 'br' 'br_ln506' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.96>
ST_11 : Operation 166 [1/2] (3.25ns)   --->   "%line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 166 'load' 'line_buffer_1_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 167 [1/2] (3.25ns)   --->   "%line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 167 'load' 'line_buffer_1_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:475]   --->   Operation 168 'load' 'line_buffer_2_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 169 [1/2] (3.25ns)   --->   "%line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476]   --->   Operation 169 'load' 'line_buffer_2_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 170 [1/1] (1.70ns)   --->   "%br_ln486 = br void %if.end300" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:486]   --->   Operation 170 'br' 'br_ln486' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 1.70>
ST_11 : Operation 171 [1/2] (3.25ns)   --->   "%line_buffer_load_2 = load i7 %line_buffer_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 171 'load' 'line_buffer_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 172 [1/2] (3.25ns)   --->   "%line_buffer_load_3 = load i7 %line_buffer_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 172 'load' 'line_buffer_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 173 [1/2] (3.25ns)   --->   "%line_buffer_1_load = load i7 %line_buffer_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 173 'load' 'line_buffer_1_load' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 174 [1/2] (3.25ns)   --->   "%line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 174 'load' 'line_buffer_1_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 175 [1/1] (1.70ns)   --->   "%br_ln465 = br void %if.end300" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:465]   --->   Operation 175 'br' 'br_ln465' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 1.70>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%line_buffer_2_load = load i7 %line_buffer_2_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 176 'load' 'line_buffer_2_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 177 [1/2] (3.25ns)   --->   "%line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 177 'load' 'line_buffer_2_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 178 [1/2] (3.25ns)   --->   "%line_buffer_load = load i7 %line_buffer_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:496]   --->   Operation 178 'load' 'line_buffer_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 179 [1/2] (3.25ns)   --->   "%line_buffer_load_1 = load i7 %line_buffer_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497]   --->   Operation 179 'load' 'line_buffer_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 180 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.end300"   --->   Operation 180 'br' 'br_ln0' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 1.70>

State 12 <SV = 11> <Delay = 4.98>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln413 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:413]   --->   Operation 181 'specpipeline' 'specpipeline_ln413' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:414]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 183 'specloopname' 'specloopname_ln411' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln251, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:251->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 184 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (2.31ns)   --->   "%sub_ln250 = sub i24 %tmp, i24 %shl_ln" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 185 'sub' 'sub_ln250' <Predicate = (icmp_ln411)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%B1 = phi i8 %line_buffer_1_load_1, void %if.end152, i8 %line_buffer_load_1, void %if.end298, i8 %line_buffer_2_load_3, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 186 'phi' 'B1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%B0 = phi i8 %line_buffer_1_load, void %if.end152, i8 %line_buffer_load, void %if.end298, i8 %line_buffer_2_load_2, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 187 'phi' 'B0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%p_0_0_066256 = phi i8 %line_buffer_load_3, void %if.end152, i8 %line_buffer_2_load_1, void %if.end298, i8 %line_buffer_1_load_3, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 188 'phi' 'p_0_0_066256' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%empty_67 = phi i8 %line_buffer_load_2, void %if.end152, i8 %line_buffer_2_load, void %if.end298, i8 %line_buffer_1_load_2, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 189 'phi' 'empty_67' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%Wy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln250, i32 12, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 190 'partselect' 'Wy' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i12 %Wx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 191 'zext' 'zext_ln512' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (1.24ns)   --->   "%A0 = select i1 %icmp_ln509, i8 %B0, i8 %empty_67" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 192 'select' 'A0' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (1.24ns)   --->   "%A1 = select i1 %icmp_ln509, i8 %B1, i8 %p_0_0_066256" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 193 'select' 'A1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %A0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 194 'zext' 'zext_ln52' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %B1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 195 'zext' 'zext_ln52_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.91ns)   --->   "%add_ln52 = add i9 %zext_ln52_1, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 196 'add' 'add_ln52' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i8 %B0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 197 'zext' 'zext_ln52_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i8 %A1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 198 'zext' 'zext_ln52_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (1.91ns)   --->   "%add_ln52_1 = add i9 %zext_ln52_3, i9 %zext_ln52_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 199 'add' 'add_ln52_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i9 %add_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 200 'zext' 'zext_ln52_4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i9 %add_ln52_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 201 'zext' 'zext_ln52_5' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.82ns)   --->   "%val0 = sub i10 %zext_ln52_4, i10 %zext_ln52_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 202 'sub' 'val0' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (1.91ns)   --->   "%sub_ln53 = sub i9 %zext_ln52_2, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:53->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 203 'sub' 'sub_ln53' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (1.91ns)   --->   "%sub_ln54 = sub i9 %zext_ln52_3, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:54->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 204 'sub' 'sub_ln54' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i9 %sub_ln54" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 205 'sext' 'sext_ln58' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 206 [3/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 206 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.67>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%Wy_1 = zext i12 %Wy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 207 'zext' 'Wy_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%Wx_1 = zext i12 %Wx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 208 'zext' 'Wx_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (5.62ns)   --->   "%conv10_i_i_i = mul i24 %Wx_1, i24 %Wy_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 209 'mul' 'conv10_i_i_i' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%Wxy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %conv10_i_i_i, i32 10, i32 21" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 210 'partselect' 'Wxy' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%Wxy_1 = zext i12 %Wxy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 211 'zext' 'Wxy_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i10 %val0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 212 'sext' 'sext_ln56' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 213 [3/3] (1.05ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 213 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %sub_ln53" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 214 'sext' 'sext_ln57' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %Wy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 215 'zext' 'zext_ln57' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (5.62ns)   --->   "%P2 = mul i21 %zext_ln57, i21 %sext_ln57" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 216 'mul' 'P2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 217 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 218 [2/3] (1.05ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 218 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 219 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i21 %P2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 220 'sext' 'sext_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%sext_ln61_2 = sext i21 %P3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 221 'sext' 'sext_ln61_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_14 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 222 'add' 'add_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 223 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%sext_ln61 = sext i22 %P1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 224 'sext' 'sext_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_15 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 225 'add' 'add_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i22 %add_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 226 'sext' 'sext_ln61_4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_15 : Operation 227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 227 'add' 'add_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.11>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%P4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %A0, i10 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:59->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 228 'bitconcatenate' 'P4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 229 'add' 'add_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i23 %add_ln61_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 230 'sext' 'sext_ln61_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i18 %P4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 231 'zext' 'zext_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (2.28ns)   --->   "%add_ln61_2 = add i24 %sext_ln61_3, i24 %zext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 232 'add' 'add_ln61_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln61_2, i32 10, i32 17" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 233 'partselect' 'trunc_ln1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i24 %add_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 234 'trunc' 'trunc_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (1.73ns)   --->   "%icmp_ln61 = icmp_eq  i10 %trunc_ln61, i10 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 235 'icmp' 'icmp_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%nextYScale_1_load = load i17 %nextYScale_1"   --->   Operation 242 'load' 'nextYScale_1_load' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%indexy_1_load = load i17 %indexy_1"   --->   Operation 243 'load' 'indexy_1_load' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %indexy_1_out, i17 %indexy_1_load"   --->   Operation 244 'write' 'write_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %nextYScale_1_out, i17 %nextYScale_1_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.79>
ST_17 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node currentoutput)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61_2, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 236 'bitselect' 'tmp_9' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (1.91ns)   --->   "%add_ln61_3 = add i8 %trunc_ln1, i8 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 237 'add' 'add_ln61_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511 & !icmp_ln61) | (!slt_read & !and_ln509 & and_ln508 & !icmp_ln61)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node currentoutput)   --->   "%select_ln61 = select i1 %icmp_ln61, i8 %trunc_ln1, i8 %add_ln61_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 238 'select' 'select_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (1.24ns) (out node of the LUT)   --->   "%currentoutput = select i1 %tmp_9, i8 %select_ln61, i8 %trunc_ln1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 239 'select' 'currentoutput' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_resize_mat_data, i8 %currentoutput" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:525]   --->   Operation 240 'write' 'write_ln553' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln527 = br void %for.inc343" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:527]   --->   Operation 241 'br' 'br_ln527' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indexy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nextYScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loop_col_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub309]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp308]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgOutput_cols_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ slt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sub97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first_row_index_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ empty_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shr_i_i_i_i102_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_i_i_i_i_i475_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_cast_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indexy_pre_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_i_i_i_i_i349_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_i_i_i_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indexx_pre_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput_cols_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_resize_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ indexy_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nextYScale_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nextYScale_1             (alloca           ) [ 011111111111111110]
indexy_1                 (alloca           ) [ 011111111111111110]
j                        (alloca           ) [ 010000000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000]
imgInput_cols_val_read   (read             ) [ 000000000000000000]
cmp71_read               (read             ) [ 011111111111111111]
indexx_pre_1_read        (read             ) [ 011111111100000000]
shl_i_i_i_i_i_read       (read             ) [ 011111111000000000]
tmp                      (read             ) [ 011111111111100000]
tmp_3                    (read             ) [ 010000000000000000]
tmp_cast_read            (read             ) [ 000000000000000000]
add_i_i_i_i_i349_i_read  (read             ) [ 000000000000000000]
indexy_pre_1_read        (read             ) [ 000000000000000000]
tmp_4                    (read             ) [ 011000000000000000]
tmp_cast_read_66         (read             ) [ 011000000000000000]
add_i_i_i_i_i475_i_read  (read             ) [ 011000000000000000]
tmp_5                    (read             ) [ 000000000000000000]
shr_i_i_i_i102_cast_read (read             ) [ 000000000000000000]
tmp_6                    (read             ) [ 011111111000000000]
first_row_index_6_read   (read             ) [ 011111111111111111]
sub97_read               (read             ) [ 011111111100000000]
slt_read                 (read             ) [ 011111111111111111]
imgOutput_cols_val_read  (read             ) [ 000000000000000000]
cmp308_read              (read             ) [ 011111111111000000]
sub_read                 (read             ) [ 011000000000000000]
sub309_read              (read             ) [ 000000000000000000]
loop_col_count_read      (read             ) [ 000000000000000000]
nextYScale_read          (read             ) [ 000000000000000000]
indexy_read              (read             ) [ 000000000000000000]
store_ln411              (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
br_ln0                   (br               ) [ 000000000000000000]
j_1                      (load             ) [ 011111111110000000]
zext_ln411_1             (zext             ) [ 000000000000000000]
icmp_ln411               (icmp             ) [ 011111111111111111]
add_ln411                (add              ) [ 000000000000000000]
br_ln411                 (br               ) [ 000000000000000000]
sub_ln243                (sub              ) [ 000000000000000000]
icmp_ln243               (icmp             ) [ 011000000000000000]
icmp_ln249               (icmp             ) [ 000000000000000000]
select_ln249             (select           ) [ 000000000000000000]
indexy_2                 (select           ) [ 000000000000000000]
trunc_ln251              (trunc            ) [ 011111111111100000]
br_ln427                 (br               ) [ 011111111110000000]
icmp_ln430               (icmp             ) [ 011000000000000000]
switch_ln444             (switch           ) [ 000000000000000000]
br_ln508                 (br               ) [ 000000000000000000]
zext_ln509               (zext             ) [ 000000000000000000]
icmp_ln509               (icmp             ) [ 011111111111100000]
and_ln509                (and              ) [ 011111111111111111]
icmp_ln511               (icmp             ) [ 011111111111111111]
br_ln509                 (br               ) [ 000000000000000000]
icmp_ln510               (icmp             ) [ 011111111111000000]
and_ln508                (and              ) [ 011111111111111111]
br_ln508                 (br               ) [ 000000000000000000]
br_ln511                 (br               ) [ 000000000000000000]
store_ln411              (store            ) [ 000000000000000000]
store_ln249              (store            ) [ 000000000000000000]
trunc_ln417              (trunc            ) [ 000000000000000000]
zext_ln417               (zext             ) [ 010111111000000000]
select_ln243             (select           ) [ 000000000000000000]
nextYScale_2             (select           ) [ 000000000000000000]
zext_ln428               (zext             ) [ 000000000000000000]
icmp_ln428               (icmp             ) [ 000000000000000000]
xor_ln428                (xor              ) [ 000000000000000000]
and_ln428                (and              ) [ 011111111111111111]
br_ln428                 (br               ) [ 011111111110000000]
store_ln243              (store            ) [ 000000000000000000]
br_ln411                 (br               ) [ 000000000000000000]
indexx_pre_comp          (call             ) [ 010000000100000000]
zext_ln263               (zext             ) [ 000000000000000000]
icmp_ln263               (icmp             ) [ 010000000100000000]
tmp_7                    (bitselect        ) [ 000000000000000000]
indexx_pre_2             (select           ) [ 000000000000000000]
indexx_pre_3             (select           ) [ 000000000000000000]
trunc_ln                 (partselect       ) [ 000000000000000000]
tmp_8                    (bitselect        ) [ 000000000000000000]
trunc_ln266              (trunc            ) [ 000000000000000000]
icmp_ln266               (icmp             ) [ 000000000000000000]
add_ln266                (add              ) [ 000000000000000000]
select_ln266             (select           ) [ 000000000000000000]
idx_2                    (select           ) [ 010000000010000000]
trunc_ln268              (trunc            ) [ 000000000000000000]
shl_ln1                  (bitconcatenate   ) [ 000000000000000000]
trunc_ln267              (trunc            ) [ 000000000000000000]
sub_ln267                (sub              ) [ 000000000000000000]
in_mat_data_read         (read             ) [ 011000000110000000]
br_ln434                 (br               ) [ 011000000110000000]
idx                      (zext             ) [ 000000000000000000]
not_cmp_i_i176           (icmp             ) [ 010000000010000000]
Wx                       (partselect       ) [ 010000000011110000]
zext_ln411               (zext             ) [ 000000000000000000]
read_pixel               (phi              ) [ 010000000010000000]
flag_write               (phi              ) [ 010000000010000000]
empty_68                 (trunc            ) [ 000000000000000000]
zext_ln450               (zext             ) [ 000000000000000000]
idx_nxt                  (add              ) [ 000000000000000000]
zext_ln452               (zext             ) [ 000000000000000000]
zext_ln453               (zext             ) [ 000000000000000000]
line_buffer_1_addr_2     (getelementptr    ) [ 010000000001000000]
line_buffer_2_addr_2     (getelementptr    ) [ 010000000001000000]
line_buffer_1_addr_3     (getelementptr    ) [ 010000000001000000]
line_buffer_2_addr_3     (getelementptr    ) [ 010000000001000000]
br_ln478                 (br               ) [ 000000000000000000]
line_buffer_addr_4       (getelementptr    ) [ 000000000000000000]
store_ln483              (store            ) [ 000000000000000000]
br_ln485                 (br               ) [ 000000000000000000]
line_buffer_addr_2       (getelementptr    ) [ 010000000001000000]
line_buffer_1_addr       (getelementptr    ) [ 010000000001000000]
line_buffer_addr_3       (getelementptr    ) [ 010000000001000000]
line_buffer_1_addr_1     (getelementptr    ) [ 010000000001000000]
br_ln457                 (br               ) [ 000000000000000000]
line_buffer_2_addr_4     (getelementptr    ) [ 000000000000000000]
store_ln462              (store            ) [ 000000000000000000]
br_ln464                 (br               ) [ 000000000000000000]
line_buffer_addr         (getelementptr    ) [ 010000000001000000]
line_buffer_2_addr       (getelementptr    ) [ 010000000001000000]
line_buffer_addr_1       (getelementptr    ) [ 010000000001000000]
line_buffer_2_addr_1     (getelementptr    ) [ 010000000001000000]
br_ln499                 (br               ) [ 000000000000000000]
line_buffer_1_addr_4     (getelementptr    ) [ 000000000000000000]
store_ln504              (store            ) [ 000000000000000000]
br_ln506                 (br               ) [ 000000000000000000]
line_buffer_1_load_2     (load             ) [ 010000000001100000]
line_buffer_1_load_3     (load             ) [ 010000000001100000]
line_buffer_2_load_2     (load             ) [ 010000000001100000]
line_buffer_2_load_3     (load             ) [ 010000000001100000]
br_ln486                 (br               ) [ 010000000001100000]
line_buffer_load_2       (load             ) [ 010000000001100000]
line_buffer_load_3       (load             ) [ 010000000001100000]
line_buffer_1_load       (load             ) [ 010000000001100000]
line_buffer_1_load_1     (load             ) [ 010000000001100000]
br_ln465                 (br               ) [ 010000000001100000]
line_buffer_2_load       (load             ) [ 010000000001100000]
line_buffer_2_load_1     (load             ) [ 010000000001100000]
line_buffer_load         (load             ) [ 010000000001100000]
line_buffer_load_1       (load             ) [ 010000000001100000]
br_ln0                   (br               ) [ 010000000001100000]
specpipeline_ln413       (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln414  (speclooptripcount) [ 000000000000000000]
specloopname_ln411       (specloopname     ) [ 000000000000000000]
shl_ln                   (bitconcatenate   ) [ 000000000000000000]
sub_ln250                (sub              ) [ 000000000000000000]
B1                       (phi              ) [ 010000000000100000]
B0                       (phi              ) [ 010000000000100000]
p_0_0_066256             (phi              ) [ 010000000000100000]
empty_67                 (phi              ) [ 010000000000100000]
Wy                       (partselect       ) [ 010000000000010000]
zext_ln512               (zext             ) [ 010000000000011000]
A0                       (select           ) [ 010000000000011110]
A1                       (select           ) [ 000000000000000000]
zext_ln52                (zext             ) [ 000000000000000000]
zext_ln52_1              (zext             ) [ 000000000000000000]
add_ln52                 (add              ) [ 000000000000000000]
zext_ln52_2              (zext             ) [ 000000000000000000]
zext_ln52_3              (zext             ) [ 000000000000000000]
add_ln52_1               (add              ) [ 000000000000000000]
zext_ln52_4              (zext             ) [ 000000000000000000]
zext_ln52_5              (zext             ) [ 000000000000000000]
val0                     (sub              ) [ 010000000000010000]
sub_ln53                 (sub              ) [ 010000000000010000]
sub_ln54                 (sub              ) [ 000000000000000000]
sext_ln58                (sext             ) [ 010000000000011000]
Wy_1                     (zext             ) [ 000000000000000000]
Wx_1                     (zext             ) [ 000000000000000000]
conv10_i_i_i             (mul              ) [ 000000000000000000]
Wxy                      (partselect       ) [ 000000000000000000]
Wxy_1                    (zext             ) [ 010000000000001100]
sext_ln56                (sext             ) [ 010000000000001100]
sext_ln57                (sext             ) [ 000000000000000000]
zext_ln57                (zext             ) [ 000000000000000000]
P2                       (mul              ) [ 010000000000001000]
P3                       (mul              ) [ 000000000000000000]
sext_ln61_1              (sext             ) [ 010000000000000100]
sext_ln61_2              (sext             ) [ 010000000000000100]
P1                       (mul              ) [ 000000000000000000]
sext_ln61                (sext             ) [ 010000000000000010]
add_ln61                 (add              ) [ 000000000000000000]
sext_ln61_4              (sext             ) [ 010000000000000010]
P4                       (bitconcatenate   ) [ 000000000000000000]
add_ln61_1               (add              ) [ 000000000000000000]
sext_ln61_3              (sext             ) [ 000000000000000000]
zext_ln61                (zext             ) [ 000000000000000000]
add_ln61_2               (add              ) [ 010000000000000001]
trunc_ln1                (partselect       ) [ 010000000000000001]
trunc_ln61               (trunc            ) [ 000000000000000000]
icmp_ln61                (icmp             ) [ 010000000000000001]
tmp_9                    (bitselect        ) [ 000000000000000000]
add_ln61_3               (add              ) [ 000000000000000000]
select_ln61              (select           ) [ 000000000000000000]
currentoutput            (select           ) [ 000000000000000000]
write_ln553              (write            ) [ 000000000000000000]
br_ln527                 (br               ) [ 000000000000000000]
nextYScale_1_load        (load             ) [ 000000000000000000]
indexy_1_load            (load             ) [ 000000000000000000]
write_ln0                (write            ) [ 000000000000000000]
write_ln0                (write            ) [ 000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indexy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nextYScale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextYScale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loop_col_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_col_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub309">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub309"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp308">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp308"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imgOutput_cols_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_cols_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="line_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub97">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub97"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="first_row_index_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_row_index_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="empty_28">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shr_i_i_i_i102_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shr_i_i_i_i102_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="empty_29">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add_i_i_i_i_i475_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i_i_i_i_i475_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tmp_cast_30">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_cast_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="empty_31">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="indexy_pre_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexy_pre_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="add_i_i_i_i_i349_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i_i_i_i_i349_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tmp_cast">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="empty_32">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="empty">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="shl_i_i_i_i_i">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_i_i_i_i_i"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="indexx_pre_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexx_pre_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cmp71">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp71"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="imgInput_cols_val">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_cols_val"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_mat_data">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_resize_mat_data">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_data"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="indexy_1_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexy_1_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="nextYScale_1_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextYScale_1_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i42"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i54"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleCompute_17_42_20_48_16_1_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i2.i22"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="nextYScale_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nextYScale_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indexy_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indexy_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="imgInput_cols_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgInput_cols_val_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cmp71_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp71_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indexx_pre_1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="42" slack="0"/>
<pin id="198" dir="0" index="1" bw="42" slack="0"/>
<pin id="199" dir="1" index="2" bw="42" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexx_pre_1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_i_i_i_i_i_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="54" slack="0"/>
<pin id="204" dir="0" index="1" bw="54" slack="0"/>
<pin id="205" dir="1" index="2" bw="54" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_i_i_i_i_i_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="1" index="2" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_cast_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="0" index="1" bw="17" slack="0"/>
<pin id="223" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_i_i_i_i_i349_i_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="0" index="1" bw="17" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_i_i_i_i_i349_i_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="indexy_pre_1_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="22" slack="0"/>
<pin id="234" dir="0" index="1" bw="22" slack="0"/>
<pin id="235" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexy_pre_1_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_4_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_cast_read_66_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="0" index="1" bw="17" slack="0"/>
<pin id="247" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_read_66/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_i_i_i_i_i475_i_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="17" slack="0"/>
<pin id="252" dir="0" index="1" bw="17" slack="0"/>
<pin id="253" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_i_i_i_i_i475_i_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_5_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="22" slack="0"/>
<pin id="259" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="shr_i_i_i_i102_cast_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shr_i_i_i_i102_cast_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_6_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="48" slack="0"/>
<pin id="270" dir="0" index="1" bw="48" slack="0"/>
<pin id="271" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="first_row_index_6_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_row_index_6_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sub97_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub97_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="slt_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slt_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="imgOutput_cols_val_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutput_cols_val_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="cmp308_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp308_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub309_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub309_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="loop_col_count_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loop_col_count_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="nextYScale_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="0"/>
<pin id="324" dir="0" index="1" bw="17" slack="0"/>
<pin id="325" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextYScale_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indexy_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="17" slack="0"/>
<pin id="330" dir="0" index="1" bw="17" slack="0"/>
<pin id="331" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexy_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="in_mat_data_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_mat_data_read/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln553_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/17 "/>
</bind>
</comp>

<comp id="347" class="1004" name="write_ln0_write_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="17" slack="0"/>
<pin id="350" dir="0" index="2" bw="17" slack="0"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="354" class="1004" name="write_ln0_write_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="0"/>
<pin id="357" dir="0" index="2" bw="17" slack="0"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="361" class="1004" name="line_buffer_1_addr_2_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="17" slack="0"/>
<pin id="365" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_2/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="line_buffer_2_addr_2_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="17" slack="0"/>
<pin id="372" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_2/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="0" slack="0"/>
<pin id="380" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="381" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="382" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="8" slack="1"/>
<pin id="383" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_1_load_2/10 line_buffer_1_load_3/10 line_buffer_1_load/10 line_buffer_1_load_1/10 store_ln504/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="line_buffer_1_addr_3_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_3/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="line_buffer_2_addr_3_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_3/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="0"/>
<pin id="405" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="406" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="407" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="8" slack="1"/>
<pin id="408" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="line_buffer_2_load_2/10 line_buffer_2_load_3/10 store_ln462/10 line_buffer_2_load/10 line_buffer_2_load_1/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="line_buffer_addr_4_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_4/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="438" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="439" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="8" slack="1"/>
<pin id="441" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln483/10 line_buffer_load_2/10 line_buffer_load_3/10 line_buffer_load/10 line_buffer_load_1/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="line_buffer_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="17" slack="0"/>
<pin id="428" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_2/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="line_buffer_1_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="17" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="line_buffer_addr_3_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_3/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="line_buffer_1_addr_1_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="7" slack="0"/>
<pin id="454" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_1/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="line_buffer_2_addr_4_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_4/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="line_buffer_addr_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="17" slack="0"/>
<pin id="472" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="line_buffer_2_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="17" slack="0"/>
<pin id="479" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="line_buffer_addr_1_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_1/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="line_buffer_2_addr_1_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_1/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="line_buffer_1_addr_4_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_4/10 "/>
</bind>
</comp>

<comp id="508" class="1005" name="read_pixel_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="8"/>
<pin id="510" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="read_pixel (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="read_pixel_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="9"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="4" bw="1" slack="8"/>
<pin id="518" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_pixel/10 "/>
</bind>
</comp>

<comp id="525" class="1005" name="flag_write_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_write (phireg) "/>
</bind>
</comp>

<comp id="530" class="1004" name="flag_write_phi_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="1" slack="9"/>
<pin id="534" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="4" bw="1" slack="8"/>
<pin id="536" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_write/10 "/>
</bind>
</comp>

<comp id="541" class="1005" name="B1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="543" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="B1 (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="B1_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="8" slack="1"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="4" bw="8" slack="1"/>
<pin id="550" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B1/12 "/>
</bind>
</comp>

<comp id="552" class="1005" name="B0_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="554" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="B0 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="B0_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="8" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="4" bw="8" slack="1"/>
<pin id="561" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B0/12 "/>
</bind>
</comp>

<comp id="563" class="1005" name="p_0_0_066256_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="565" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_066256 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_0_0_066256_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="8" slack="1"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="4" bw="8" slack="1"/>
<pin id="572" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_066256/12 "/>
</bind>
</comp>

<comp id="574" class="1005" name="empty_67_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="576" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_67 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="empty_67_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="8" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="4" bw="8" slack="1"/>
<pin id="583" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_67/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_scaleCompute_17_42_20_48_16_1_s_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="42" slack="0"/>
<pin id="587" dir="0" index="1" bw="7" slack="0"/>
<pin id="588" dir="0" index="2" bw="48" slack="1"/>
<pin id="589" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="indexx_pre_comp/2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_load_2 line_buffer_1_load "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_load_3 line_buffer_1_load_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_load_2 line_buffer_2_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_load_3 line_buffer_2_load_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load_2 line_buffer_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load_3 line_buffer_load_1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln411_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln0_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="17" slack="0"/>
<pin id="634" dir="0" index="1" bw="17" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln0_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="17" slack="0"/>
<pin id="639" dir="0" index="1" bw="17" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="j_1_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln411_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_1/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln411_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln411/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln411_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sub_ln243_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="22" slack="0"/>
<pin id="664" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln243/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln243_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="22" slack="0"/>
<pin id="669" dir="0" index="1" bw="22" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln249_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="22" slack="0"/>
<pin id="675" dir="0" index="1" bw="22" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln249_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="17" slack="0"/>
<pin id="682" dir="0" index="2" bw="17" slack="0"/>
<pin id="683" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln249/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="indexy_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="17" slack="0"/>
<pin id="690" dir="0" index="2" bw="17" slack="0"/>
<pin id="691" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexy_2/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln251_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="17" slack="0"/>
<pin id="697" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln430_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln430/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln509_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="17" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln509_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln509/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln509_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln509/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln511_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln510_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln510/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln508_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln508/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln411_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln249_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="17" slack="0"/>
<pin id="746" dir="0" index="1" bw="17" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln417_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="1"/>
<pin id="751" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln417_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln243_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="17" slack="1"/>
<pin id="760" dir="0" index="2" bw="17" slack="1"/>
<pin id="761" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln243/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="nextYScale_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="17" slack="0"/>
<pin id="765" dir="0" index="2" bw="17" slack="1"/>
<pin id="766" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nextYScale_2/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln428_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="17" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln428/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln428_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln428/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="xor_ln428_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln428/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln428_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="1"/>
<pin id="786" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln428/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln243_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="17" slack="0"/>
<pin id="790" dir="0" index="1" bw="17" slack="1"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln263_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="42" slack="0"/>
<pin id="795" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln263/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="icmp_ln263_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="54" slack="7"/>
<pin id="799" dir="0" index="1" bw="54" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_7_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="42" slack="1"/>
<pin id="805" dir="0" index="2" bw="7" slack="0"/>
<pin id="806" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="indexx_pre_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="42" slack="8"/>
<pin id="812" dir="0" index="2" bw="42" slack="1"/>
<pin id="813" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexx_pre_2/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="indexx_pre_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="42" slack="0"/>
<pin id="817" dir="0" index="2" bw="42" slack="0"/>
<pin id="818" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexx_pre_3/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="17" slack="0"/>
<pin id="824" dir="0" index="1" bw="42" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="0" index="3" bw="7" slack="0"/>
<pin id="827" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_8_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="42" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="trunc_ln266_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="42" slack="0"/>
<pin id="842" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln266_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="22" slack="0"/>
<pin id="846" dir="0" index="1" bw="22" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln266/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln266_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="17" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln266/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln266_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="17" slack="0"/>
<pin id="859" dir="0" index="2" bw="17" slack="0"/>
<pin id="860" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="idx_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="17" slack="0"/>
<pin id="867" dir="0" index="2" bw="17" slack="0"/>
<pin id="868" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_2/9 "/>
</bind>
</comp>

<comp id="872" class="1004" name="trunc_ln268_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="17" slack="0"/>
<pin id="874" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln268/9 "/>
</bind>
</comp>

<comp id="876" class="1004" name="shl_ln1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="24" slack="0"/>
<pin id="878" dir="0" index="1" bw="2" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln267_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="42" slack="0"/>
<pin id="886" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln267/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sub_ln267_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="24" slack="0"/>
<pin id="890" dir="0" index="1" bw="24" slack="0"/>
<pin id="891" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln267/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="idx_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="17" slack="0"/>
<pin id="896" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="not_cmp_i_i176_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="8"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_cmp_i_i176/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="Wx_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="12" slack="0"/>
<pin id="905" dir="0" index="1" bw="24" slack="0"/>
<pin id="906" dir="0" index="2" bw="5" slack="0"/>
<pin id="907" dir="0" index="3" bw="6" slack="0"/>
<pin id="908" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Wx/9 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln411_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="9"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="empty_68_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="17" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_68/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln450_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="idx_nxt_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_nxt/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln452_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="17" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln452/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln453_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln453/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="shl_ln_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="24" slack="0"/>
<pin id="952" dir="0" index="1" bw="2" slack="11"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sub_ln250_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="24" slack="11"/>
<pin id="959" dir="0" index="1" bw="24" slack="0"/>
<pin id="960" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln250/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="Wy_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="12" slack="0"/>
<pin id="964" dir="0" index="1" bw="24" slack="0"/>
<pin id="965" dir="0" index="2" bw="5" slack="0"/>
<pin id="966" dir="0" index="3" bw="6" slack="0"/>
<pin id="967" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Wy/12 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln512_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="3"/>
<pin id="974" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln512/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="A0_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="11"/>
<pin id="977" dir="0" index="1" bw="8" slack="0"/>
<pin id="978" dir="0" index="2" bw="8" slack="0"/>
<pin id="979" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A0/12 "/>
</bind>
</comp>

<comp id="982" class="1004" name="A1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="11"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="0" index="2" bw="8" slack="0"/>
<pin id="986" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A1/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln52_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln52_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln52_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln52_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln52_3_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln52_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln52_4_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="9" slack="0"/>
<pin id="1019" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln52_5_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="0"/>
<pin id="1023" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="val0_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="val0/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sub_ln53_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="0"/>
<pin id="1034" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sub_ln54_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="0"/>
<pin id="1040" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln58_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="9" slack="0"/>
<pin id="1045" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="Wy_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="1"/>
<pin id="1049" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Wy_1/13 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="Wx_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="4"/>
<pin id="1052" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Wx_1/13 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="conv10_i_i_i_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="12" slack="0"/>
<pin id="1055" dir="0" index="1" bw="12" slack="0"/>
<pin id="1056" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="conv10_i_i_i/13 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="Wxy_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="12" slack="0"/>
<pin id="1061" dir="0" index="1" bw="24" slack="0"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="0" index="3" bw="6" slack="0"/>
<pin id="1064" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Wxy/13 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="Wxy_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="12" slack="0"/>
<pin id="1071" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Wxy_1/13 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln56_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="10" slack="1"/>
<pin id="1075" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/13 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sext_ln57_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="1"/>
<pin id="1078" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/13 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln57_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="1"/>
<pin id="1081" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/13 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="P2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="12" slack="0"/>
<pin id="1084" dir="0" index="1" bw="9" slack="0"/>
<pin id="1085" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="P2/13 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sext_ln61_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="21" slack="1"/>
<pin id="1090" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln61_4_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="22" slack="0"/>
<pin id="1093" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/15 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="P4_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="18" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="4"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="P4/16 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln61_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="23" slack="0"/>
<pin id="1103" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/16 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln61_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="18" slack="0"/>
<pin id="1106" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/16 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln61_2_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="23" slack="0"/>
<pin id="1110" dir="0" index="1" bw="18" slack="0"/>
<pin id="1111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/16 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="0" index="1" bw="24" slack="0"/>
<pin id="1117" dir="0" index="2" bw="5" slack="0"/>
<pin id="1118" dir="0" index="3" bw="6" slack="0"/>
<pin id="1119" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="trunc_ln61_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="24" slack="0"/>
<pin id="1126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/16 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="icmp_ln61_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="0"/>
<pin id="1130" dir="0" index="1" bw="10" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/16 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_9_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="24" slack="1"/>
<pin id="1137" dir="0" index="2" bw="6" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="add_ln61_3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/17 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="select_ln61_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="1"/>
<pin id="1148" dir="0" index="1" bw="8" slack="1"/>
<pin id="1149" dir="0" index="2" bw="8" slack="0"/>
<pin id="1150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/17 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="currentoutput_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="0"/>
<pin id="1155" dir="0" index="2" bw="8" slack="1"/>
<pin id="1156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currentoutput/17 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="nextYScale_1_load_load_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="17" slack="15"/>
<pin id="1162" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextYScale_1_load/16 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="indexy_1_load_load_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="17" slack="15"/>
<pin id="1166" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexy_1_load/16 "/>
</bind>
</comp>

<comp id="1168" class="1007" name="grp_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="12" slack="0"/>
<pin id="1170" dir="0" index="1" bw="9" slack="0"/>
<pin id="1171" dir="0" index="2" bw="21" slack="0"/>
<pin id="1172" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="P3/12 sext_ln61_2/14 add_ln61/14 "/>
</bind>
</comp>

<comp id="1177" class="1007" name="grp_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="12" slack="0"/>
<pin id="1179" dir="0" index="1" bw="10" slack="0"/>
<pin id="1180" dir="0" index="2" bw="22" slack="0"/>
<pin id="1181" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="P1/13 sext_ln61/15 add_ln61_1/15 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="nextYScale_1_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="17" slack="0"/>
<pin id="1188" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="nextYScale_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="indexy_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="17" slack="0"/>
<pin id="1195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indexy_1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="j_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="0"/>
<pin id="1202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1207" class="1005" name="cmp71_read_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp71_read "/>
</bind>
</comp>

<comp id="1211" class="1005" name="indexx_pre_1_read_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="42" slack="8"/>
<pin id="1213" dir="1" index="1" bw="42" slack="8"/>
</pin_list>
<bind>
<opset="indexx_pre_1_read "/>
</bind>
</comp>

<comp id="1216" class="1005" name="shl_i_i_i_i_i_read_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="54" slack="7"/>
<pin id="1218" dir="1" index="1" bw="54" slack="7"/>
</pin_list>
<bind>
<opset="shl_i_i_i_i_i_read "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="24" slack="11"/>
<pin id="1223" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_4_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp_cast_read_66_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="17" slack="1"/>
<pin id="1236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_read_66 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="add_i_i_i_i_i475_i_read_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="17" slack="1"/>
<pin id="1242" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i_i_i_i475_i_read "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_6_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="48" slack="1"/>
<pin id="1247" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="first_row_index_6_read_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="9"/>
<pin id="1252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_row_index_6_read "/>
</bind>
</comp>

<comp id="1254" class="1005" name="sub97_read_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="8"/>
<pin id="1256" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="sub97_read "/>
</bind>
</comp>

<comp id="1259" class="1005" name="slt_read_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="8"/>
<pin id="1261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="slt_read "/>
</bind>
</comp>

<comp id="1263" class="1005" name="cmp308_read_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="9"/>
<pin id="1265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp308_read "/>
</bind>
</comp>

<comp id="1267" class="1005" name="sub_read_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="1272" class="1005" name="j_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="1"/>
<pin id="1274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln411_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln411 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="icmp_ln243_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="trunc_ln251_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="2" slack="11"/>
<pin id="1289" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln251 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="icmp_ln430_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln430 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln509_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="9"/>
<pin id="1299" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln509 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="and_ln509_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="8"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln509 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="icmp_ln511_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="8"/>
<pin id="1309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="icmp_ln510_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="9"/>
<pin id="1313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln510 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="and_ln508_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="8"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln508 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="zext_ln417_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln417 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="and_ln428_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="1"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln428 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="indexx_pre_comp_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="42" slack="1"/>
<pin id="1330" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="indexx_pre_comp "/>
</bind>
</comp>

<comp id="1334" class="1005" name="icmp_ln263_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln263 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="idx_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="17" slack="1"/>
<pin id="1341" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="idx_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="in_mat_data_read_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_mat_data_read "/>
</bind>
</comp>

<comp id="1350" class="1005" name="not_cmp_i_i176_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_cmp_i_i176 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="Wx_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="12" slack="3"/>
<pin id="1357" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="Wx "/>
</bind>
</comp>

<comp id="1361" class="1005" name="line_buffer_1_addr_2_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="7" slack="1"/>
<pin id="1363" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="line_buffer_2_addr_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="7" slack="1"/>
<pin id="1368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="line_buffer_1_addr_3_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="7" slack="1"/>
<pin id="1373" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_3 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="line_buffer_2_addr_3_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="7" slack="1"/>
<pin id="1378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_3 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="line_buffer_addr_2_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="7" slack="1"/>
<pin id="1383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="line_buffer_1_addr_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="7" slack="1"/>
<pin id="1388" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr "/>
</bind>
</comp>

<comp id="1391" class="1005" name="line_buffer_addr_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="7" slack="1"/>
<pin id="1393" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="line_buffer_1_addr_1_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="7" slack="1"/>
<pin id="1398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="line_buffer_addr_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="7" slack="1"/>
<pin id="1403" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr "/>
</bind>
</comp>

<comp id="1406" class="1005" name="line_buffer_2_addr_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="7" slack="1"/>
<pin id="1408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr "/>
</bind>
</comp>

<comp id="1411" class="1005" name="line_buffer_addr_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="7" slack="1"/>
<pin id="1413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="line_buffer_2_addr_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="7" slack="1"/>
<pin id="1418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="Wy_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="1"/>
<pin id="1423" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Wy "/>
</bind>
</comp>

<comp id="1427" class="1005" name="zext_ln512_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="21" slack="1"/>
<pin id="1429" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln512 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="A0_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="4"/>
<pin id="1434" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="A0 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="val0_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="10" slack="1"/>
<pin id="1439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="val0 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="sub_ln53_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="9" slack="1"/>
<pin id="1444" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln53 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sext_ln58_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="21" slack="1"/>
<pin id="1449" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="Wxy_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="22" slack="1"/>
<pin id="1454" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="Wxy_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="sext_ln56_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="22" slack="1"/>
<pin id="1459" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="P2_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="21" slack="1"/>
<pin id="1464" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="P2 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="sext_ln61_1_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="22" slack="1"/>
<pin id="1469" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="sext_ln61_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="23" slack="1"/>
<pin id="1474" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_4 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln61_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="24" slack="1"/>
<pin id="1479" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61_2 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="trunc_ln1_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="1"/>
<pin id="1484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="icmp_ln61_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="1"/>
<pin id="1491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="92" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="86" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="94" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="94" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="94" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="94" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="96" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="98" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="84" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="84" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="94" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="2" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="94" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="126" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="168" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="170" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="170" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="138" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="138" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="384"><net_src comp="361" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="138" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="138" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="385" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="409"><net_src comp="368" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="138" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="138" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="138" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="424" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="448"><net_src comp="16" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="138" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="138" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="458"><net_src comp="431" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="459"><net_src comp="450" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="465"><net_src comp="24" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="138" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="460" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="473"><net_src comp="16" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="138" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="24" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="138" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="475" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="488"><net_src comp="16" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="138" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="24" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="138" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="490" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="498"><net_src comp="468" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="499"><net_src comp="483" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="138" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="500" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="511"><net_src comp="134" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="508" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="522"><net_src comp="512" pin="6"/><net_sink comp="418" pin=1"/></net>

<net id="523"><net_src comp="512" pin="6"/><net_sink comp="400" pin=1"/></net>

<net id="524"><net_src comp="512" pin="6"/><net_sink comp="375" pin=1"/></net>

<net id="528"><net_src comp="108" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="136" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="538"><net_src comp="525" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="525" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="525" pin="1"/><net_sink comp="530" pin=4"/></net>

<net id="590"><net_src comp="106" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="375" pin="7"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="577" pin=4"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="600"><net_src comp="375" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="606"><net_src comp="400" pin="7"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="555" pin=4"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="612"><net_src comp="400" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="544" pin=4"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="618"><net_src comp="418" pin="7"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="624"><net_src comp="418" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="328" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="322" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="316" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="642" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="102" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="104" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="262" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="256" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="232" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="104" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="226" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="220" pin="2"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="214" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="679" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="220" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="645" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="184" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="687" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="304" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="298" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="645" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="292" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="310" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="705" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="721" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="655" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="687" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="767"><net_src comp="757" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="108" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="762" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="585" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="110" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="112" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="819"><net_src comp="802" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="114" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="809" pin="3"/><net_sink comp="814" pin=2"/></net>

<net id="828"><net_src comp="116" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="814" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="118" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="120" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="837"><net_src comp="110" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="814" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="112" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="814" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="104" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="822" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="122" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="844" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="822" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="832" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="856" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="822" pin="4"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="864" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="124" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="104" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="814" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="884" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="876" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="864" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="128" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="888" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="911"><net_src comp="130" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="912"><net_src comp="132" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="916"><net_src comp="913" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="931" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="943"><net_src comp="925" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="949"><net_src comp="940" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="955"><net_src comp="124" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="104" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="961"><net_src comp="950" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="128" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="130" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="132" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="980"><net_src comp="555" pin="6"/><net_sink comp="975" pin=1"/></net>

<net id="981"><net_src comp="577" pin="6"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="544" pin="6"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="566" pin="6"/><net_sink comp="982" pin=2"/></net>

<net id="992"><net_src comp="975" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="544" pin="6"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="989" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="555" pin="6"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="982" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1003" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="997" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1011" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1017" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="1003" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="989" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1007" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="989" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="128" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="154" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="156" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1072"><net_src comp="1059" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1099"><net_src comp="158" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="160" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1107"><net_src comp="1094" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="1101" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1120"><net_src comp="162" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="154" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="164" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1127"><net_src comp="1108" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="160" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1139"><net_src comp="166" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="132" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="102" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1141" pin="2"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="1134" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1146" pin="3"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1152" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="1163"><net_src comp="1160" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1167"><net_src comp="1164" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1173"><net_src comp="972" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="1043" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="1088" pin="1"/><net_sink comp="1168" pin=2"/></net>

<net id="1176"><net_src comp="1168" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1182"><net_src comp="1069" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1073" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1091" pin="1"/><net_sink comp="1177" pin=2"/></net>

<net id="1185"><net_src comp="1177" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1189"><net_src comp="172" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1196"><net_src comp="176" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1199"><net_src comp="1193" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1203"><net_src comp="180" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1210"><net_src comp="190" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="196" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1219"><net_src comp="202" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1224"><net_src comp="208" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1232"><net_src comp="238" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1237"><net_src comp="244" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1243"><net_src comp="250" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1248"><net_src comp="268" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1253"><net_src comp="274" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="280" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1262"><net_src comp="286" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="298" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1270"><net_src comp="304" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1275"><net_src comp="642" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1281"><net_src comp="649" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="667" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1290"><net_src comp="695" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1295"><net_src comp="699" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1300"><net_src comp="709" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1306"><net_src comp="715" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1310"><net_src comp="721" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="727" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="733" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="752" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1327"><net_src comp="783" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="585" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="1337"><net_src comp="797" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1342"><net_src comp="864" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1348"><net_src comp="334" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1353"><net_src comp="898" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1358"><net_src comp="903" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1364"><net_src comp="361" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1369"><net_src comp="368" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1374"><net_src comp="385" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1379"><net_src comp="392" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1384"><net_src comp="424" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1389"><net_src comp="431" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1394"><net_src comp="443" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1399"><net_src comp="450" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1404"><net_src comp="468" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1409"><net_src comp="475" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1414"><net_src comp="483" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1419"><net_src comp="490" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1424"><net_src comp="962" pin="4"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1430"><net_src comp="972" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1435"><net_src comp="975" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1440"><net_src comp="1025" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1445"><net_src comp="1031" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1450"><net_src comp="1043" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1455"><net_src comp="1069" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1460"><net_src comp="1073" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1465"><net_src comp="1082" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1470"><net_src comp="1088" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1475"><net_src comp="1091" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1480"><net_src comp="1108" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1485"><net_src comp="1114" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1488"><net_src comp="1482" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1492"><net_src comp="1128" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1146" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer | {10 }
	Port: line_buffer_1 | {10 }
	Port: line_buffer_2 | {10 }
	Port: in_mat_data | {}
	Port: out_resize_mat_data | {17 }
	Port: indexy_1_out | {16 }
	Port: nextYScale_1_out | {16 }
 - Input state : 
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : indexy | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : nextYScale | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : loop_col_count | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : sub309 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : sub | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : cmp308 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : imgOutput_cols_val | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : slt | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : line_buffer | {10 11 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : line_buffer_1 | {10 11 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : sub97 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : first_row_index_6 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : line_buffer_2 | {10 11 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : empty_28 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : shr_i_i_i_i102_cast | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : empty_29 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : add_i_i_i_i_i475_i | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : tmp_cast_30 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : empty_31 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : indexy_pre_1 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : add_i_i_i_i_i349_i | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : tmp_cast | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : empty_32 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : empty | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : shl_i_i_i_i_i | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : indexx_pre_1 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : cmp71 | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : imgInput_cols_val | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : in_mat_data | {9 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 : out_resize_mat_data | {}
  - Chain level:
	State 1
		store_ln411 : 1
		j_1 : 1
		zext_ln411_1 : 2
		icmp_ln411 : 3
		add_ln411 : 2
		br_ln411 : 4
		icmp_ln243 : 1
		select_ln249 : 1
		indexy_2 : 2
		trunc_ln251 : 3
		icmp_ln430 : 3
		zext_ln509 : 3
		icmp_ln509 : 4
		and_ln509 : 5
		icmp_ln511 : 3
		br_ln509 : 5
		icmp_ln510 : 4
		and_ln508 : 5
		br_ln508 : 5
		br_ln511 : 4
		store_ln411 : 3
		store_ln249 : 3
	State 2
		zext_ln417 : 1
		indexx_pre_comp : 2
		nextYScale_2 : 1
		zext_ln428 : 2
		icmp_ln428 : 3
		xor_ln428 : 4
		and_ln428 : 4
		br_ln428 : 4
		store_ln243 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		zext_ln263 : 1
		icmp_ln263 : 2
	State 9
		indexx_pre_3 : 1
		trunc_ln : 2
		tmp_8 : 2
		trunc_ln266 : 2
		icmp_ln266 : 3
		add_ln266 : 3
		select_ln266 : 4
		idx_2 : 5
		trunc_ln268 : 6
		shl_ln1 : 7
		trunc_ln267 : 2
		sub_ln267 : 8
		idx : 6
		not_cmp_i_i176 : 7
		Wx : 9
	State 10
		idx_nxt : 1
		zext_ln453 : 2
		line_buffer_1_addr_2 : 1
		line_buffer_2_addr_2 : 1
		line_buffer_1_load_2 : 2
		line_buffer_1_addr_3 : 3
		line_buffer_2_addr_3 : 3
		line_buffer_1_load_3 : 4
		line_buffer_2_load_2 : 2
		line_buffer_2_load_3 : 4
		br_ln478 : 1
		line_buffer_addr_4 : 1
		store_ln483 : 2
		line_buffer_addr_2 : 1
		line_buffer_1_addr : 1
		line_buffer_load_2 : 2
		line_buffer_addr_3 : 3
		line_buffer_1_addr_1 : 3
		line_buffer_load_3 : 4
		line_buffer_1_load : 2
		line_buffer_1_load_1 : 4
		br_ln457 : 1
		line_buffer_2_addr_4 : 1
		store_ln462 : 2
		line_buffer_addr : 1
		line_buffer_2_addr : 1
		line_buffer_2_load : 2
		line_buffer_addr_1 : 3
		line_buffer_2_addr_1 : 3
		line_buffer_2_load_1 : 4
		line_buffer_load : 2
		line_buffer_load_1 : 4
		br_ln499 : 1
		line_buffer_1_addr_4 : 1
		store_ln504 : 2
	State 11
	State 12
		sub_ln250 : 1
		Wy : 2
		A0 : 1
		A1 : 1
		zext_ln52 : 2
		zext_ln52_1 : 1
		add_ln52 : 3
		zext_ln52_2 : 1
		zext_ln52_3 : 2
		add_ln52_1 : 3
		zext_ln52_4 : 4
		zext_ln52_5 : 4
		val0 : 5
		sub_ln53 : 3
		sub_ln54 : 3
		sext_ln58 : 4
		P3 : 5
	State 13
		conv10_i_i_i : 1
		Wxy : 2
		Wxy_1 : 3
		P1 : 4
		P2 : 1
	State 14
		sext_ln61_2 : 1
		add_ln61 : 2
	State 15
		sext_ln61 : 1
		sext_ln61_4 : 1
		add_ln61_1 : 2
	State 16
		sext_ln61_3 : 1
		zext_ln61 : 1
		add_ln61_2 : 2
		trunc_ln1 : 3
		trunc_ln61 : 3
		icmp_ln61 : 4
		write_ln0 : 1
		write_ln0 : 1
	State 17
		select_ln61 : 1
		currentoutput : 2
		write_ln553 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_scaleCompute_17_42_20_48_16_1_s_fu_585 |    6    |  3.176  |   550   |   181   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln411_fu_649             |    0    |    0    |    0    |    39   |
|          |              icmp_ln243_fu_667             |    0    |    0    |    0    |    29   |
|          |              icmp_ln249_fu_673             |    0    |    0    |    0    |    29   |
|          |              icmp_ln430_fu_699             |    0    |    0    |    0    |    39   |
|          |              icmp_ln509_fu_709             |    0    |    0    |    0    |    39   |
|   icmp   |              icmp_ln511_fu_721             |    0    |    0    |    0    |    39   |
|          |              icmp_ln510_fu_727             |    0    |    0    |    0    |    39   |
|          |              icmp_ln428_fu_772             |    0    |    0    |    0    |    39   |
|          |              icmp_ln263_fu_797             |    0    |    0    |    0    |    61   |
|          |              icmp_ln266_fu_844             |    0    |    0    |    0    |    29   |
|          |            not_cmp_i_i176_fu_898           |    0    |    0    |    0    |    39   |
|          |              icmp_ln61_fu_1128             |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             select_ln249_fu_679            |    0    |    0    |    0    |    17   |
|          |               indexy_2_fu_687              |    0    |    0    |    0    |    17   |
|          |             select_ln243_fu_757            |    0    |    0    |    0    |    17   |
|          |             nextYScale_2_fu_762            |    0    |    0    |    0    |    17   |
|          |             indexx_pre_2_fu_809            |    0    |    0    |    0    |    42   |
|  select  |             indexx_pre_3_fu_814            |    0    |    0    |    0    |    42   |
|          |             select_ln266_fu_856            |    0    |    0    |    0    |    17   |
|          |                idx_2_fu_864                |    0    |    0    |    0    |    17   |
|          |                  A0_fu_975                 |    0    |    0    |    0    |    8    |
|          |                  A1_fu_982                 |    0    |    0    |    0    |    8    |
|          |             select_ln61_fu_1146            |    0    |    0    |    0    |    8    |
|          |            currentoutput_fu_1152           |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln243_fu_661              |    0    |    0    |    0    |    29   |
|          |              sub_ln267_fu_888              |    0    |    0    |    0    |    31   |
|    sub   |              sub_ln250_fu_957              |    0    |    0    |    0    |    31   |
|          |                val0_fu_1025                |    0    |    0    |    0    |    14   |
|          |              sub_ln53_fu_1031              |    0    |    0    |    0    |    15   |
|          |              sub_ln54_fu_1037              |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              add_ln411_fu_655              |    0    |    0    |    0    |    15   |
|          |              add_ln266_fu_850              |    0    |    0    |    0    |    24   |
|          |               idx_nxt_fu_925               |    0    |    0    |    0    |    14   |
|    add   |               add_ln52_fu_997              |    0    |    0    |    0    |    15   |
|          |             add_ln52_1_fu_1011             |    0    |    0    |    0    |    15   |
|          |             add_ln61_2_fu_1108             |    0    |    0    |    0    |    30   |
|          |             add_ln61_3_fu_1141             |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |            conv10_i_i_i_fu_1053            |    1    |    0    |    0    |    6    |
|          |                 P2_fu_1082                 |    1    |    0    |    0    |    6    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              and_ln509_fu_715              |    0    |    0    |    0    |    2    |
|    and   |              and_ln508_fu_733              |    0    |    0    |    0    |    2    |
|          |              and_ln428_fu_783              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    xor   |              xor_ln428_fu_777              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  muladd  |                 grp_fu_1168                |    1    |    0    |    0    |    0    |
|          |                 grp_fu_1177                |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |     imgInput_cols_val_read_read_fu_184     |    0    |    0    |    0    |    0    |
|          |           cmp71_read_read_fu_190           |    0    |    0    |    0    |    0    |
|          |        indexx_pre_1_read_read_fu_196       |    0    |    0    |    0    |    0    |
|          |       shl_i_i_i_i_i_read_read_fu_202       |    0    |    0    |    0    |    0    |
|          |               tmp_read_fu_208              |    0    |    0    |    0    |    0    |
|          |              tmp_3_read_fu_214             |    0    |    0    |    0    |    0    |
|          |          tmp_cast_read_read_fu_220         |    0    |    0    |    0    |    0    |
|          |     add_i_i_i_i_i349_i_read_read_fu_226    |    0    |    0    |    0    |    0    |
|          |        indexy_pre_1_read_read_fu_232       |    0    |    0    |    0    |    0    |
|          |              tmp_4_read_fu_238             |    0    |    0    |    0    |    0    |
|          |        tmp_cast_read_66_read_fu_244        |    0    |    0    |    0    |    0    |
|          |     add_i_i_i_i_i475_i_read_read_fu_250    |    0    |    0    |    0    |    0    |
|   read   |              tmp_5_read_fu_256             |    0    |    0    |    0    |    0    |
|          |    shr_i_i_i_i102_cast_read_read_fu_262    |    0    |    0    |    0    |    0    |
|          |              tmp_6_read_fu_268             |    0    |    0    |    0    |    0    |
|          |     first_row_index_6_read_read_fu_274     |    0    |    0    |    0    |    0    |
|          |           sub97_read_read_fu_280           |    0    |    0    |    0    |    0    |
|          |            slt_read_read_fu_286            |    0    |    0    |    0    |    0    |
|          |     imgOutput_cols_val_read_read_fu_292    |    0    |    0    |    0    |    0    |
|          |           cmp308_read_read_fu_298          |    0    |    0    |    0    |    0    |
|          |            sub_read_read_fu_304            |    0    |    0    |    0    |    0    |
|          |           sub309_read_read_fu_310          |    0    |    0    |    0    |    0    |
|          |       loop_col_count_read_read_fu_316      |    0    |    0    |    0    |    0    |
|          |         nextYScale_read_read_fu_322        |    0    |    0    |    0    |    0    |
|          |           indexy_read_read_fu_328          |    0    |    0    |    0    |    0    |
|          |        in_mat_data_read_read_fu_334        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |          write_ln553_write_fu_340          |    0    |    0    |    0    |    0    |
|   write  |           write_ln0_write_fu_347           |    0    |    0    |    0    |    0    |
|          |           write_ln0_write_fu_354           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln411_1_fu_645            |    0    |    0    |    0    |    0    |
|          |              zext_ln509_fu_705             |    0    |    0    |    0    |    0    |
|          |              zext_ln417_fu_752             |    0    |    0    |    0    |    0    |
|          |              zext_ln428_fu_768             |    0    |    0    |    0    |    0    |
|          |              zext_ln263_fu_793             |    0    |    0    |    0    |    0    |
|          |                 idx_fu_894                 |    0    |    0    |    0    |    0    |
|          |              zext_ln411_fu_913             |    0    |    0    |    0    |    0    |
|          |              zext_ln450_fu_922             |    0    |    0    |    0    |    0    |
|          |              zext_ln452_fu_931             |    0    |    0    |    0    |    0    |
|          |              zext_ln453_fu_940             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln512_fu_972             |    0    |    0    |    0    |    0    |
|          |              zext_ln52_fu_989              |    0    |    0    |    0    |    0    |
|          |             zext_ln52_1_fu_993             |    0    |    0    |    0    |    0    |
|          |             zext_ln52_2_fu_1003            |    0    |    0    |    0    |    0    |
|          |             zext_ln52_3_fu_1007            |    0    |    0    |    0    |    0    |
|          |             zext_ln52_4_fu_1017            |    0    |    0    |    0    |    0    |
|          |             zext_ln52_5_fu_1021            |    0    |    0    |    0    |    0    |
|          |                Wy_1_fu_1047                |    0    |    0    |    0    |    0    |
|          |                Wx_1_fu_1050                |    0    |    0    |    0    |    0    |
|          |                Wxy_1_fu_1069               |    0    |    0    |    0    |    0    |
|          |              zext_ln57_fu_1079             |    0    |    0    |    0    |    0    |
|          |              zext_ln61_fu_1104             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln251_fu_695             |    0    |    0    |    0    |    0    |
|          |             trunc_ln417_fu_749             |    0    |    0    |    0    |    0    |
|          |             trunc_ln266_fu_840             |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln268_fu_872             |    0    |    0    |    0    |    0    |
|          |             trunc_ln267_fu_884             |    0    |    0    |    0    |    0    |
|          |               empty_68_fu_919              |    0    |    0    |    0    |    0    |
|          |             trunc_ln61_fu_1124             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                tmp_7_fu_802                |    0    |    0    |    0    |    0    |
| bitselect|                tmp_8_fu_832                |    0    |    0    |    0    |    0    |
|          |                tmp_9_fu_1134               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_822              |    0    |    0    |    0    |    0    |
|          |                  Wx_fu_903                 |    0    |    0    |    0    |    0    |
|partselect|                  Wy_fu_962                 |    0    |    0    |    0    |    0    |
|          |                 Wxy_fu_1059                |    0    |    0    |    0    |    0    |
|          |              trunc_ln1_fu_1114             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln1_fu_876               |    0    |    0    |    0    |    0    |
|bitconcatenate|                shl_ln_fu_950               |    0    |    0    |    0    |    0    |
|          |                 P4_fu_1094                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln58_fu_1043             |    0    |    0    |    0    |    0    |
|          |              sext_ln56_fu_1073             |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln57_fu_1076             |    0    |    0    |    0    |    0    |
|          |             sext_ln61_1_fu_1088            |    0    |    0    |    0    |    0    |
|          |             sext_ln61_4_fu_1091            |    0    |    0    |    0    |    0    |
|          |             sext_ln61_3_fu_1101            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    10   |  3.176  |   550   |   1116  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|           A0_reg_1432          |    8   |
|           B0_reg_552           |    8   |
|           B1_reg_541           |    8   |
|           P2_reg_1462          |   21   |
|           Wx_reg_1355          |   12   |
|         Wxy_1_reg_1452         |   22   |
|           Wy_reg_1421          |   12   |
|add_i_i_i_i_i475_i_read_reg_1240|   17   |
|       add_ln61_2_reg_1477      |   24   |
|       and_ln428_reg_1324       |    1   |
|       and_ln508_reg_1315       |    1   |
|       and_ln509_reg_1303       |    1   |
|      cmp308_read_reg_1263      |    1   |
|       cmp71_read_reg_1207      |    1   |
|        empty_67_reg_574        |    8   |
| first_row_index_6_read_reg_1250|   32   |
|       flag_write_reg_525       |    1   |
|       icmp_ln243_reg_1282      |    1   |
|       icmp_ln263_reg_1334      |    1   |
|       icmp_ln411_reg_1278      |    1   |
|       icmp_ln430_reg_1292      |    1   |
|       icmp_ln509_reg_1297      |    1   |
|       icmp_ln510_reg_1311      |    1   |
|       icmp_ln511_reg_1307      |    1   |
|       icmp_ln61_reg_1489       |    1   |
|         idx_2_reg_1339         |   17   |
|    in_mat_data_read_reg_1345   |    8   |
|   indexx_pre_1_read_reg_1211   |   42   |
|    indexx_pre_comp_reg_1328    |   42   |
|        indexy_1_reg_1193       |   17   |
|          j_1_reg_1272          |    8   |
|           j_reg_1200           |    8   |
|  line_buffer_1_addr_1_reg_1396 |    7   |
|  line_buffer_1_addr_2_reg_1361 |    7   |
|  line_buffer_1_addr_3_reg_1371 |    7   |
|   line_buffer_1_addr_reg_1386  |    7   |
|  line_buffer_2_addr_1_reg_1416 |    7   |
|  line_buffer_2_addr_2_reg_1366 |    7   |
|  line_buffer_2_addr_3_reg_1376 |    7   |
|   line_buffer_2_addr_reg_1406  |    7   |
|   line_buffer_addr_1_reg_1411  |    7   |
|   line_buffer_addr_2_reg_1381  |    7   |
|   line_buffer_addr_3_reg_1391  |    7   |
|    line_buffer_addr_reg_1401   |    7   |
|      nextYScale_1_reg_1186     |   17   |
|     not_cmp_i_i176_reg_1350    |    1   |
|      p_0_0_066256_reg_563      |    8   |
|       read_pixel_reg_508       |    8   |
|             reg_591            |    8   |
|             reg_597            |    8   |
|             reg_603            |    8   |
|             reg_609            |    8   |
|             reg_615            |    8   |
|             reg_621            |    8   |
|       sext_ln56_reg_1457       |   22   |
|       sext_ln58_reg_1447       |   21   |
|      sext_ln61_1_reg_1467      |   22   |
|      sext_ln61_4_reg_1472      |   23   |
|   shl_i_i_i_i_i_read_reg_1216  |   54   |
|        slt_read_reg_1259       |    1   |
|       sub97_read_reg_1254      |   32   |
|        sub_ln53_reg_1442       |    9   |
|        sub_read_reg_1267       |   32   |
|         tmp_4_reg_1229         |    1   |
|         tmp_6_reg_1245         |   48   |
|    tmp_cast_read_66_reg_1234   |   17   |
|          tmp_reg_1221          |   24   |
|       trunc_ln1_reg_1482       |    8   |
|      trunc_ln251_reg_1287      |    2   |
|          val0_reg_1437         |   10   |
|       zext_ln417_reg_1319      |   32   |
|       zext_ln512_reg_1427      |   21   |
+--------------------------------+--------+
|              Total             |   873  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_375             |  p0  |   5  |   7  |   35   ||    25   |
|              grp_access_fu_375             |  p2  |   4  |   0  |    0   ||    20   |
|              grp_access_fu_400             |  p0  |   5  |   7  |   35   ||    25   |
|              grp_access_fu_400             |  p2  |   4  |   0  |    0   ||    20   |
|              grp_access_fu_418             |  p0  |   5  |   7  |   35   ||    25   |
|              grp_access_fu_418             |  p2  |   4  |   0  |    0   ||    20   |
|             flag_write_reg_525             |  p0  |   2  |   1  |    2   |
| grp_scaleCompute_17_42_20_48_16_1_s_fu_585 |  p1  |   2  |   7  |   14   ||    9    |
|                 grp_fu_1168                |  p0  |   3  |  12  |   36   ||    14   |
|                 grp_fu_1168                |  p1  |   2  |   9  |   18   ||    9    |
|                 grp_fu_1177                |  p0  |   3  |  12  |   36   ||    14   |
|                 grp_fu_1177                |  p1  |   2  |  10  |   20   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   231  || 21.0841 ||   190   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    3   |   550  |  1116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   190  |
|  Register |    -   |    -   |   873  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   24   |  1423  |  1306  |
+-----------+--------+--------+--------+--------+
