
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003763                       # Number of seconds simulated
sim_ticks                                  3762580575                       # Number of ticks simulated
final_tick                               533333924829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58744                       # Simulator instruction rate (inst/s)
host_op_rate                                    74464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109235                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887872                       # Number of bytes of host memory used
host_seconds                                 34444.95                       # Real time elapsed on the host
sim_insts                                  2023421547                       # Number of instructions simulated
sim_ops                                    2564914048                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       568192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       242048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               821504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       164096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            164096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1891                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6418                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1282                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1282                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1564883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    151011251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1428807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64330317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               218335258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1564883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1428807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2993690                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43612621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43612621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43612621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1564883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    151011251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1428807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64330317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              261947879                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9022976                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084198                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532078                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206817                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1264955                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194548                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300185                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8860                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16783164                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084198                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494733                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039152                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        900022                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634246                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8647365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.381679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5051117     58.41%     58.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354344      4.10%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336727      3.89%     66.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316098      3.66%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261627      3.03%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189084      2.19%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134940      1.56%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209837      2.43%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793591     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8647365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341816                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.860048                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477065                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       865854                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437217                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41915                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825311                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496473                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3881                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19957444                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10441                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825311                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659361                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         483113                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99953                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290063                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289561                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19360395                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158480                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26844446                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90191266                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90191266                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10049274                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3615                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706387                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23736                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414562                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605301                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23255                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5713696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17480083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          254                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8647365                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.688989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3164097     36.59%     36.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1716179     19.85%     56.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355855     15.68%     72.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816148      9.44%     81.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834080      9.65%     91.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380235      4.40%     95.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243701      2.82%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67293      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69777      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8647365                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63853     58.54%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20926     19.18%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24298     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011221     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200530      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544239     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847717      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605301                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.618679                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109077                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007468                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37990298                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23764673                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714378                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45533                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666977                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232855                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825311                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         392771                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15554                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050753                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899339                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014825                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1884                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1400                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          231                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238425                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365253                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465975                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240047                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018005                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834170                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.592075                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245050                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234441                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201945                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24900333                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.577577                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369551                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812409                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205956                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7822054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.106500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3235200     41.36%     41.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047152     26.17%     67.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849460     10.86%     78.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430334      5.50%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449928      5.75%     89.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226007      2.89%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154869      1.98%     94.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89676      1.15%     95.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339428      4.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7822054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339428                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25534070                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36929103                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 375611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.902298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.902298                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.108282                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.108282                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64936030                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475632                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18719370                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9022976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3310462                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2696911                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219434                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1392393                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1290653                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          354450                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9789                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3412066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18090528                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3310462                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1645103                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3790432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1180544                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        597446                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1674401                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8757943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.558696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.364962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4967511     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          262673      3.00%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          275317      3.14%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435257      4.97%     67.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          206732      2.36%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          293620      3.35%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          197297      2.25%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          145263      1.66%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1974273     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8757943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004940                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3593090                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       550562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3626884                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30414                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        956992                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       561720                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1011                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21614185                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3880                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        956992                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3773911                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112465                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       204056                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3474593                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       235918                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20836567                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136268                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29165928                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97157594                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97157594                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17815356                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11350515                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3581                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1825                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           616620                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1938087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1002360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10889                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       442879                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19525026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15508945                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27164                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6712390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20757292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8757943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3076709     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1856828     21.20%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1282393     14.64%     70.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       833747      9.52%     80.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       740737      8.46%     88.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       425962      4.86%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377799      4.31%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83606      0.95%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80162      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8757943                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         116832     78.31%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16450     11.03%     89.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15912     10.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12951065     83.51%     83.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206340      1.33%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1753      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1540533      9.93%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809254      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15508945                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718828                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             149194                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009620                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39952189                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26241141                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15071135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15658139                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22310                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       771962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       264109                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        956992                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          68345                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13328                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19528625                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1938087                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1002360                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1818                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255457                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15233515                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1437580                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       275428                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2222347                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2165106                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            784767                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688303                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15082766                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15071135                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9895453                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28137386                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.670306                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351683                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10381801                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12782845                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6745791                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       221478                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7800951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638626                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3031602     38.86%     38.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2184483     28.00%     66.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       867700     11.12%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436634      5.60%     83.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       405701      5.20%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187015      2.40%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       201933      2.59%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103481      1.33%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       382402      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7800951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10381801                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12782845                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1904373                       # Number of memory references committed
system.switch_cpus1.commit.loads              1166122                       # Number of loads committed
system.switch_cpus1.commit.membars               1778                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1845727                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11515576                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263588                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       382402                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26947016                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40015332                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 265033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10381801                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12782845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10381801                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.869115                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.869115                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.150596                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.150596                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68404855                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20905055                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19894185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3556                       # number of misc regfile writes
system.l20.replacements                          4490                       # number of replacements
system.l20.tagsinuse                      1023.435707                       # Cycle average of tags in use
system.l20.total_refs                           22553                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5514                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.090134                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.438089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.835608                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   731.755934                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.406076                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010193                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007652                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.714605                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.266998                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999449                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6027                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6028                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             949                       # number of Writeback hits
system.l20.Writeback_hits::total                  949                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6074                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6075                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6074                       # number of overall hits
system.l20.overall_hits::total                   6075                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4439                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4485                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4439                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4485                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4439                       # number of overall misses
system.l20.overall_misses::total                 4485                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5888650                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    446201365                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      452090015                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5888650                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    446201365                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       452090015                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5888650                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    446201365                       # number of overall miss cycles
system.l20.overall_miss_latency::total      452090015                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10466                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10513                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              949                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10513                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10560                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10513                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10560                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424135                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426615                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422239                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424716                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422239                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424716                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100518.442217                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100800.449275                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100518.442217                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100800.449275                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100518.442217                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100800.449275                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 628                       # number of writebacks
system.l20.writebacks::total                      628                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4439                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4485                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4439                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4485                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4439                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4485                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    413275048                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    418824990                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    413275048                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    418824990                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    413275048                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    418824990                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424135                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426615                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422239                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424716                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422239                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424716                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93100.934445                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93383.498328                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93100.934445                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93383.498328                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93100.934445                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93383.498328                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1938                       # number of replacements
system.l21.tagsinuse                      1022.786507                       # Cycle average of tags in use
system.l21.total_refs                           50092                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2962                       # Sample count of references to valid blocks.
system.l21.avg_refs                         16.911546                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            9.777297                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.186438                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   589.206223                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           408.616548                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009548                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014831                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.575397                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.399040                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998815                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2727                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2729                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             994                       # number of Writeback hits
system.l21.Writeback_hits::total                  994                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2779                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2781                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2779                       # number of overall hits
system.l21.overall_hits::total                   2781                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1891                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1933                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1891                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1933                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1891                       # number of overall misses
system.l21.overall_misses::total                 1933                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4968136                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    167964762                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      172932898                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4968136                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    167964762                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       172932898                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4968136                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    167964762                       # number of overall miss cycles
system.l21.overall_miss_latency::total      172932898                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4618                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4662                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          994                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              994                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4670                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4714                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4670                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4714                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.409485                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.414629                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.404925                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.410055                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.404925                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.410055                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 118288.952381                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88823.248017                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89463.475427                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 118288.952381                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88823.248017                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89463.475427                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 118288.952381                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88823.248017                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89463.475427                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 654                       # number of writebacks
system.l21.writebacks::total                      654                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1891                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1933                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1891                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1933                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1891                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1933                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4643754                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    153230085                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    157873839                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4643754                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    153230085                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    157873839                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4643754                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    153230085                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    157873839                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.409485                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.414629                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.404925                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.410055                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.404925                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.410055                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110565.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81031.245373                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81672.963787                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 110565.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81031.245373                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81672.963787                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 110565.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81031.245373                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81672.963787                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.695949                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642870                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703474.268707                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.813318                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.882631                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068611                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861991                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930602                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634176                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8300009                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8300009                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634246                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10513                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373693                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10769                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16192.189897                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.365818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.634182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128928                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1749                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1749                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907415                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907415                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907415                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37909                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38067                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38067                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2066184472                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2066184472                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4152145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4152145                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2070336617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2070336617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2070336617                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2070336617                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945482                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945482                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945482                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945482                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032489                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019567                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019567                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019567                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019567                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54503.797832                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54503.797832                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26279.398734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26279.398734                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54386.650301                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54386.650301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54386.650301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54386.650301                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu0.dcache.writebacks::total              949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27443                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27554                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10466                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10466                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10513                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10513                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10513                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10513                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    500025062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    500025062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       808952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       808952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    500834014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    500834014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    500834014                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    500834014                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005404                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005404                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005404                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005404                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47776.138162                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47776.138162                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17211.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17211.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47639.495292                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47639.495292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47639.495292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47639.495292                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.428726                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004722910                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985618.399209                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.428726                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063187                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803572                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1674347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1674347                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1674347                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1674347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1674347                       # number of overall hits
system.cpu1.icache.overall_hits::total        1674347                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6332207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6332207                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6332207                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6332207                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6332207                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6332207                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1674401                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1674401                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1674401                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1674401                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1674401                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1674401                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 117263.092593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 117263.092593                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 117263.092593                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 117263.092593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 117263.092593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 117263.092593                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5168662                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5168662                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5168662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5168662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5168662                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5168662                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117469.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 117469.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 117469.590909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 117469.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 117469.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 117469.590909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4670                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153869541                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4926                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31236.204019                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.647042                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.352958                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885340                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114660                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1125078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1125078                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       734512                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        734512                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1859590                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1859590                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1859590                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1859590                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11660                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11660                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11827                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11827                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11827                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11827                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    682360868                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    682360868                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5320485                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5320485                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    687681353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    687681353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    687681353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    687681353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1136738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1136738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       734679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1871417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1871417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1871417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1871417                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010257                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006320                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006320                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006320                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006320                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58521.515266                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58521.515266                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31859.191617                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31859.191617                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58145.037034                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58145.037034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58145.037034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58145.037034                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          994                       # number of writebacks
system.cpu1.dcache.writebacks::total              994                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7042                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7042                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7157                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7157                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4618                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4670                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    193045930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    193045930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1130886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1130886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    194176816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    194176816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    194176816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    194176816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41802.929840                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41802.929840                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21747.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21747.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41579.617987                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41579.617987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41579.617987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41579.617987                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
