{"vcs1":{"timestamp_begin":1742311830.452920594, "rt":1.16, "ut":0.28, "st":0.25}}
{"vcselab":{"timestamp_begin":1742311831.711213379, "rt":1.13, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1742311832.923715016, "rt":0.39, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742311829.638527212}
{"VCS_COMP_START_TIME": 1742311829.638527212}
{"VCS_COMP_END_TIME": 1742311836.082881900}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+p2 +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215100}}
