 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : chip
Version: H-2013.03-SP1
Date   : Sat Aug 16 15:45:02 2014
****************************************


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1871/Y (NAND2X8)                                       0.03       0.12 f
  U1396/Y (OAI21X8)                                       0.04       0.16 r
  U1494/Y (AND2X8)                                        0.05       0.21 r
  U2871/Y (INVX1)                                         0.02       0.23 f
  U1463/Y (OAI2BB1X2)                                     0.03       0.27 r
  U2605/Y (NAND2X4)                                       0.02       0.29 f
  U2602/Y (NAND2BX2)                                      0.03       0.31 r
  U2236/Y (OAI2BB1X2)                                     0.05       0.36 r
  U2303/Y (NAND3X2)                                       0.03       0.39 f
  U1486/Y (OAI21X1)                                       0.04       0.43 r
  U2278/Y (OAI2BB1X4)                                     0.05       0.48 r
  U1101/Y (BUFX14)                                        0.04       0.52 r
  U3006/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1871/Y (NAND2X8)                                       0.03       0.12 f
  U1396/Y (OAI21X8)                                       0.04       0.16 r
  U1494/Y (AND2X8)                                        0.05       0.21 r
  U2871/Y (INVX1)                                         0.02       0.23 f
  U1463/Y (OAI2BB1X2)                                     0.03       0.27 r
  U2605/Y (NAND2X4)                                       0.02       0.29 f
  U2602/Y (NAND2BX2)                                      0.03       0.31 r
  U2236/Y (OAI2BB1X2)                                     0.05       0.36 r
  U2303/Y (NAND3X2)                                       0.03       0.39 f
  U1486/Y (OAI21X1)                                       0.04       0.43 r
  U2278/Y (OAI2BB1X4)                                     0.05       0.48 r
  U1101/Y (BUFX14)                                        0.04       0.52 r
  U3200/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX4)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1871/Y (NAND2X8)                                       0.03       0.12 f
  U1396/Y (OAI21X8)                                       0.04       0.16 r
  U1494/Y (AND2X8)                                        0.05       0.21 r
  U2871/Y (INVX1)                                         0.02       0.23 f
  U1463/Y (OAI2BB1X2)                                     0.03       0.27 r
  U2605/Y (NAND2X4)                                       0.02       0.29 f
  U2602/Y (NAND2BX2)                                      0.03       0.31 r
  U2236/Y (OAI2BB1X2)                                     0.05       0.36 r
  U2303/Y (NAND3X2)                                       0.03       0.39 f
  U1486/Y (OAI21X1)                                       0.04       0.43 r
  U2278/Y (OAI2BB1X4)                                     0.05       0.48 r
  U1101/Y (BUFX14)                                        0.04       0.52 r
  U2864/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3094/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3015/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[6]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[6]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3041/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3016/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3014/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3012/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1419/Y (BUFX12)                                        0.04       0.14 r
  U1396/Y (OAI21X8)                                       0.02       0.16 f
  U1494/Y (AND2X8)                                        0.05       0.20 f
  U1864/Y (NAND2X8)                                       0.02       0.23 r
  U2002/Y (OAI21X4)                                       0.03       0.25 f
  U2602/Y (NAND2BX2)                                      0.06       0.31 f
  U2236/Y (OAI2BB1X2)                                     0.06       0.37 f
  U2303/Y (NAND3X2)                                       0.02       0.39 r
  U1486/Y (OAI21X1)                                       0.03       0.42 f
  U2278/Y (OAI2BB1X4)                                     0.06       0.48 f
  U1101/Y (BUFX14)                                        0.04       0.52 f
  U3011/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 r
  U2203/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 r
  U2215/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 r
  U2221/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 r
  U2217/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 f
  U1107/Y (NAND2X8)                                       0.03       0.11 r
  U1875/Y (INVX6)                                         0.02       0.13 f
  U1130/Y (OAI21X8)                                       0.04       0.17 r
  U1354/Y (NAND2BX8)                                      0.05       0.21 r
  U2148/Y (NOR2X8)                                        0.01       0.23 f
  U1865/Y (NAND2X6)                                       0.02       0.25 r
  U1858/Y (OAI21X2)                                       0.04       0.29 f
  U1111/Y (AOI21X6)                                       0.05       0.34 r
  U1837/Y (NAND3X4)                                       0.04       0.38 f
  U2271/Y (NAND3X2)                                       0.03       0.41 r
  U2270/Y (NAND3X2)                                       0.04       0.45 f
  U2052/Y (NAND3X4)                                       0.04       0.49 r
  U1491/Y (NAND2X6)                                       0.03       0.52 f
  U1306/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U1421/Y (NAND2X2)                                       0.04       0.14 f
  U2866/Y (OAI21X4)                                       0.03       0.17 r
  U1960/Y (NAND2X4)                                       0.03       0.20 f
  U2010/Y (NOR2X4)                                        0.04       0.24 r
  U2435/Y (NAND2X2)                                       0.04       0.27 f
  U1872/Y (XNOR2X4)                                       0.05       0.32 f
  U1603/Y (AOI21X3)                                       0.05       0.38 r
  U1889/Y (NAND2BX4)                                      0.05       0.43 r
  U2558/Y (OAI2B11X4)                                     0.05       0.47 f
  U2008/Y (NAND3X8)                                       0.04       0.52 r
  U2857/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1344/Y (INVX12)                                        0.03       0.47 r
  U1715/Y (NOR2X8)                                        0.02       0.49 f
  U1982/Y (AOI22X2)                                       0.05       0.53 r
  U2634/Y (OAI2B11X2)                                     0.04       0.57 f
  decoder/u_cmp_sel/data_out_reg[6]/D (SDFFRHQX2)         0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[6]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1344/Y (INVX12)                                        0.03       0.47 r
  U1715/Y (NOR2X8)                                        0.02       0.49 f
  U1983/Y (AOI22X2)                                       0.05       0.53 r
  U2545/Y (OAI2B11X2)                                     0.04       0.57 f
  decoder/u_cmp_sel/data_out_reg[4]/D (SDFFRHQX2)         0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[4]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1344/Y (INVX12)                                        0.03       0.47 r
  U1715/Y (NOR2X8)                                        0.02       0.49 f
  U1984/Y (AOI22X2)                                       0.05       0.53 r
  U2544/Y (OAI2B11X2)                                     0.04       0.57 f
  decoder/u_cmp_sel/data_out_reg[5]/D (SDFFRHQX2)         0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[5]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1344/Y (INVX12)                                        0.03       0.47 r
  U1715/Y (NOR2X8)                                        0.02       0.49 f
  U1366/Y (AOI22X2)                                       0.05       0.53 r
  U2636/Y (OAI2B11X2)                                     0.04       0.57 f
  decoder/u_cmp_sel/data_out_reg[2]/D (SDFFRHQX2)         0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[2]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1283/Y (INVX4)                                         0.02       0.46 r
  U1284/Y (INVX4)                                         0.01       0.47 f
  U1343/Y (AOI2BB2X2)                                     0.07       0.54 f
  U2635/Y (OAI2B11X2)                                     0.02       0.56 r
  decoder/u_cmp_sel/data_out_reg[7]/D (SDFFRHQX2)         0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[7]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1283/Y (INVX4)                                         0.02       0.46 r
  U1284/Y (INVX4)                                         0.01       0.47 f
  U1413/Y (AOI2BB2X2)                                     0.07       0.54 f
  U2637/Y (OAI2B11X2)                                     0.02       0.56 r
  decoder/u_cmp_sel/data_out_reg[3]/D (SDFFRHQX2)         0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[3]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U1287/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2022/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2951/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2953/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2952/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2946/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2947/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2443/Y (NAND2X4)                                       0.02       0.14 r
  U2161/Y (NAND2X4)                                       0.02       0.16 f
  U1916/Y (AOI21X6)                                       0.05       0.21 r
  U1648/Y (NAND2BX4)                                      0.05       0.25 r
  U1912/Y (INVX4)                                         0.02       0.27 f
  U2727/Y (NAND2X2)                                       0.02       0.30 r
  U1744/Y (NAND2X4)                                       0.03       0.32 f
  U3018/Y (AOI21X1)                                       0.04       0.37 r
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 r
  U2035/Y (NAND3X4)                                       0.03       0.45 f
  U2030/Y (NAND2X4)                                       0.03       0.48 r
  U1106/Y (INVX6)                                         0.02       0.49 f
  U1133/Y (CLKNAND2X12)                                   0.02       0.52 r
  U2948/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 f
  U1107/Y (NAND2X8)                                       0.03       0.11 r
  U1875/Y (INVX6)                                         0.02       0.13 f
  U1130/Y (OAI21X8)                                       0.04       0.17 r
  U1354/Y (NAND2BX8)                                      0.05       0.21 r
  U2148/Y (NOR2X8)                                        0.01       0.23 f
  U1865/Y (NAND2X6)                                       0.02       0.25 r
  U1858/Y (OAI21X2)                                       0.04       0.29 f
  U1111/Y (AOI21X6)                                       0.05       0.34 r
  U1837/Y (NAND3X4)                                       0.04       0.38 f
  U2271/Y (NAND3X2)                                       0.03       0.41 r
  U2270/Y (NAND3X2)                                       0.04       0.45 f
  U2052/Y (NAND3X4)                                       0.04       0.49 r
  U1491/Y (NAND2X6)                                       0.03       0.52 f
  U2143/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 f
  U1107/Y (NAND2X8)                                       0.03       0.11 r
  U1875/Y (INVX6)                                         0.02       0.13 f
  U1130/Y (OAI21X8)                                       0.04       0.17 r
  U1354/Y (NAND2BX8)                                      0.05       0.21 r
  U2148/Y (NOR2X8)                                        0.01       0.23 f
  U1865/Y (NAND2X6)                                       0.02       0.25 r
  U1858/Y (OAI21X2)                                       0.04       0.29 f
  U1111/Y (AOI21X6)                                       0.05       0.34 r
  U1837/Y (NAND3X4)                                       0.04       0.38 f
  U2271/Y (NAND3X2)                                       0.03       0.41 r
  U2270/Y (NAND3X2)                                       0.04       0.45 f
  U2052/Y (NAND3X4)                                       0.04       0.49 r
  U1491/Y (NAND2X6)                                       0.03       0.52 f
  U2132/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 f
  U1107/Y (NAND2X8)                                       0.03       0.11 r
  U1875/Y (INVX6)                                         0.02       0.13 f
  U1130/Y (OAI21X8)                                       0.04       0.17 r
  U1354/Y (NAND2BX8)                                      0.05       0.21 r
  U2148/Y (NOR2X8)                                        0.01       0.23 f
  U1865/Y (NAND2X6)                                       0.02       0.25 r
  U1858/Y (OAI21X2)                                       0.04       0.29 f
  U1111/Y (AOI21X6)                                       0.05       0.34 r
  U1837/Y (NAND3X4)                                       0.04       0.38 f
  U2271/Y (NAND3X2)                                       0.03       0.41 r
  U2270/Y (NAND3X2)                                       0.04       0.45 f
  U2052/Y (NAND3X4)                                       0.04       0.49 r
  U1491/Y (NAND2X6)                                       0.03       0.52 f
  U2140/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 r
  U1107/Y (NAND2X8)                                       0.02       0.11 f
  U1875/Y (INVX6)                                         0.02       0.14 r
  U2110/Y (AOI21X2)                                       0.02       0.16 f
  U2476/Y (NAND2BX2)                                      0.07       0.22 f
  U1267/Y (INVX3)                                         0.03       0.25 r
  U1874/Y (NAND2X4)                                       0.02       0.27 f
  U2013/Y (NOR2X4)                                        0.04       0.31 r
  U1974/Y (XNOR2X4)                                       0.05       0.36 f
  U1326/Y (INVX4)                                         0.03       0.39 r
  U1214/Y (NAND2BX4)                                      0.02       0.41 f
  U2178/Y (OAI21X4)                                       0.02       0.43 r
  U2188/Y (OAI21BX4)                                      0.04       0.47 r
  U3199/Y (OAI2BB1X4)                                     0.04       0.51 f
  U2910/Y (MXI2X1)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[3]/D (SDFFRHQX8)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[3]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U1421/Y (NAND2X2)                                       0.04       0.14 f
  U2866/Y (OAI21X4)                                       0.03       0.17 r
  U1960/Y (NAND2X4)                                       0.03       0.20 f
  U2010/Y (NOR2X4)                                        0.04       0.24 r
  U2435/Y (NAND2X2)                                       0.04       0.27 f
  U1872/Y (XNOR2X4)                                       0.05       0.32 f
  U1603/Y (AOI21X3)                                       0.05       0.38 r
  U1889/Y (NAND2BX4)                                      0.05       0.43 r
  U2558/Y (OAI2B11X4)                                     0.05       0.47 f
  U2008/Y (NAND3X8)                                       0.04       0.52 r
  U1623/Y (MXI2X2)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U1421/Y (NAND2X2)                                       0.04       0.14 f
  U2866/Y (OAI21X4)                                       0.03       0.17 r
  U1960/Y (NAND2X4)                                       0.03       0.20 f
  U2010/Y (NOR2X4)                                        0.04       0.24 r
  U2435/Y (NAND2X2)                                       0.04       0.27 f
  U1872/Y (XNOR2X4)                                       0.05       0.32 f
  U1603/Y (AOI21X3)                                       0.05       0.38 r
  U1889/Y (NAND2BX4)                                      0.05       0.43 r
  U2558/Y (OAI2B11X4)                                     0.05       0.47 f
  U2008/Y (NAND3X8)                                       0.04       0.52 r
  U1908/Y (NOR2BX1)                                       0.02       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_2/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U1266/Y (MXI2X1)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX4)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2331/Y (MXI2X1)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[2]/D (SDFFRHQX8)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[2]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2891/Y (MXI2X1)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.07       0.07 f
  U2214/Y (NAND2BX8)                                      0.06       0.13 f
  U3010/Y (BUFX2)                                         0.05       0.18 f
  U2701/Y (NAND2X2)                                       0.03       0.20 r
  U1480/Y (NAND2X4)                                       0.03       0.23 f
  U1282/Y (INVX6)                                         0.03       0.26 r
  U1360/Y (NAND2X4)                                       0.02       0.28 f
  U2076/Y (CLKINVX4)                                      0.02       0.30 r
  U1968/Y (OAI21X4)                                       0.02       0.32 f
  U2066/Y (NAND2BX4)                                      0.05       0.37 f
  U1939/Y (NAND3X4)                                       0.03       0.40 r
  U2080/Y (NAND3X4)                                       0.03       0.42 f
  U2079/Y (NAND3X4)                                       0.02       0.45 r
  U1915/Y (NAND3X4)                                       0.03       0.48 f
  U2744/Y (NAND2X4)                                       0.03       0.52 r
  U1898/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[6]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[6]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.07       0.07 f
  U2214/Y (NAND2BX8)                                      0.06       0.13 f
  U3010/Y (BUFX2)                                         0.05       0.18 f
  U2701/Y (NAND2X2)                                       0.03       0.20 r
  U1480/Y (NAND2X4)                                       0.03       0.23 f
  U1282/Y (INVX6)                                         0.03       0.26 r
  U1360/Y (NAND2X4)                                       0.02       0.28 f
  U2076/Y (CLKINVX4)                                      0.02       0.30 r
  U1968/Y (OAI21X4)                                       0.02       0.32 f
  U2066/Y (NAND2BX4)                                      0.05       0.37 f
  U1939/Y (NAND3X4)                                       0.03       0.40 r
  U2080/Y (NAND3X4)                                       0.03       0.42 f
  U2079/Y (NAND3X4)                                       0.02       0.45 r
  U1915/Y (NAND3X4)                                       0.03       0.48 f
  U2744/Y (NAND2X4)                                       0.03       0.52 r
  U1900/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[7]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[7]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 r
  U1107/Y (NAND2X8)                                       0.02       0.11 f
  U1875/Y (INVX6)                                         0.02       0.14 r
  U2110/Y (AOI21X2)                                       0.02       0.16 f
  U2476/Y (NAND2BX2)                                      0.07       0.22 f
  U1267/Y (INVX3)                                         0.03       0.25 r
  U1874/Y (NAND2X4)                                       0.02       0.27 f
  U2013/Y (NOR2X4)                                        0.04       0.31 r
  U1974/Y (XNOR2X4)                                       0.05       0.36 f
  U1326/Y (INVX4)                                         0.03       0.39 r
  U1214/Y (NAND2BX4)                                      0.02       0.41 f
  U2178/Y (OAI21X4)                                       0.02       0.43 r
  U2188/Y (OAI21BX4)                                      0.04       0.47 r
  U3199/Y (OAI2BB1X4)                                     0.04       0.51 f
  U1893/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 r
  U1107/Y (NAND2X8)                                       0.02       0.11 f
  U1875/Y (INVX6)                                         0.02       0.14 r
  U2110/Y (AOI21X2)                                       0.02       0.16 f
  U2476/Y (NAND2BX2)                                      0.07       0.22 f
  U1267/Y (INVX3)                                         0.03       0.25 r
  U1874/Y (NAND2X4)                                       0.02       0.27 f
  U2013/Y (NOR2X4)                                        0.04       0.31 r
  U1974/Y (XNOR2X4)                                       0.05       0.36 f
  U1326/Y (INVX4)                                         0.03       0.39 r
  U1214/Y (NAND2BX4)                                      0.02       0.41 f
  U2178/Y (OAI21X4)                                       0.02       0.43 r
  U2188/Y (OAI21BX4)                                      0.04       0.47 r
  U3199/Y (OAI2BB1X4)                                     0.04       0.51 f
  U2016/Y (MXI2XL)                                        0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_28/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_28/Q (SDFFSHQX8)                                      0.08       0.08 r
  U3197/Y (MXI2X6)                                        0.04       0.13 f
  U3096/Y (NAND3X4)                                       0.03       0.16 r
  U2101/Y (CLKINVX2)                                      0.03       0.19 f
  U3100/Y (NAND3X3)                                       0.03       0.22 r
  U2100/Y (OAI21X4)                                       0.03       0.25 f
  U1372/Y (NOR2X2)                                        0.04       0.29 r
  U1098/Y (NAND3X2)                                       0.04       0.33 f
  U2413/Y (CLKNAND2X2)                                    0.03       0.37 r
  U2324/Y (NAND3X4)                                       0.03       0.40 f
  U1350/Y (INVX4)                                         0.03       0.42 r
  U2017/Y (NAND3X4)                                       0.03       0.45 f
  U3234/Y (NAND3X6)                                       0.03       0.49 r
  U3235/Y (NAND2X8)                                       0.02       0.51 f
  U2874/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[7]/D (SDFFSHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[7]/CK (SDFFSHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_28/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_28/Q (SDFFSHQX8)                                      0.08       0.08 r
  U3197/Y (MXI2X6)                                        0.04       0.13 f
  U3096/Y (NAND3X4)                                       0.03       0.16 r
  U2101/Y (CLKINVX2)                                      0.03       0.19 f
  U3100/Y (NAND3X3)                                       0.03       0.22 r
  U2100/Y (OAI21X4)                                       0.03       0.25 f
  U1372/Y (NOR2X2)                                        0.04       0.29 r
  U1098/Y (NAND3X2)                                       0.04       0.33 f
  U2413/Y (CLKNAND2X2)                                    0.03       0.37 r
  U2324/Y (NAND3X4)                                       0.03       0.40 f
  U1350/Y (INVX4)                                         0.03       0.42 r
  U2017/Y (NAND3X4)                                       0.03       0.45 f
  U3234/Y (NAND3X6)                                       0.03       0.49 r
  U3235/Y (NAND2X8)                                       0.02       0.51 f
  U2863/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[6]/D (SDFFSHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[6]/CK (SDFFSHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_28/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_28/Q (SDFFSHQX8)                                      0.08       0.08 r
  U3197/Y (MXI2X6)                                        0.04       0.13 f
  U3096/Y (NAND3X4)                                       0.03       0.16 r
  U2101/Y (CLKINVX2)                                      0.03       0.19 f
  U3100/Y (NAND3X3)                                       0.03       0.22 r
  U2100/Y (OAI21X4)                                       0.03       0.25 f
  U1372/Y (NOR2X2)                                        0.04       0.29 r
  U1098/Y (NAND3X2)                                       0.04       0.33 f
  U2413/Y (CLKNAND2X2)                                    0.03       0.37 r
  U2324/Y (NAND3X4)                                       0.03       0.40 f
  U1350/Y (INVX4)                                         0.03       0.42 r
  U2017/Y (NAND3X4)                                       0.03       0.45 f
  U3234/Y (NAND3X6)                                       0.03       0.49 r
  U3235/Y (NAND2X8)                                       0.02       0.51 f
  U2862/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[5]/D (SDFFSHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[5]/CK (SDFFSHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_28/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_28/Q (SDFFSHQX8)                                      0.08       0.08 r
  U3197/Y (MXI2X6)                                        0.04       0.13 f
  U3096/Y (NAND3X4)                                       0.03       0.16 r
  U2101/Y (CLKINVX2)                                      0.03       0.19 f
  U3100/Y (NAND3X3)                                       0.03       0.22 r
  U2100/Y (OAI21X4)                                       0.03       0.25 f
  U1372/Y (NOR2X2)                                        0.04       0.29 r
  U1098/Y (NAND3X2)                                       0.04       0.33 f
  U2413/Y (CLKNAND2X2)                                    0.03       0.37 r
  U2324/Y (NAND3X4)                                       0.03       0.40 f
  U1350/Y (INVX4)                                         0.03       0.42 r
  U2017/Y (NAND3X4)                                       0.03       0.45 f
  U3234/Y (NAND3X6)                                       0.03       0.49 r
  U3235/Y (NAND2X8)                                       0.02       0.51 f
  U2861/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[4]/D (SDFFSHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_4/u_MEM/data_out_reg[4]/CK (SDFFSHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1871/Y (NAND2X8)                                       0.03       0.12 f
  U1396/Y (OAI21X8)                                       0.04       0.16 r
  U1494/Y (AND2X8)                                        0.05       0.21 r
  U2871/Y (INVX1)                                         0.02       0.23 f
  U1463/Y (OAI2BB1X2)                                     0.03       0.27 r
  U2605/Y (NAND2X4)                                       0.02       0.29 f
  U2602/Y (NAND2BX2)                                      0.03       0.31 r
  U2236/Y (OAI2BB1X2)                                     0.05       0.36 r
  U2303/Y (NAND3X2)                                       0.03       0.39 f
  U1486/Y (OAI21X1)                                       0.04       0.43 r
  U2278/Y (OAI2BB1X4)                                     0.05       0.48 r
  U1101/Y (BUFX14)                                        0.04       0.52 r
  U3007/Y (NOR2BX2)                                       0.05       0.57 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_295 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 f
  U2994/Y (INVX4)                                         0.02       0.10 r
  U1980/Y (OAI2BB1X4)                                     0.04       0.14 r
  U1702/Y (OAI2BB1X4)                                     0.02       0.17 f
  U1847/Y (NAND2X4)                                       0.02       0.19 r
  U2848/Y (CLKNAND2X4)                                    0.02       0.21 f
  U1854/Y (NAND2X4)                                       0.02       0.24 r
  U1934/Y (INVX4)                                         0.02       0.25 f
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 f
  U2562/Y (NAND3X4)                                       0.03       0.33 r
  U1855/Y (NAND3X2)                                       0.04       0.37 f
  U2263/Y (NAND3X2)                                       0.04       0.41 r
  U2261/Y (NAND3X2)                                       0.04       0.45 f
  U2047/Y (NAND3X4)                                       0.04       0.49 r
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 f
  U1441/Y (BUFX2)                                         0.05       0.56 f
  R_295/D (SDFFSHQX2)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_295/CK (SDFFSHQX2)                                    0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U3021/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2905/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2925/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2898/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2896/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[6]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[6]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2893/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2897/Y (MXI2XL)                                        0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  U3113/Y (CLKNAND2X8)                                    0.03       0.52 r
  U2252/Y (NOR2XL)                                        0.02       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRQX4)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.09       0.41
  data required time                                                 0.41
  --------------------------------------------------------------------------
  data required time                                                 0.41
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.07       0.07 f
  U2214/Y (NAND2BX8)                                      0.06       0.13 f
  U3010/Y (BUFX2)                                         0.05       0.18 f
  U2701/Y (NAND2X2)                                       0.03       0.20 r
  U1480/Y (NAND2X4)                                       0.03       0.23 f
  U1282/Y (INVX6)                                         0.03       0.26 r
  U1360/Y (NAND2X4)                                       0.02       0.28 f
  U2076/Y (CLKINVX4)                                      0.02       0.30 r
  U1968/Y (OAI21X4)                                       0.02       0.32 f
  U2066/Y (NAND2BX4)                                      0.05       0.37 f
  U1939/Y (NAND3X4)                                       0.03       0.40 r
  U2080/Y (NAND3X4)                                       0.03       0.42 f
  U2079/Y (NAND3X4)                                       0.02       0.45 r
  U1915/Y (NAND3X4)                                       0.03       0.48 f
  U2836/Y (NAND2X4)                                       0.03       0.51 r
  U1902/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.07       0.07 f
  U2214/Y (NAND2BX8)                                      0.06       0.13 f
  U3010/Y (BUFX2)                                         0.05       0.18 f
  U2701/Y (NAND2X2)                                       0.03       0.20 r
  U1480/Y (NAND2X4)                                       0.03       0.23 f
  U1282/Y (INVX6)                                         0.03       0.26 r
  U1360/Y (NAND2X4)                                       0.02       0.28 f
  U2076/Y (CLKINVX4)                                      0.02       0.30 r
  U1968/Y (OAI21X4)                                       0.02       0.32 f
  U2066/Y (NAND2BX4)                                      0.05       0.37 f
  U1939/Y (NAND3X4)                                       0.03       0.40 r
  U2080/Y (NAND3X4)                                       0.03       0.42 f
  U2079/Y (NAND3X4)                                       0.02       0.45 r
  U1915/Y (NAND3X4)                                       0.03       0.48 f
  U2836/Y (NAND2X4)                                       0.03       0.51 r
  U1907/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.07       0.07 f
  U2214/Y (NAND2BX8)                                      0.06       0.13 f
  U3010/Y (BUFX2)                                         0.05       0.18 f
  U2701/Y (NAND2X2)                                       0.03       0.20 r
  U1480/Y (NAND2X4)                                       0.03       0.23 f
  U1282/Y (INVX6)                                         0.03       0.26 r
  U1360/Y (NAND2X4)                                       0.02       0.28 f
  U2076/Y (CLKINVX4)                                      0.02       0.30 r
  U1968/Y (OAI21X4)                                       0.02       0.32 f
  U2066/Y (NAND2BX4)                                      0.05       0.37 f
  U1939/Y (NAND3X4)                                       0.03       0.40 r
  U2080/Y (NAND3X4)                                       0.03       0.42 f
  U2079/Y (NAND3X4)                                       0.02       0.45 r
  U1915/Y (NAND3X4)                                       0.03       0.48 f
  U2836/Y (NAND2X4)                                       0.03       0.51 r
  U1911/Y (MXI2XL)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_257 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_257/CK (SDFFRHQX4)                                    0.00       0.00 r
  R_257/Q (SDFFRHQX4)                                     0.07       0.07 f
  U2282/Y (NAND2BX8)                                      0.06       0.13 f
  U2313/Y (BUFX4)                                         0.05       0.18 f
  U2065/Y (NAND3X2)                                       0.04       0.22 r
  U1648/Y (NAND2BX4)                                      0.02       0.24 f
  U1912/Y (INVX4)                                         0.02       0.26 r
  U3068/Y (NOR2X4)                                        0.01       0.28 f
  U2078/Y (NOR2X2)                                        0.04       0.32 r
  U3018/Y (AOI21X1)                                       0.04       0.36 f
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 f
  U2049/Y (INVX4)                                         0.02       0.44 r
  U1520/Y (NAND2X4)                                       0.02       0.46 f
  U1252/Y (NAND2X6)                                       0.03       0.48 r
  U1133/Y (CLKNAND2X12)                                   0.03       0.52 f
  U2968/Y (CLKAND2X2)                                     0.05       0.57 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_158/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_158/Q (SDFFSHQX8)                                     0.08       0.08 f
  U1406/Y (NAND2X8)                                       0.04       0.12 r
  U1484/Y (MXI2X2)                                        0.06       0.18 f
  U2479/Y (OAI22X4)                                       0.04       0.22 r
  U2153/Y (OAI211X2)                                      0.04       0.27 f
  U2205/Y (OAI211X2)                                      0.06       0.32 r
  U3056/Y (NAND4X2)                                       0.05       0.37 f
  U1716/Y (NAND2BX8)                                      0.06       0.44 f
  U1344/Y (INVX12)                                        0.03       0.47 r
  U1715/Y (NOR2X8)                                        0.02       0.49 f
  U3242/Y (OAI2BB1X1)                                     0.08       0.56 f
  decoder/u_cmp_sel/data_out_reg[1]/D (SDFFRHQX2)         0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[1]/CK (SDFFRHQX2)        0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_220/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_220/Q (SDFFRHQX8)                                     0.10       0.10 r
  U1695/Y (NAND2X2)                                       0.04       0.14 f
  U2970/Y (AOI21X6)                                       0.04       0.18 r
  U1288/Y (NAND2X4)                                       0.03       0.21 f
  U1334/Y (OR2X4)                                         0.05       0.27 f
  U2972/Y (OAI21X4)                                       0.03       0.30 r
  U2012/Y (NAND2X4)                                       0.03       0.32 f
  U2570/Y (NAND4X4)                                       0.03       0.35 r
  U2904/Y (NAND3X3)                                       0.03       0.38 f
  U1492/Y (NAND2BX4)                                      0.05       0.43 f
  U1436/Y (NAND2X4)                                       0.02       0.45 r
  U2308/Y (OAI2BB1X4)                                     0.02       0.47 f
  U2724/Y (BUFX14)                                        0.04       0.52 f
  U2267/Y (NOR2XL)                                        0.03       0.55 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRQX4)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 r
  U1107/Y (NAND2X8)                                       0.02       0.11 f
  U1875/Y (INVX6)                                         0.02       0.14 r
  U2110/Y (AOI21X2)                                       0.02       0.16 f
  U2476/Y (NAND2BX2)                                      0.07       0.22 f
  U1267/Y (INVX3)                                         0.03       0.25 r
  U1874/Y (NAND2X4)                                       0.02       0.27 f
  U2013/Y (NOR2X4)                                        0.04       0.31 r
  U1974/Y (XNOR2X4)                                       0.05       0.36 f
  U1326/Y (INVX4)                                         0.03       0.39 r
  U1214/Y (NAND2BX4)                                      0.02       0.41 f
  U2178/Y (OAI21X4)                                       0.02       0.43 r
  U2188/Y (OAI21BX4)                                      0.04       0.47 r
  U3199/Y (OAI2BB1X4)                                     0.04       0.51 f
  U2325/Y (NOR2XL)                                        0.04       0.55 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_19 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_19/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_19/Q (SDFFSHQX8)                                      0.08       0.08 r
  U1972/Y (MXI2X6)                                        0.05       0.14 r
  U1198/Y (NAND2BX8)                                      0.03       0.17 f
  U3207/Y (BUFX10)                                        0.04       0.21 f
  U1197/Y (NAND2BX4)                                      0.03       0.24 r
  U3067/Y (NAND3X4)                                       0.04       0.28 f
  U1553/Y (OAI21BX4)                                      0.05       0.33 r
  U1511/Y (NAND2X3)                                       0.03       0.35 f
  U1945/Y (NOR3X2)                                        0.07       0.42 r
  U2258/Y (OAI211X2)                                      0.05       0.47 f
  U1991/Y (NAND2BX4)                                      0.03       0.51 r
  U2856/Y (MXI2X1)                                        0.05       0.56 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_75/CK (SDFFSHQX4)                                     0.00       0.00 r
  R_75/Q (SDFFSHQX4)                                      0.08       0.08 r
  U2214/Y (NAND2BX8)                                      0.05       0.12 r
  U1454/Y (INVX4)                                         0.02       0.14 f
  U2417/Y (NAND2BXL)                                      0.07       0.21 f
  U1291/Y (OAI21X2)                                       0.06       0.27 r
  U2019/Y (BUFX3)                                         0.05       0.32 r
  U2692/Y (NAND2BX2)                                      0.03       0.35 f
  U1292/Y (NAND3X4)                                       0.03       0.38 r
  U1939/Y (NAND3X4)                                       0.03       0.41 f
  U2080/Y (NAND3X4)                                       0.02       0.43 r
  U2079/Y (NAND3X4)                                       0.03       0.46 f
  U1915/Y (NAND3X4)                                       0.03       0.49 r
  U2744/Y (NAND2X4)                                       0.03       0.52 f
  U2106/Y (NOR2BX1)                                       0.04       0.56 r
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_33 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_8/CK (SDFFRHQX8)                       0.00       0.00 r
  R_8/Q (SDFFRHQX8)                        0.09       0.09 f
  U1964/Y (NAND2BX8)                       0.05       0.14 f
  U2868/Y (CLKNAND2X2)                     0.03       0.18 r
  U2977/Y (AND3X2)                         0.06       0.23 r
  U2629/Y (NAND2BX2)                       0.02       0.26 f
  U1226/Y (NAND2BX4)                       0.05       0.31 f
  U1225/Y (OAI2BB1X4)                      0.03       0.34 r
  U1353/Y (NAND2X4)                        0.02       0.36 f
  U1206/Y (OAI21X4)                        0.02       0.38 r
  U1825/Y (NAND2X3)                        0.03       0.42 f
  U1887/Y (OAI21X8)                        0.03       0.45 r
  U2882/Y (MXI2X1)                         0.07       0.52 f
  U1967/Y (CLKINVX2)                       0.02       0.55 r
  R_33/D (SDFFSHQX4)                       0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_33/CK (SDFFSHQX4)                      0.00       0.50 r
  library setup time                      -0.07       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U2977/Y (AND3X2)                                        0.06       0.23 r
  U2629/Y (NAND2BX2)                                      0.02       0.26 f
  U1226/Y (NAND2BX4)                                      0.05       0.31 f
  U1225/Y (OAI2BB1X4)                                     0.03       0.34 r
  U1353/Y (NAND2X4)                                       0.02       0.36 f
  U1206/Y (OAI21X4)                                       0.02       0.38 r
  U1825/Y (NAND2X3)                                       0.03       0.42 f
  U1887/Y (OAI21X8)                                       0.03       0.45 r
  U1537/Y (INVX2)                                         0.02       0.47 f
  U1538/Y (AOI2BB2XL)                                     0.07       0.55 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]/D (SDFFRHQX8)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: R_257 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_257/CK (SDFFRHQX4)                                    0.00       0.00 r
  R_257/Q (SDFFRHQX4)                                     0.07       0.07 f
  U2282/Y (NAND2BX8)                                      0.06       0.13 f
  U2313/Y (BUFX4)                                         0.05       0.18 f
  U2065/Y (NAND3X2)                                       0.04       0.22 r
  U1648/Y (NAND2BX4)                                      0.02       0.24 f
  U1912/Y (INVX4)                                         0.02       0.26 r
  U3068/Y (NOR2X4)                                        0.01       0.28 f
  U2078/Y (NOR2X2)                                        0.04       0.32 r
  U3018/Y (AOI21X1)                                       0.04       0.36 f
  U2242/Y (OAI2BB1X4)                                     0.06       0.42 f
  U2049/Y (INVX4)                                         0.02       0.44 r
  U1520/Y (NAND2X4)                                       0.02       0.46 f
  U1252/Y (NAND2X6)                                       0.03       0.48 r
  U1905/Y (OAI2B2X2)                                      0.06       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[4]/D (SDFFRHQX8)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_1/u_MEM/PM_out_reg[4]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1474/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_154 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_28/CK (SDFFSHQX8)                      0.00       0.00 r
  R_28/Q (SDFFSHQX8)                       0.08       0.08 r
  U3197/Y (MXI2X6)                         0.04       0.13 f
  U3096/Y (NAND3X4)                        0.03       0.16 r
  U2101/Y (CLKINVX2)                       0.03       0.19 f
  U3100/Y (NAND3X3)                        0.03       0.22 r
  U2100/Y (OAI21X4)                        0.03       0.25 f
  U1372/Y (NOR2X2)                         0.04       0.29 r
  U1098/Y (NAND3X2)                        0.04       0.33 f
  U2413/Y (CLKNAND2X2)                     0.03       0.37 r
  U2324/Y (NAND3X4)                        0.03       0.40 f
  U1350/Y (INVX4)                          0.03       0.42 r
  U2017/Y (NAND3X4)                        0.03       0.45 f
  U3234/Y (NAND3X6)                        0.03       0.49 r
  U3235/Y (NAND2X8)                        0.02       0.51 f
  R_154/D (SDFFSX1)                        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_154/CK (SDFFSX1)                       0.00       0.50 r
  library setup time                      -0.10       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U1997/Y (NAND2X8)                                       0.03       0.14 f
  U2151/Y (NOR2BX4)                                       0.04       0.18 r
  U2593/Y (NAND2BX2)                                      0.06       0.24 r
  U1737/Y (NAND2X4)                                       0.03       0.27 f
  U1122/Y (OAI21X1)                                       0.03       0.30 r
  U1126/Y (INVX2)                                         0.02       0.32 f
  U1738/Y (OAI22X2)                                       0.05       0.38 r
  U3229/CO (ACHCINX2)                                     0.03       0.41 f
  U2276/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1731/Y (INVX6)                                         0.02       0.50 r
  U1711/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U1997/Y (NAND2X8)                                       0.03       0.14 f
  U2151/Y (NOR2BX4)                                       0.04       0.18 r
  U2593/Y (NAND2BX2)                                      0.06       0.24 r
  U1737/Y (NAND2X4)                                       0.03       0.27 f
  U1122/Y (OAI21X1)                                       0.03       0.30 r
  U1126/Y (INVX2)                                         0.02       0.32 f
  U1738/Y (OAI22X2)                                       0.05       0.38 r
  U3229/CO (ACHCINX2)                                     0.03       0.41 f
  U2276/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1731/Y (INVX6)                                         0.02       0.50 r
  U1697/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U1997/Y (NAND2X8)                                       0.03       0.14 f
  U2151/Y (NOR2BX4)                                       0.04       0.18 r
  U2593/Y (NAND2BX2)                                      0.06       0.24 r
  U1737/Y (NAND2X4)                                       0.03       0.27 f
  U1122/Y (OAI21X1)                                       0.03       0.30 r
  U1126/Y (INVX2)                                         0.02       0.32 f
  U1738/Y (OAI22X2)                                       0.05       0.38 r
  U3229/CO (ACHCINX2)                                     0.03       0.41 f
  U2276/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1731/Y (INVX6)                                         0.02       0.50 r
  U1694/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_28/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_28/Q (SDFFSHQX8)                                      0.08       0.08 r
  U3197/Y (MXI2X6)                                        0.04       0.13 f
  U2434/Y (DLY1X1)                                        0.11       0.24 f
  U2025/Y (AOI21X2)                                       0.04       0.28 r
  U2452/Y (NAND2BX4)                                      0.05       0.33 r
  U2028/Y (NAND2X3)                                       0.02       0.35 f
  U1594/Y (AND2X4)                                        0.05       0.40 f
  U2165/Y (NAND3X2)                                       0.02       0.42 r
  U1425/Y (NAND2X2)                                       0.02       0.44 f
  U2258/Y (OAI211X2)                                      0.03       0.47 r
  U1991/Y (NAND2BX4)                                      0.03       0.50 f
  U1622/Y (NOR2BX1)                                       0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/data_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_2/u_MEM/data_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1481/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1479/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1476/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1485/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U1487/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U1535/Y (MXI2XL)                                        0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U1524/Y (MXI2XL)                                        0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U1580/Y (MXI2XL)                                        0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U1611/Y (MXI2XL)                                        0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1577/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1551/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1565/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1559/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1574/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1627/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX4)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_284 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_cmp_sel/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_284/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_284/Q (SDFFSHQX8)                                     0.11       0.11 r
  U1675/Y (MX2X4)                                         0.09       0.19 r
  U2152/Y (INVX4)                                         0.02       0.21 f
  U1500/Y (OAI2B11X2)                                     0.07       0.28 f
  U1381/Y (AO21X4)                                        0.07       0.35 f
  U2000/Y (OAI211X4)                                      0.03       0.39 r
  U1322/Y (NAND4X8)                                       0.06       0.44 f
  U1987/Y (NOR2X8)                                        0.04       0.49 r
  U2940/Y (NAND2XL)                                       0.03       0.52 f
  U1523/Y (OAI2BB1X1)                                     0.03       0.55 r
  decoder/u_cmp_sel/data_out_reg[0]/D (SDFFRHQX4)         0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_cmp_sel/data_out_reg[0]/CK (SDFFRHQX4)        0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U2173/Y (MXI2X1)                                        0.04       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U2892/Y (BUFX2)                                         0.04       0.16 r
  U1778/Y (CLKINVX4)                                      0.02       0.18 f
  U1880/Y (OR2X4)                                         0.05       0.24 f
  U1136/Y (NAND2X4)                                       0.03       0.26 r
  U1114/Y (OAI21X4)                                       0.03       0.29 f
  U1534/Y (NAND2BX8)                                      0.05       0.34 f
  U1468/Y (NAND2BX8)                                      0.02       0.36 r
  U1462/Y (OAI21X8)                                       0.02       0.38 f
  U1236/Y (AOI21X2)                                       0.04       0.43 r
  U1881/Y (AO21X4)                                        0.06       0.49 r
  U1315/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U2892/Y (BUFX2)                                         0.04       0.16 r
  U1778/Y (CLKINVX4)                                      0.02       0.18 f
  U1880/Y (OR2X4)                                         0.05       0.24 f
  U1136/Y (NAND2X4)                                       0.03       0.26 r
  U1114/Y (OAI21X4)                                       0.03       0.29 f
  U1534/Y (NAND2BX8)                                      0.05       0.34 f
  U1468/Y (NAND2BX8)                                      0.02       0.36 r
  U1462/Y (OAI21X8)                                       0.02       0.38 f
  U1236/Y (AOI21X2)                                       0.04       0.43 r
  U1881/Y (AO21X4)                                        0.06       0.49 r
  U1328/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U2892/Y (BUFX2)                                         0.04       0.16 r
  U1778/Y (CLKINVX4)                                      0.02       0.18 f
  U1880/Y (OR2X4)                                         0.05       0.24 f
  U1136/Y (NAND2X4)                                       0.03       0.26 r
  U1114/Y (OAI21X4)                                       0.03       0.29 f
  U1534/Y (NAND2BX8)                                      0.05       0.34 f
  U1468/Y (NAND2BX8)                                      0.02       0.36 r
  U1462/Y (OAI21X8)                                       0.02       0.38 f
  U1236/Y (AOI21X2)                                       0.04       0.43 r
  U1881/Y (AO21X4)                                        0.06       0.49 r
  U1532/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U2844/Y (NAND2XL)                                       0.03       0.52 f
  U2843/Y (OAI2BB1X1)                                     0.03       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_228 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_65/CK (SDFFRHQX8)                      0.00       0.00 r
  R_65/Q (SDFFRHQX8)                       0.09       0.09 r
  U1162/Y (NAND2X6)                        0.03       0.12 f
  U2581/Y (NOR2X2)                         0.04       0.16 r
  U2580/Y (NAND2BX2)                       0.04       0.20 r
  U2301/Y (INVXL)                          0.03       0.23 f
  U2026/Y (XNOR2X4)                        0.04       0.27 r
  U1118/Y (CLKNAND2X4)                     0.04       0.31 f
  U2573/Y (NAND2BX2)                       0.03       0.33 r
  U1342/Y (OAI211X2)                       0.04       0.37 f
  U1519/Y (NAND3X2)                        0.04       0.41 r
  U1989/Y (NAND3X4)                        0.04       0.45 f
  U1990/Y (NAND2BX2)                       0.03       0.48 r
  U1988/Y (OAI2B11X2)                      0.04       0.52 f
  U1144/Y (INVX2)                          0.02       0.54 r
  R_228/D (SDFFSHQX4)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_228/CK (SDFFSHQX4)                     0.00       0.50 r
  library setup time                      -0.07       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U1234/Y (NAND2X3)                                       0.03       0.21 f
  U1387/Y (NOR2X3)                                        0.04       0.25 r
  U1599/Y (NAND3XL)                                       0.07       0.32 f
  U1311/Y (CLKINVX3)                                      0.04       0.36 r
  U1325/Y (NAND2X4)                                       0.03       0.39 f
  U1251/Y (OAI21X4)                                       0.03       0.42 r
  U1887/Y (OAI21X8)                                       0.04       0.46 f
  U1604/Y (AOI2BB2XL)                                     0.08       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[2]/D (SDFFRHQX8)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[2]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2543/Y (NAND2X2)                                       0.03       0.21 r
  U2541/Y (NAND2X2)                                       0.04       0.25 f
  U2048/Y (NAND2X4)                                       0.04       0.29 r
  U1173/Y (OAI21X4)                                       0.03       0.32 f
  U1956/Y (CLKNAND2X2)                                    0.02       0.34 r
  U2299/Y (NAND3X2)                                       0.04       0.38 f
  U1882/Y (NAND3X4)                                       0.03       0.41 r
  U1886/Y (OAI2B1X4)                                      0.07       0.47 r
  U1724/Y (INVX4)                                         0.02       0.50 f
  U3214/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2543/Y (NAND2X2)                                       0.03       0.21 r
  U2541/Y (NAND2X2)                                       0.04       0.25 f
  U2048/Y (NAND2X4)                                       0.04       0.29 r
  U1173/Y (OAI21X4)                                       0.03       0.32 f
  U1956/Y (CLKNAND2X2)                                    0.02       0.34 r
  U2299/Y (NAND3X2)                                       0.04       0.38 f
  U1882/Y (NAND3X4)                                       0.03       0.41 r
  U1886/Y (OAI2B1X4)                                      0.07       0.47 r
  U1724/Y (INVX4)                                         0.02       0.50 f
  U3213/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/Q (SDFFRHQX2)
                                                          0.10       0.10 r
  U2763/Y (NAND2BX2)                                      0.05       0.15 r
  U2471/Y (NAND2X2)                                       0.05       0.20 f
  U2470/Y (NAND2X2)                                       0.04       0.24 r
  U2762/Y (OAI21X1)                                       0.06       0.30 f
  U2915/Y (NOR2BX1)                                       0.06       0.36 r
  U1158/Y (NOR2XL)                                        0.04       0.41 f
  U1157/Y (NOR2X4)                                        0.04       0.45 r
  U1581/Y (INVXL)                                         0.03       0.47 f
  U1582/Y (AOI2BB2XL)                                     0.07       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1189/Y (OAI21X6)                                       0.03       0.49 f
  U1248/Y (OAI2BB1X2)                                     0.06       0.55 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[4]/D (SDFFRHQX4)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[4]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U2226/Y (NOR2X1)                                        0.02       0.17 f
  U1693/Y (AOI2B1XL)                                      0.05       0.22 r
  U1578/Y (INVX2)                                         0.03       0.26 f
  U1177/Y (NAND2X4)                                       0.03       0.28 r
  U1560/Y (OAI2BB1X4)                                     0.03       0.31 f
  U1534/Y (NAND2BX8)                                      0.03       0.34 r
  U1468/Y (NAND2BX8)                                      0.02       0.36 f
  U1462/Y (OAI21X8)                                       0.02       0.38 r
  U1132/Y (OAI21X3)                                       0.02       0.40 f
  U1881/Y (AO21X4)                                        0.09       0.49 f
  U1959/Y (NOR2BXL)                                       0.04       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U1234/Y (NAND2X3)                                       0.03       0.21 f
  U1387/Y (NOR2X3)                                        0.04       0.25 r
  U1599/Y (NAND3XL)                                       0.07       0.32 f
  U1311/Y (CLKINVX3)                                      0.04       0.36 r
  U1325/Y (NAND2X4)                                       0.03       0.39 f
  U1251/Y (OAI21X4)                                       0.03       0.42 r
  U1887/Y (OAI21X8)                                       0.04       0.46 f
  U1338/Y (OAI2B1XL)                                      0.08       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1761/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1752/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1751/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1749/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1771/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2769/Y (BUFX2)                                         0.05       0.12 f
  U2525/Y (NOR2X2)                                        0.05       0.17 r
  U1516/Y (NAND2BX2)                                      0.06       0.23 r
  U2522/Y (NAND2X2)                                       0.03       0.26 f
  U1996/Y (OAI2BB1X4)                                     0.06       0.32 f
  U1377/Y (INVX3)                                         0.02       0.34 r
  U1244/Y (NAND2X4)                                       0.02       0.36 f
  U1243/Y (OAI21X4)                                       0.02       0.38 r
  U2942/Y (OAI21X1)                                       0.03       0.41 f
  U1894/Y (OAI2BB1X4)                                     0.06       0.47 f
  U2850/Y (OAI2BB1X1)                                     0.07       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[2]/D (SDFFRHQX8)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[2]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2769/Y (BUFX2)                                         0.05       0.12 f
  U2525/Y (NOR2X2)                                        0.05       0.17 r
  U1516/Y (NAND2BX2)                                      0.06       0.23 r
  U2522/Y (NAND2X2)                                       0.03       0.26 f
  U1996/Y (OAI2BB1X4)                                     0.06       0.32 f
  U1377/Y (INVX3)                                         0.02       0.34 r
  U1244/Y (NAND2X4)                                       0.02       0.36 f
  U1243/Y (OAI21X4)                                       0.02       0.38 r
  U2942/Y (OAI21X1)                                       0.03       0.41 f
  U1894/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1423/Y (CLKINVX3)                                      0.02       0.49 r
  U1444/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U2847/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX4)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.08       0.08 r
  U1571/Y (NOR2BX8)                                       0.05       0.13 r
  U1141/Y (NOR2BX8)                                       0.02       0.15 f
  U2096/Y (NAND2X2)                                       0.03       0.18 r
  U2407/Y (NAND2X2)                                       0.03       0.21 f
  U2406/Y (NAND2X2)                                       0.04       0.25 r
  U2872/Y (OAI21X1)                                       0.07       0.32 f
  U2401/Y (INVX2)                                         0.03       0.35 r
  U1556/Y (NAND2XL)                                       0.05       0.40 f
  U1149/Y (OAI2B11X4)                                     0.04       0.45 r
  U1899/Y (NAND2X4)                                       0.03       0.48 f
  U3205/Y (OAI22X1)                                       0.05       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_190 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_190/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_190/Q (SDFFSHQX8)                                     0.09       0.09 f
  U1162/Y (NAND2X6)                                       0.03       0.12 r
  U2581/Y (NOR2X2)                                        0.02       0.13 f
  U2559/Y (NAND2BX2)                                      0.06       0.20 f
  U1470/Y (NAND2X4)                                       0.03       0.23 r
  U2949/Y (OAI21X1)                                       0.05       0.27 f
  U1896/Y (OAI211X1)                                      0.06       0.34 r
  U1588/Y (OAI2B11X2)                                     0.05       0.39 f
  U1638/Y (NAND3BX4)                                      0.03       0.42 r
  U2275/Y (OAI2BB1X4)                                     0.02       0.45 f
  U1725/Y (NAND2BX1)                                      0.07       0.52 f
  U2870/Y (OAI21X1)                                       0.03       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[3]/D (SDFFRHQX4)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/PM_out_reg[3]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_297 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_106/CK (SDFFSHQX4)                     0.00       0.00 r
  R_106/Q (SDFFSHQX4)                      0.08       0.08 r
  U2277/Y (NAND2BX8)                       0.04       0.11 r
  U1997/Y (NAND2X8)                        0.03       0.14 f
  U2151/Y (NOR2BX4)                        0.04       0.18 r
  U2593/Y (NAND2BX2)                       0.06       0.24 r
  U1737/Y (NAND2X4)                        0.03       0.27 f
  U1122/Y (OAI21X1)                        0.03       0.30 r
  U1126/Y (INVX2)                          0.02       0.32 f
  U1738/Y (OAI22X2)                        0.05       0.38 r
  U3229/CO (ACHCINX2)                      0.03       0.41 f
  U2276/Y (OAI2BB1X4)                      0.06       0.47 f
  U1731/Y (INVX6)                          0.02       0.50 r
  R_297/D (SDFFSQX2)                       0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_297/CK (SDFFSQX2)                      0.00       0.50 r
  library setup time                      -0.11       0.39
  data required time                                  0.39
  -----------------------------------------------------------
  data required time                                  0.39
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U2226/Y (NOR2X1)                                        0.02       0.17 f
  U1693/Y (AOI2B1XL)                                      0.05       0.22 r
  U1578/Y (INVX2)                                         0.03       0.26 f
  U1177/Y (NAND2X4)                                       0.03       0.28 r
  U1560/Y (OAI2BB1X4)                                     0.03       0.31 f
  U1534/Y (NAND2BX8)                                      0.03       0.34 r
  U1468/Y (NAND2BX8)                                      0.02       0.36 f
  U1462/Y (OAI21X8)                                       0.02       0.38 r
  U1132/Y (OAI21X3)                                       0.02       0.40 f
  U1881/Y (AO21X4)                                        0.09       0.49 f
  U1632/Y (OAI21X1)                                       0.05       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_3/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U2057/Y (OAI21X8)                                       0.03       0.48 r
  U1117/Y (MXI2X2)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[0]/D (SDFFRHQX4)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[0]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2543/Y (NAND2X2)                                       0.03       0.21 r
  U2541/Y (NAND2X2)                                       0.04       0.25 f
  U2048/Y (NAND2X4)                                       0.04       0.29 r
  U1173/Y (OAI21X4)                                       0.03       0.32 f
  U1956/Y (CLKNAND2X2)                                    0.02       0.34 r
  U2299/Y (NAND3X2)                                       0.04       0.38 f
  U1882/Y (NAND3X4)                                       0.03       0.41 r
  U1886/Y (OAI2B1X4)                                      0.07       0.47 r
  U1724/Y (INVX4)                                         0.02       0.50 f
  U2855/Y (AOI21X1)                                       0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U2854/Y (AOI21X1)                                       0.04       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[4]/D (SDFFRHQX4)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/PM_out_reg[4]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1665/Y (OAI21XL)                                       0.05       0.21 r
  U1589/Y (OAI31X1)                                       0.06       0.27 f
  U1768/Y (INVX1)                                         0.04       0.30 r
  U2673/Y (NAND2X2)                                       0.03       0.33 f
  U1193/Y (NAND3BX4)                                      0.03       0.36 r
  U2071/Y (NAND3X4)                                       0.03       0.40 f
  U2055/Y (AOI21X4)                                       0.05       0.44 r
  U1729/Y (NOR2X4)                                        0.02       0.46 f
  U1346/Y (NAND2X8)                                       0.03       0.49 r
  U2286/Y (NOR2XL)                                        0.02       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1162/Y (NAND2X6)                                       0.03       0.12 f
  U2581/Y (NOR2X2)                                        0.04       0.16 r
  U2580/Y (NAND2BX2)                                      0.04       0.20 r
  U2301/Y (INVXL)                                         0.03       0.23 f
  U2026/Y (XNOR2X4)                                       0.04       0.27 r
  U1118/Y (CLKNAND2X4)                                    0.04       0.31 f
  U2573/Y (NAND2BX2)                                      0.03       0.33 r
  U1342/Y (OAI211X2)                                      0.04       0.37 f
  U1519/Y (NAND3X2)                                       0.04       0.41 r
  U1989/Y (NAND3X4)                                       0.04       0.45 f
  U2043/Y (NAND2X4)                                       0.03       0.48 r
  U1294/Y (INVX8)                                         0.02       0.50 f
  U2251/Y (NOR2XL)                                        0.03       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRQX4)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U2088/Y (NAND3X4)                                       0.03       0.17 f
  U2627/Y (NAND2X2)                                       0.04       0.21 r
  U1955/Y (NAND2X4)                                       0.03       0.25 f
  U2266/Y (NOR2X6)                                        0.03       0.28 r
  U2561/Y (XNOR2X4)                                       0.05       0.34 f
  U1196/Y (NOR2X2)                                        0.06       0.40 r
  U1191/Y (AOI21X6)                                       0.03       0.42 f
  U1189/Y (OAI21X6)                                       0.05       0.48 r
  U1927/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U2088/Y (NAND3X4)                                       0.03       0.17 f
  U2627/Y (NAND2X2)                                       0.04       0.21 r
  U1955/Y (NAND2X4)                                       0.03       0.25 f
  U2266/Y (NOR2X6)                                        0.03       0.28 r
  U2561/Y (XNOR2X4)                                       0.05       0.34 f
  U1196/Y (NOR2X2)                                        0.06       0.40 r
  U1191/Y (AOI21X6)                                       0.03       0.42 f
  U1189/Y (OAI21X6)                                       0.05       0.48 r
  U1928/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U2088/Y (NAND3X4)                                       0.03       0.17 f
  U2627/Y (NAND2X2)                                       0.04       0.21 r
  U1955/Y (NAND2X4)                                       0.03       0.25 f
  U2266/Y (NOR2X6)                                        0.03       0.28 r
  U2561/Y (XNOR2X4)                                       0.05       0.34 f
  U1196/Y (NOR2X2)                                        0.06       0.40 r
  U1191/Y (AOI21X6)                                       0.03       0.42 f
  U1189/Y (OAI21X6)                                       0.05       0.48 r
  U1929/Y (MXI2XL)                                        0.06       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1146/Y (OAI21X8)                                       0.03       0.49 f
  U1935/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[0]/D (SDFFRHQX8)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2540/Y (NAND2X2)                                       0.03       0.21 r
  U2944/Y (OAI21X1)                                       0.06       0.27 f
  U2536/Y (NAND2BX2)                                      0.04       0.31 r
  U1584/Y (NAND2BX1)                                      0.03       0.34 f
  U2299/Y (NAND3X2)                                       0.04       0.38 r
  U1882/Y (NAND3X4)                                       0.03       0.41 f
  U1886/Y (OAI2B1X4)                                      0.06       0.47 f
  U1724/Y (INVX4)                                         0.03       0.49 r
  U1722/Y (NOR2X1)                                        0.02       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_2/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1146/Y (OAI21X8)                                       0.03       0.49 f
  U1937/Y (MXI2XL)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX8)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX8)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U2037/Y (NAND2X4)                                       0.03       0.14 r
  U1209/Y (NAND2BX4)                                      0.03       0.17 f
  U2007/Y (NAND2X4)                                       0.03       0.20 r
  U1329/Y (NOR2X3)                                        0.01       0.22 f
  U1222/Y (AOI2B1X2)                                      0.05       0.27 r
  U2082/Y (AOI21X2)                                       0.04       0.30 f
  U2041/Y (AOI21X2)                                       0.05       0.35 r
  U1920/Y (OAI21X2)                                       0.03       0.38 f
  U2305/Y (OAI2BB1X2)                                     0.03       0.40 r
  U2707/Y (NAND2X2)                                       0.03       0.43 f
  U2175/Y (NAND2X4)                                       0.03       0.46 r
  U2057/Y (OAI21X8)                                       0.03       0.49 f
  U2103/Y (NOR2XL)                                        0.04       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.08       0.08 r
  U2277/Y (NAND2BX8)                                      0.04       0.11 r
  U1997/Y (NAND2X8)                                       0.03       0.14 f
  U2151/Y (NOR2BX4)                                       0.04       0.18 r
  U2593/Y (NAND2BX2)                                      0.06       0.24 r
  U1737/Y (NAND2X4)                                       0.03       0.27 f
  U1122/Y (OAI21X1)                                       0.03       0.30 r
  U1126/Y (INVX2)                                         0.02       0.32 f
  U1738/Y (OAI22X2)                                       0.05       0.38 r
  U3229/CO (ACHCINX2)                                     0.03       0.41 f
  U2276/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1731/Y (INVX6)                                         0.02       0.50 r
  U1153/Y (CLKAND2X2)                                     0.05       0.54 r
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U1234/Y (NAND2X3)                                       0.03       0.21 f
  U1387/Y (NOR2X3)                                        0.04       0.25 r
  U1599/Y (NAND3XL)                                       0.07       0.32 f
  U1311/Y (CLKINVX3)                                      0.04       0.36 r
  U1325/Y (NAND2X4)                                       0.03       0.39 f
  U1251/Y (OAI21X4)                                       0.03       0.42 r
  U1887/Y (OAI21X8)                                       0.04       0.46 f
  U2051/Y (CLKAND2X2)                                     0.05       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_291/CK (SDFFRQX2)                                     0.00       0.00 r
  R_291/Q (SDFFRQX2)                                      0.15       0.15 f
  U2117/Y (AO22X2)                                        0.12       0.27 f
  U1335/Y (CLKINVX4)                                      0.03       0.30 r
  U1892/Y (NOR2X4)                                        0.02       0.31 f
  U1890/Y (AOI21X4)                                       0.04       0.35 r
  U1332/Y (OAI21X2)                                       0.03       0.38 f
  U1638/Y (NAND3BX4)                                      0.05       0.44 f
  U2275/Y (OAI2BB1X4)                                     0.03       0.47 r
  U1730/Y (INVX5)                                         0.02       0.49 f
  U1626/Y (NOR2XL)                                        0.03       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U2852/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U2849/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U2933/Y (MXI2X1)                                        0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U2322/Y (INVXL)                                         0.06       0.18 r
  U2396/Y (NAND2X2)                                       0.03       0.21 f
  U2395/Y (NAND2X2)                                       0.04       0.25 r
  U2859/Y (OAI21X1)                                       0.07       0.31 f
  U2390/Y (NAND2BX2)                                      0.08       0.39 f
  U1904/Y (AOI31X4)                                       0.08       0.47 r
  U3228/Y (MXI2X1)                                        0.07       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U2322/Y (INVXL)                                         0.06       0.18 r
  U2396/Y (NAND2X2)                                       0.03       0.21 f
  U2395/Y (NAND2X2)                                       0.04       0.25 r
  U2859/Y (OAI21X1)                                       0.07       0.31 f
  U2390/Y (NAND2BX2)                                      0.08       0.39 f
  U1904/Y (AOI31X4)                                       0.08       0.47 r
  U3210/Y (MXI2X1)                                        0.07       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U2322/Y (INVXL)                                         0.06       0.18 r
  U2396/Y (NAND2X2)                                       0.03       0.21 f
  U2395/Y (NAND2X2)                                       0.04       0.25 r
  U2859/Y (OAI21X1)                                       0.07       0.31 f
  U2390/Y (NAND2BX2)                                      0.08       0.39 f
  U1904/Y (AOI31X4)                                       0.08       0.47 r
  U3209/Y (MXI2X1)                                        0.07       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2277/Y (NAND2BX8)                                      0.05       0.12 f
  U1997/Y (NAND2X8)                                       0.03       0.15 r
  U1104/Y (CLKNAND2X2)                                    0.04       0.19 f
  U1652/Y (CLKNAND2X2)                                    0.03       0.22 r
  U2500/Y (NAND2X2)                                       0.03       0.25 f
  U2499/Y (NOR2X2)                                        0.06       0.30 r
  U2495/Y (NAND2BX2)                                      0.06       0.36 r
  U2494/Y (INVX2)                                         0.02       0.37 f
  U1970/Y (OAI2B2X2)                                      0.05       0.42 r
  U1138/Y (OAI21BX4)                                      0.04       0.46 f
  U2038/Y (INVX6)                                         0.03       0.49 r
  U3217/Y (NOR2BX1)                                       0.02       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_2/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1146/Y (OAI21X8)                                       0.03       0.49 f
  U1931/Y (MXI2XL)                                        0.05       0.53 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.08       0.08 r
  U1571/Y (NOR2BX8)                                       0.05       0.13 r
  U1141/Y (NOR2BX8)                                       0.02       0.15 f
  U2096/Y (NAND2X2)                                       0.03       0.18 r
  U2407/Y (NAND2X2)                                       0.03       0.21 f
  U2406/Y (NAND2X2)                                       0.04       0.25 r
  U2872/Y (OAI21X1)                                       0.07       0.32 f
  U2401/Y (INVX2)                                         0.03       0.35 r
  U1556/Y (NAND2XL)                                       0.05       0.40 f
  U1149/Y (OAI2B11X4)                                     0.04       0.45 r
  U1899/Y (NAND2X4)                                       0.03       0.48 f
  U1367/Y (MXI2XL)                                        0.05       0.53 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.08       0.08 r
  U1571/Y (NOR2BX8)                                       0.05       0.13 r
  U1141/Y (NOR2BX8)                                       0.02       0.15 f
  U2096/Y (NAND2X2)                                       0.03       0.18 r
  U2407/Y (NAND2X2)                                       0.03       0.21 f
  U2406/Y (NAND2X2)                                       0.04       0.25 r
  U2872/Y (OAI21X1)                                       0.07       0.32 f
  U2401/Y (INVX2)                                         0.03       0.35 r
  U1556/Y (NAND2XL)                                       0.05       0.40 f
  U1149/Y (OAI2B11X4)                                     0.04       0.45 r
  U1899/Y (NAND2X4)                                       0.03       0.48 f
  U3206/Y (MXI2X1)                                        0.05       0.53 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX4)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1146/Y (OAI21X8)                                       0.03       0.49 f
  U1926/Y (MXI2XL)                                        0.05       0.53 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U3204/Y (AND2X2)                                        0.05       0.26 r
  U1673/Y (XNOR2X4)                                       0.05       0.30 f
  U1859/Y (NOR2X2)                                        0.06       0.37 r
  U2387/Y (AOI21X6)                                       0.02       0.38 f
  U1191/Y (AOI21X6)                                       0.07       0.46 r
  U1189/Y (OAI21X6)                                       0.03       0.49 f
  U1213/Y (CLKAND2X2)                                     0.05       0.54 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_43 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 f
  U1107/Y (NAND2X8)                        0.03       0.11 r
  U1875/Y (INVX6)                          0.02       0.13 f
  U1130/Y (OAI21X8)                        0.04       0.17 r
  U1354/Y (NAND2BX8)                       0.05       0.21 r
  U2148/Y (NOR2X8)                         0.01       0.23 f
  U1865/Y (NAND2X6)                        0.02       0.25 r
  U1858/Y (OAI21X2)                        0.04       0.29 f
  U1111/Y (AOI21X6)                        0.05       0.34 r
  U1837/Y (NAND3X4)                        0.04       0.38 f
  U2273/Y (NAND3X2)                        0.03       0.41 r
  U2268/Y (NAND3X2)                        0.04       0.45 f
  U2147/Y (NAND3X4)                        0.04       0.49 r
  R_43/D (SDFFSQX1)                        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_43/CK (SDFFSQX1)                       0.00       0.50 r
  library setup time                      -0.11       0.39
  data required time                                  0.39
  -----------------------------------------------------------
  data required time                                  0.39
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U2322/Y (INVXL)                                         0.06       0.18 r
  U2396/Y (NAND2X2)                                       0.03       0.21 f
  U2395/Y (NAND2X2)                                       0.04       0.25 r
  U2859/Y (OAI21X1)                                       0.07       0.31 f
  U2390/Y (NAND2BX2)                                      0.08       0.39 f
  U1904/Y (AOI31X4)                                       0.08       0.47 r
  U1727/Y (NOR2BX2)                                       0.05       0.52 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_3/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_98/CK (SDFFSHQX8)                                     0.00       0.00 r
  R_98/Q (SDFFSHQX8)                                      0.10       0.10 r
  U3070/Y (INVX6)                                         0.02       0.11 f
  U2438/Y (NAND2X6)                                       0.02       0.14 r
  U3043/Y (NAND3X3)                                       0.04       0.18 f
  U1942/Y (NAND2X3)                                       0.03       0.21 r
  U1917/Y (NAND2X4)                                       0.03       0.24 f
  U1255/Y (NOR2X8)                                        0.04       0.28 r
  U1174/Y (NAND2X8)                                       0.02       0.30 f
  U2020/Y (XNOR2X4)                                       0.04       0.35 f
  U2421/Y (NAND2X2)                                       0.03       0.38 r
  U2408/Y (OAI2BB1X2)                                     0.04       0.42 f
  U1176/Y (CLKNAND2X8)                                    0.03       0.45 r
  U1161/Y (MX2X2)                                         0.05       0.50 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[5]/D (SDFFRQX2)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_3/u_MEM/PM_out_reg[5]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_202 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2262/Y (NAND3X2)                                       0.04       0.45 r
  U2021/Y (NAND3X4)                                       0.04       0.49 f
  R_202/D (SDFFSQXL)                                      0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_202/CK (SDFFSQXL)                                     0.00       0.50 r
  library setup time                                     -0.11       0.39
  data required time                                                 0.39
  --------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.08       0.08 r
  U1571/Y (NOR2BX8)                                       0.05       0.13 r
  U1141/Y (NOR2BX8)                                       0.02       0.15 f
  U2096/Y (NAND2X2)                                       0.03       0.18 r
  U2407/Y (NAND2X2)                                       0.03       0.21 f
  U2406/Y (NAND2X2)                                       0.04       0.25 r
  U2872/Y (OAI21X1)                                       0.07       0.32 f
  U2401/Y (INVX2)                                         0.03       0.35 r
  U1556/Y (NAND2XL)                                       0.05       0.40 f
  U1149/Y (OAI2B11X4)                                     0.04       0.45 r
  U1899/Y (NAND2X4)                                       0.03       0.48 f
  U2220/Y (NOR2XL)                                        0.04       0.52 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/data_out_reg[2]/D (SDFFRQX2)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_1/u_MEM/data_out_reg[2]/CK (SDFFRQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U2977/Y (AND3X2)                                        0.06       0.23 r
  U2629/Y (NAND2BX2)                                      0.02       0.26 f
  U1226/Y (NAND2BX4)                                      0.05       0.31 f
  U1225/Y (OAI2BB1X4)                                     0.03       0.34 r
  U1353/Y (NAND2X4)                                       0.02       0.36 f
  U1206/Y (OAI21X4)                                       0.02       0.38 r
  U1825/Y (NAND2X3)                                       0.03       0.42 f
  U1887/Y (OAI21X8)                                       0.03       0.45 r
  U1537/Y (INVX2)                                         0.02       0.47 f
  U1614/Y (AOI2BB2X4)                                     0.06       0.53 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[3]/D (SDFFRHQX4)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[3]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_79 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_98/CK (SDFFSHQX8)                      0.00       0.00 r
  R_98/Q (SDFFSHQX8)                       0.10       0.10 r
  U1421/Y (NAND2X2)                        0.04       0.14 f
  U2866/Y (OAI21X4)                        0.03       0.17 r
  U1960/Y (NAND2X4)                        0.03       0.20 f
  U2010/Y (NOR2X4)                         0.04       0.24 r
  U1514/Y (INVX2)                          0.03       0.26 f
  U2433/Y (INVX2)                          0.03       0.29 r
  U1733/Y (NAND2X4)                        0.03       0.31 f
  U2430/Y (NAND2X2)                        0.03       0.35 r
  U1603/Y (AOI21X3)                        0.03       0.37 f
  U1889/Y (NAND2BX4)                       0.06       0.44 f
  U2558/Y (OAI2B11X4)                      0.04       0.47 r
  U2008/Y (NAND3X8)                        0.04       0.51 f
  R_79/D (SDFFSHQX4)                       0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_79/CK (SDFFSHQX4)                      0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_104 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_98/CK (SDFFSHQX8)                      0.00       0.00 r
  R_98/Q (SDFFSHQX8)                       0.10       0.10 r
  U1421/Y (NAND2X2)                        0.04       0.14 f
  U2866/Y (OAI21X4)                        0.03       0.17 r
  U1960/Y (NAND2X4)                        0.03       0.20 f
  U2010/Y (NOR2X4)                         0.04       0.24 r
  U1514/Y (INVX2)                          0.03       0.26 f
  U2433/Y (INVX2)                          0.03       0.29 r
  U1733/Y (NAND2X4)                        0.03       0.31 f
  U2430/Y (NAND2X2)                        0.03       0.35 r
  U1603/Y (AOI21X3)                        0.03       0.37 f
  U1889/Y (NAND2BX4)                       0.06       0.44 f
  U2558/Y (OAI2B11X4)                      0.04       0.47 r
  U2008/Y (NAND3X8)                        0.04       0.51 f
  R_104/D (SDFFSHQX4)                      0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_104/CK (SDFFSHQX4)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_235 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_98/CK (SDFFSHQX8)                      0.00       0.00 r
  R_98/Q (SDFFSHQX8)                       0.10       0.10 r
  U1421/Y (NAND2X2)                        0.04       0.14 f
  U2866/Y (OAI21X4)                        0.03       0.17 r
  U1960/Y (NAND2X4)                        0.03       0.20 f
  U2010/Y (NOR2X4)                         0.04       0.24 r
  U1514/Y (INVX2)                          0.03       0.26 f
  U2433/Y (INVX2)                          0.03       0.29 r
  U1733/Y (NAND2X4)                        0.03       0.31 f
  U2430/Y (NAND2X2)                        0.03       0.35 r
  U1603/Y (AOI21X3)                        0.03       0.37 f
  U1889/Y (NAND2BX4)                       0.06       0.44 f
  U2558/Y (OAI2B11X4)                      0.04       0.47 r
  U2008/Y (NAND3X8)                        0.04       0.51 f
  R_235/D (SDFFSHQX8)                      0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_235/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_32 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_8/CK (SDFFRHQX8)                       0.00       0.00 r
  R_8/Q (SDFFRHQX8)                        0.09       0.09 f
  U1964/Y (NAND2BX8)                       0.05       0.14 f
  U2868/Y (CLKNAND2X2)                     0.03       0.18 r
  U2977/Y (AND3X2)                         0.06       0.23 r
  U2629/Y (NAND2BX2)                       0.02       0.26 f
  U1226/Y (NAND2BX4)                       0.05       0.31 f
  U1225/Y (OAI2BB1X4)                      0.03       0.34 r
  U1353/Y (NAND2X4)                        0.02       0.36 f
  U1206/Y (OAI21X4)                        0.02       0.38 r
  U1825/Y (NAND2X3)                        0.03       0.42 f
  U1887/Y (OAI21X8)                        0.03       0.45 r
  U2882/Y (MXI2X1)                         0.07       0.52 f
  R_32/D (SDFFRHQX2)                       0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_32/CK (SDFFRHQX2)                      0.00       0.50 r
  library setup time                      -0.07       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_294 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 f
  U1107/Y (NAND2X8)                        0.03       0.11 r
  U1875/Y (INVX6)                          0.02       0.13 f
  U1130/Y (OAI21X8)                        0.04       0.17 r
  U1354/Y (NAND2BX8)                       0.05       0.21 r
  U2148/Y (NOR2X8)                         0.01       0.23 f
  U1865/Y (NAND2X6)                        0.02       0.25 r
  U1858/Y (OAI21X2)                        0.04       0.29 f
  U1111/Y (AOI21X6)                        0.05       0.34 r
  U1837/Y (NAND3X4)                        0.04       0.38 f
  U2271/Y (NAND3X2)                        0.03       0.41 r
  U2270/Y (NAND3X2)                        0.04       0.45 f
  U2052/Y (NAND3X4)                        0.04       0.49 r
  U1491/Y (NAND2X6)                        0.03       0.52 f
  R_294/D (SDFFSHQX8)                      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_294/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_106/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_106/Q (SDFFSHQX4)                                     0.07       0.07 f
  U2769/Y (BUFX2)                                         0.05       0.12 f
  U2525/Y (NOR2X2)                                        0.05       0.17 r
  U1516/Y (NAND2BX2)                                      0.06       0.23 r
  U2522/Y (NAND2X2)                                       0.03       0.26 f
  U1996/Y (OAI2BB1X4)                                     0.06       0.32 f
  U1377/Y (INVX3)                                         0.02       0.34 r
  U1244/Y (NAND2X4)                                       0.02       0.36 f
  U1243/Y (OAI21X4)                                       0.02       0.38 r
  U2942/Y (OAI21X1)                                       0.03       0.41 f
  U1894/Y (OAI2BB1X4)                                     0.06       0.47 f
  U1440/Y (INVX3)                                         0.02       0.49 r
  U1331/Y (CLKAND2X4)                                     0.04       0.53 r
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_4/u_ACS_mem_4/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U1234/Y (NAND2X3)                                       0.03       0.21 f
  U1387/Y (NOR2X3)                                        0.04       0.25 r
  U1599/Y (NAND3XL)                                       0.07       0.32 f
  U1311/Y (CLKINVX3)                                      0.04       0.36 r
  U1325/Y (NAND2X4)                                       0.03       0.39 f
  U1251/Y (OAI21X4)                                       0.03       0.42 r
  U1887/Y (OAI21X8)                                       0.04       0.46 f
  U1348/Y (AOI21XL)                                       0.06       0.52 r
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_227 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_65/CK (SDFFRHQX8)                      0.00       0.00 r
  R_65/Q (SDFFRHQX8)                       0.09       0.09 r
  U1162/Y (NAND2X6)                        0.03       0.12 f
  U1246/Y (INVX4)                          0.03       0.15 r
  U1522/Y (NAND2X8)                        0.02       0.17 f
  U1643/Y (AOI21X3)                        0.07       0.24 r
  U1590/Y (NAND2X3)                        0.04       0.28 f
  U2569/Y (OR2X2)                          0.07       0.35 f
  U2567/Y (INVX2)                          0.03       0.38 r
  U1461/Y (NAND2X4)                        0.02       0.40 f
  U1458/Y (NAND2BXL)                       0.08       0.48 f
  U1988/Y (OAI2B11X2)                      0.04       0.52 r
  R_227/D (SDFFRHQX2)                      0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_227/CK (SDFFRHQX2)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_246 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_98/CK (SDFFSHQX8)                      0.00       0.00 r
  R_98/Q (SDFFSHQX8)                       0.10       0.10 r
  U1421/Y (NAND2X2)                        0.04       0.14 f
  U2866/Y (OAI21X4)                        0.03       0.17 r
  U1960/Y (NAND2X4)                        0.03       0.20 f
  U2010/Y (NOR2X4)                         0.04       0.24 r
  U2435/Y (NAND2X2)                        0.04       0.27 f
  U1872/Y (XNOR2X4)                        0.05       0.32 f
  U1603/Y (AOI21X3)                        0.05       0.38 r
  U1889/Y (NAND2BX4)                       0.05       0.43 r
  U2558/Y (OAI2B11X4)                      0.05       0.47 f
  U2008/Y (NAND3X8)                        0.04       0.52 r
  R_246/D (SDFFSHQX2)                      0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_246/CK (SDFFSHQX2)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_5 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2826/Y (AOI22XL)                                       0.06       0.35 f
  U2362/Y (AND4X2)                                        0.11       0.46 f
  U2360/Y (NAND2BX2)                                      0.06       0.52 f
  R_5/D (SDFFSHQX8)                                       0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_5/CK (SDFFSHQX8)                                      0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_284 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_75/CK (SDFFSHQX4)                      0.00       0.00 r
  R_75/Q (SDFFSHQX4)                       0.08       0.08 r
  U2214/Y (NAND2BX8)                       0.05       0.12 r
  U1454/Y (INVX4)                          0.02       0.14 f
  U2417/Y (NAND2BXL)                       0.07       0.21 f
  U1291/Y (OAI21X2)                        0.06       0.27 r
  U2019/Y (BUFX3)                          0.05       0.32 r
  U2692/Y (NAND2BX2)                       0.03       0.35 f
  U1292/Y (NAND3X4)                        0.03       0.38 r
  U1939/Y (NAND3X4)                        0.03       0.41 f
  U2080/Y (NAND3X4)                        0.02       0.43 r
  U2079/Y (NAND3X4)                        0.03       0.46 f
  U1915/Y (NAND3X4)                        0.03       0.49 r
  U2744/Y (NAND2X4)                        0.03       0.52 f
  R_284/D (SDFFSHQX8)                      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_284/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_159 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_28/CK (SDFFSHQX8)                      0.00       0.00 r
  R_28/Q (SDFFSHQX8)                       0.08       0.08 r
  U3197/Y (MXI2X6)                         0.04       0.13 f
  U3096/Y (NAND3X4)                        0.03       0.16 r
  U2101/Y (CLKINVX2)                       0.03       0.19 f
  U3100/Y (NAND3X3)                        0.03       0.22 r
  U2100/Y (OAI21X4)                        0.03       0.25 f
  U1372/Y (NOR2X2)                         0.04       0.29 r
  U1098/Y (NAND3X2)                        0.04       0.33 f
  U2413/Y (CLKNAND2X2)                     0.03       0.37 r
  U2324/Y (NAND3X4)                        0.03       0.40 f
  U1350/Y (INVX4)                          0.03       0.42 r
  U2017/Y (NAND3X4)                        0.03       0.45 f
  U3234/Y (NAND3X6)                        0.03       0.49 r
  U3076/Y (INVXL)                          0.02       0.51 f
  U3087/Y (INVX1)                          0.02       0.53 r
  R_159/D (SDFFRHQX8)                      0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_159/CK (SDFFRHQX8)                     0.00       0.50 r
  library setup time                      -0.06       0.44
  data required time                                  0.44
  -----------------------------------------------------------
  data required time                                  0.44
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_254 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2826/Y (AOI22XL)                                       0.06       0.35 f
  U2362/Y (AND4X2)                                        0.11       0.46 f
  U1705/Y (XNOR2X1)                                       0.06       0.52 r
  R_254/D (SDFFRHQX8)                                     0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_254/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_19 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 r
  U1107/Y (NAND2X8)                        0.02       0.11 f
  U1875/Y (INVX6)                          0.02       0.14 r
  U2110/Y (AOI21X2)                        0.02       0.16 f
  U2476/Y (NAND2BX2)                       0.07       0.22 f
  U1267/Y (INVX3)                          0.03       0.25 r
  U1874/Y (NAND2X4)                        0.02       0.27 f
  U2013/Y (NOR2X4)                         0.04       0.31 r
  U1974/Y (XNOR2X4)                        0.05       0.36 f
  U1326/Y (INVX4)                          0.03       0.39 r
  U1214/Y (NAND2BX4)                       0.02       0.41 f
  U2178/Y (OAI21X4)                        0.02       0.43 r
  U2188/Y (OAI21BX4)                       0.04       0.47 r
  U3199/Y (OAI2BB1X4)                      0.04       0.51 f
  R_19/D (SDFFSHQX8)                       0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_19/CK (SDFFSHQX8)                      0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 r
  U1107/Y (NAND2X8)                        0.02       0.11 f
  U1875/Y (INVX6)                          0.02       0.14 r
  U2110/Y (AOI21X2)                        0.02       0.16 f
  U2476/Y (NAND2BX2)                       0.07       0.22 f
  U1267/Y (INVX3)                          0.03       0.25 r
  U1874/Y (NAND2X4)                        0.02       0.27 f
  U2013/Y (NOR2X4)                         0.04       0.31 r
  U1974/Y (XNOR2X4)                        0.05       0.36 f
  U1326/Y (INVX4)                          0.03       0.39 r
  U1214/Y (NAND2BX4)                       0.02       0.41 f
  U2178/Y (OAI21X4)                        0.02       0.43 r
  U2188/Y (OAI21BX4)                       0.04       0.47 r
  U3199/Y (OAI2BB1X4)                      0.04       0.51 f
  R_28/D (SDFFSHQX8)                       0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_28/CK (SDFFSHQX8)                      0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_128 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 r
  U1107/Y (NAND2X8)                        0.02       0.11 f
  U1875/Y (INVX6)                          0.02       0.14 r
  U2110/Y (AOI21X2)                        0.02       0.16 f
  U2476/Y (NAND2BX2)                       0.07       0.22 f
  U1267/Y (INVX3)                          0.03       0.25 r
  U1874/Y (NAND2X4)                        0.02       0.27 f
  U2013/Y (NOR2X4)                         0.04       0.31 r
  U1974/Y (XNOR2X4)                        0.05       0.36 f
  U1326/Y (INVX4)                          0.03       0.39 r
  U1214/Y (NAND2BX4)                       0.02       0.41 f
  U2178/Y (OAI21X4)                        0.02       0.43 r
  U2188/Y (OAI21BX4)                       0.04       0.47 r
  U3199/Y (OAI2BB1X4)                      0.04       0.51 f
  R_128/D (SDFFSHQX4)                      0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_128/CK (SDFFSHQX4)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_25 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2755/Y (NOR3X1)                                        0.06       0.21 r
  U2184/Y (BUFX2)                                         0.09       0.30 r
  U1568/Y (AOI22XL)                                       0.06       0.36 f
  U1570/Y (AND4X2)                                        0.10       0.46 f
  U2817/Y (XNOR2X1)                                       0.06       0.52 r
  R_25/D (SDFFRHQX8)                                      0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_25/CK (SDFFRHQX8)                                     0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_142 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_252/CK (SDFFRHQX8)                     0.00       0.00 r
  R_252/Q (SDFFRHQX8)                      0.09       0.09 r
  U1107/Y (NAND2X8)                        0.02       0.11 f
  U1875/Y (INVX6)                          0.02       0.14 r
  U2110/Y (AOI21X2)                        0.02       0.16 f
  U2476/Y (NAND2BX2)                       0.07       0.22 f
  U1267/Y (INVX3)                          0.03       0.25 r
  U1874/Y (NAND2X4)                        0.02       0.27 f
  U2013/Y (NOR2X4)                         0.04       0.31 r
  U1974/Y (XNOR2X4)                        0.05       0.36 f
  U1326/Y (INVX4)                          0.03       0.39 r
  U1214/Y (NAND2BX4)                       0.02       0.41 f
  U2178/Y (OAI21X4)                        0.02       0.43 r
  U2188/Y (OAI21BX4)                       0.04       0.47 r
  U3199/Y (OAI2BB1X4)                      0.04       0.51 f
  R_142/D (SDFFSHQX2)                      0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_142/CK (SDFFSHQX2)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_203 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[0]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U2994/Y (INVX4)                                         0.01       0.10 f
  U1980/Y (OAI2BB1X4)                                     0.05       0.15 f
  U1702/Y (OAI2BB1X4)                                     0.03       0.17 r
  U1847/Y (NAND2X4)                                       0.02       0.19 f
  U2848/Y (CLKNAND2X4)                                    0.02       0.22 r
  U1854/Y (NAND2X4)                                       0.02       0.23 f
  U1934/Y (INVX4)                                         0.02       0.26 r
  U1497/Y (OAI2BB1X4)                                     0.05       0.30 r
  U2562/Y (NAND3X4)                                       0.03       0.33 f
  U2223/Y (CLKNAND2X2)                                    0.03       0.36 r
  U2616/Y (NAND3X2)                                       0.04       0.40 f
  U2261/Y (NAND3X2)                                       0.04       0.45 r
  U2047/Y (NAND3X4)                                       0.04       0.49 f
  R_203/D (SDFFRQX2)                                      0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_203/CK (SDFFRQX2)                                     0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_190 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2368/Y (NOR2X2)                                        0.03       0.21 r
  U2219/Y (BUFX2)                                         0.09       0.29 r
  U2813/Y (AOI22XL)                                       0.06       0.36 f
  U2358/Y (AND4X2)                                        0.10       0.45 f
  U2356/Y (NAND2BX2)                                      0.06       0.51 f
  R_190/D (SDFFSHQX8)                                     0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_190/CK (SDFFSHQX8)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U2977/Y (AND3X2)                                        0.06       0.23 r
  U2629/Y (NAND2BX2)                                      0.02       0.26 f
  U1226/Y (NAND2BX4)                                      0.05       0.31 f
  U1225/Y (OAI2BB1X4)                                     0.03       0.34 r
  U1353/Y (NAND2X4)                                       0.02       0.36 f
  U1206/Y (OAI21X4)                                       0.02       0.38 r
  U1825/Y (NAND2X3)                                       0.03       0.42 f
  U1887/Y (OAI21X8)                                       0.03       0.45 r
  U2074/Y (MXI2XL)                                        0.06       0.52 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[3]/D (SDFFRHQX2)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[3]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U2977/Y (AND3X2)                                        0.06       0.23 r
  U2629/Y (NAND2BX2)                                      0.02       0.26 f
  U1226/Y (NAND2BX4)                                      0.05       0.31 f
  U1225/Y (OAI2BB1X4)                                     0.03       0.34 r
  U1353/Y (NAND2X4)                                       0.02       0.36 f
  U1206/Y (OAI21X4)                                       0.02       0.38 r
  U1825/Y (NAND2X3)                                       0.03       0.42 f
  U1887/Y (OAI21X8)                                       0.03       0.45 r
  U2061/Y (MXI2XL)                                        0.06       0.52 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_8/CK (SDFFRHQX8)                                      0.00       0.00 r
  R_8/Q (SDFFRHQX8)                                       0.09       0.09 f
  U1964/Y (NAND2BX8)                                      0.05       0.14 f
  U2868/Y (CLKNAND2X2)                                    0.03       0.18 r
  U2977/Y (AND3X2)                                        0.06       0.23 r
  U2629/Y (NAND2BX2)                                      0.02       0.26 f
  U1226/Y (NAND2BX4)                                      0.05       0.31 f
  U1225/Y (OAI2BB1X4)                                     0.03       0.34 r
  U1353/Y (NAND2X4)                                       0.02       0.36 f
  U1206/Y (OAI21X4)                                       0.02       0.38 r
  U1825/Y (NAND2X3)                                       0.03       0.42 f
  U1887/Y (OAI21X8)                                       0.03       0.45 r
  U2054/Y (MXI2XL)                                        0.06       0.52 f
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[5]/D (SDFFRHQX2)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/data_out_reg[5]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2540/Y (NAND2X2)                                       0.03       0.21 r
  U2385/Y (NAND2X2)                                       0.03       0.24 f
  U2384/Y (NAND2X2)                                       0.03       0.27 r
  U1903/Y (OAI21X2)                                       0.03       0.30 f
  U2376/Y (NAND2BX2)                                      0.06       0.36 f
  U2249/Y (NAND3X2)                                       0.03       0.39 r
  U1950/Y (NAND3X4)                                       0.04       0.43 f
  U1218/Y (OAI21X6)                                       0.03       0.46 r
  U3216/Y (MXI2X1)                                        0.06       0.52 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2540/Y (NAND2X2)                                       0.03       0.21 r
  U2385/Y (NAND2X2)                                       0.03       0.24 f
  U2384/Y (NAND2X2)                                       0.03       0.27 r
  U1903/Y (OAI21X2)                                       0.03       0.30 f
  U2376/Y (NAND2BX2)                                      0.06       0.36 f
  U2249/Y (NAND3X2)                                       0.03       0.39 r
  U1950/Y (NAND3X4)                                       0.04       0.43 f
  U1218/Y (OAI21X6)                                       0.03       0.46 r
  U2840/Y (MXI2X1)                                        0.06       0.52 f
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_44 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]/CK (SDFFRHQX8)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_6/u_ACS_mem_4/u_MEM/PM_out_reg[1]/Q (SDFFRHQX8)
                                                          0.09       0.09 r
  U1127/Y (NAND2X8)                                       0.02       0.12 f
  U1575/Y (NOR3X1)                                        0.05       0.17 r
  U1706/Y (NAND2BX2)                                      0.03       0.21 f
  U1998/Y (AND3X6)                                        0.06       0.27 f
  U2113/Y (INVX2)                                         0.04       0.31 r
  U1111/Y (AOI21X6)                                       0.03       0.34 f
  U1837/Y (NAND3X4)                                       0.03       0.37 r
  U2273/Y (NAND3X2)                                       0.04       0.41 f
  U2272/Y (NAND3X2)                                       0.04       0.45 r
  U2052/Y (NAND3X4)                                       0.03       0.48 f
  R_44/D (SDFFRQX2)                                       0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_44/CK (SDFFRQX2)                                      0.00       0.50 r
  library setup time                                     -0.10       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_2/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/Q (SDFFRHQX2)
                                                          0.10       0.10 r
  U2763/Y (NAND2BX2)                                      0.05       0.15 r
  U2471/Y (NAND2X2)                                       0.05       0.20 f
  U2470/Y (NAND2X2)                                       0.04       0.24 r
  U2762/Y (OAI21X1)                                       0.06       0.30 f
  U2915/Y (NOR2BX1)                                       0.06       0.36 r
  U1562/Y (AOI21X2)                                       0.02       0.38 f
  U1563/Y (OA21X4)                                        0.09       0.47 f
  U2842/Y (MXI2X1)                                        0.05       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_2/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_2/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: R_19 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_283 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_19/CK (SDFFSHQX8)                      0.00       0.00 r
  R_19/Q (SDFFSHQX8)                       0.08       0.08 r
  U1972/Y (MXI2X6)                         0.05       0.14 r
  U1198/Y (NAND2BX8)                       0.03       0.17 f
  U3207/Y (BUFX10)                         0.04       0.21 f
  U1197/Y (NAND2BX4)                       0.03       0.24 r
  U3067/Y (NAND3X4)                        0.04       0.28 f
  U1553/Y (OAI21BX4)                       0.05       0.33 r
  U1511/Y (NAND2X3)                        0.03       0.35 f
  U1945/Y (NOR3X2)                         0.07       0.42 r
  U2258/Y (OAI211X2)                       0.05       0.47 f
  U1991/Y (NAND2BX4)                       0.03       0.51 r
  R_283/D (SDFFSHQX8)                      0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_283/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_71 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_106/CK (SDFFSHQX4)                     0.00       0.00 r
  R_106/Q (SDFFSHQX4)                      0.07       0.07 f
  U2277/Y (NAND2BX8)                       0.05       0.12 f
  U1997/Y (NAND2X8)                        0.03       0.15 r
  U2226/Y (NOR2X1)                         0.02       0.17 f
  U1693/Y (AOI2B1XL)                       0.05       0.22 r
  U1578/Y (INVX2)                          0.03       0.26 f
  U1177/Y (NAND2X4)                        0.03       0.28 r
  U1560/Y (OAI2BB1X4)                      0.03       0.31 f
  U1534/Y (NAND2BX8)                       0.03       0.34 r
  U1468/Y (NAND2BX8)                       0.02       0.36 f
  U1462/Y (OAI21X8)                        0.02       0.38 r
  U1132/Y (OAI21X3)                        0.02       0.40 f
  U1881/Y (AO21X4)                         0.09       0.49 f
  R_71/D (SDFFSHQX1)                       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_71/CK (SDFFSHQX1)                      0.00       0.50 r
  library setup time                      -0.09       0.41
  data required time                                  0.41
  -----------------------------------------------------------
  data required time                                  0.41
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_7_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 f
  U2373/Y (NAND2BX2)                                      0.06       0.21 f
  U1796/Y (NOR2X1)                                        0.03       0.24 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_7_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_7_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_289/CK (SDFFSHQX8)                                    0.00       0.00 r
  R_289/Q (SDFFSHQX8)                                     0.09       0.09 r
  U1139/Y (MXI2X8)                                        0.05       0.14 f
  U1295/Y (INVX4)                                         0.02       0.16 r
  U1150/Y (AOI21X4)                                       0.02       0.17 f
  U2710/Y (NAND2X2)                                       0.03       0.20 r
  U3013/Y (OAI21X1)                                       0.05       0.25 f
  U2082/Y (AOI21X2)                                       0.06       0.31 r
  U2041/Y (AOI21X2)                                       0.03       0.34 f
  U1920/Y (OAI21X2)                                       0.02       0.37 r
  U2305/Y (OAI2BB1X2)                                     0.03       0.39 f
  U2707/Y (NAND2X2)                                       0.03       0.42 r
  U2175/Y (NAND2X4)                                       0.03       0.45 f
  U1320/Y (AOI21XL)                                       0.06       0.51 r
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_4/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_220 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2823/Y (AOI22XL)                                       0.08       0.37 r
  U2361/Y (NAND4X2)                                       0.08       0.44 f
  U2346/Y (NAND2BX2)                                      0.07       0.52 f
  R_220/D (SDFFRHQX8)                                     0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_220/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_134 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2368/Y (NOR2X2)                                        0.03       0.21 r
  U2219/Y (BUFX2)                                         0.09       0.29 r
  U2804/Y (AOI22XL)                                       0.06       0.36 f
  U2355/Y (AND4X2)                                        0.09       0.45 f
  U2353/Y (NAND2BX2)                                      0.06       0.50 f
  R_134/D (SDFFSHQX4)                                     0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_134/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_65/CK (SDFFRHQX8)                                     0.00       0.00 r
  R_65/Q (SDFFRHQX8)                                      0.09       0.09 r
  U1186/Y (NAND2X8)                                       0.02       0.12 f
  U1151/Y (NAND2X8)                                       0.02       0.14 r
  U1653/Y (INVX6)                                         0.01       0.16 f
  U1199/Y (OAI21X2)                                       0.05       0.21 r
  U1393/Y (INVX3)                                         0.02       0.23 f
  U1386/Y (NAND2X4)                                       0.03       0.26 r
  U1971/Y (INVX2)                                         0.02       0.27 f
  U1357/Y (OAI21X4)                                       0.05       0.33 r
  U1241/Y (NAND2X4)                                       0.03       0.36 f
  U2071/Y (NAND3X4)                                       0.03       0.39 r
  U1493/Y (NAND3X3)                                       0.03       0.42 f
  U2064/Y (NAND2X4)                                       0.03       0.46 r
  U1163/Y (MXI2XL)                                        0.05       0.51 f
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[4]/D (SDFFRHQX2)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_5/u_ACS_mem_2/u_MEM/PM_out_reg[4]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_2_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 r
  U2374/Y (INVX2)                                         0.02       0.17 f
  U2839/Y (NOR3X1)                                        0.06       0.23 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_2_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_2_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.10       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2792/Y (AOI22XL)                                       0.06       0.35 f
  U2351/Y (AND4X2)                                        0.09       0.45 f
  U2791/Y (XNOR2X1)                                       0.06       0.50 r
  R_8/D (SDFFRHQX8)                                       0.00       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_8/CK (SDFFRHQX8)                                      0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_291 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_106/CK (SDFFSHQX4)                     0.00       0.00 r
  R_106/Q (SDFFSHQX4)                      0.08       0.08 r
  U2277/Y (NAND2BX8)                       0.04       0.11 r
  U1997/Y (NAND2X8)                        0.03       0.14 f
  U2151/Y (NOR2BX4)                        0.04       0.18 r
  U2593/Y (NAND2BX2)                       0.06       0.24 r
  U1737/Y (NAND2X4)                        0.03       0.27 f
  U1122/Y (OAI21X1)                        0.03       0.30 r
  U1126/Y (INVX2)                          0.02       0.32 f
  U1738/Y (OAI22X2)                        0.05       0.38 r
  U3229/CO (ACHCINX2)                      0.03       0.41 f
  U2276/Y (OAI2BB1X4)                      0.06       0.47 f
  R_291/D (SDFFRQX2)                       0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_291/CK (SDFFRQX2)                      0.00       0.50 r
  library setup time                      -0.10       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2810/Y (AOI22XL)                                       0.08       0.37 r
  U2357/Y (NAND4X2)                                       0.07       0.43 f
  U2347/Y (NAND2BX2)                                      0.07       0.50 f
  R_65/D (SDFFRHQX8)                                      0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_65/CK (SDFFRHQX8)                                     0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_3_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 r
  U2832/Y (NAND2XL)                                       0.04       0.19 f
  U1799/Y (NOR2X1)                                        0.04       0.22 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_3_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_3_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/Q (SDFFRHQX2)
                                                          0.10       0.10 r
  U2763/Y (NAND2BX2)                                      0.05       0.15 r
  U2471/Y (NAND2X2)                                       0.05       0.20 f
  U2470/Y (NAND2X2)                                       0.04       0.24 r
  U2762/Y (OAI21X1)                                       0.06       0.30 f
  U2915/Y (NOR2BX1)                                       0.06       0.36 r
  U1158/Y (NOR2XL)                                        0.04       0.41 f
  U1157/Y (NOR2X4)                                        0.04       0.45 r
  U2838/Y (MXI2X1)                                        0.05       0.50 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_4/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_289 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_106/CK (SDFFSHQX4)                     0.00       0.00 r
  R_106/Q (SDFFSHQX4)                      0.07       0.07 f
  U2277/Y (NAND2BX8)                       0.05       0.12 f
  U1997/Y (NAND2X8)                        0.03       0.15 r
  U2530/Y (NAND2X2)                        0.03       0.18 f
  U2528/Y (NAND2X2)                        0.03       0.21 r
  U1220/Y (NAND2X4)                        0.03       0.25 f
  U1219/Y (AOI21X4)                        0.06       0.30 r
  U2521/Y (INVX2)                          0.02       0.33 f
  U1244/Y (NAND2X4)                        0.02       0.35 r
  U1243/Y (OAI21X4)                        0.02       0.37 f
  U2027/Y (INVX1)                          0.02       0.39 r
  U2084/Y (OAI211X2)                       0.04       0.43 f
  U1894/Y (OAI2BB1X4)                      0.03       0.47 r
  U1423/Y (CLKINVX3)                       0.02       0.49 f
  R_289/D (SDFFSHQX8)                      0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_289/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.07       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2754/Y (NOR3BX1)                                       0.07       0.22 f
  U2218/Y (BUFX2)                                         0.08       0.30 f
  U1540/Y (AOI22XL)                                       0.08       0.38 r
  U1543/Y (NAND4X2)                                       0.06       0.43 f
  U2345/Y (NAND2BX2)                                      0.06       0.50 f
  R_107/D (SDFFRHQX8)                                     0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_107/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2543/Y (NAND2X2)                                       0.03       0.21 r
  U2381/Y (NAND2X2)                                       0.03       0.24 f
  U2380/Y (NAND2X2)                                       0.03       0.27 r
  U2851/Y (OAI21X1)                                       0.05       0.32 f
  U2376/Y (NAND2BX2)                                      0.03       0.36 r
  U2249/Y (NAND3X2)                                       0.04       0.40 f
  U1950/Y (NAND3X4)                                       0.04       0.44 r
  U1218/Y (OAI21X6)                                       0.03       0.46 f
  U1217/Y (NOR2X2)                                        0.03       0.50 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/data_out_reg[2]/D (SDFFRHQX4)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/data_out_reg[2]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_2 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2755/Y (NOR3X1)                                        0.06       0.21 r
  U2184/Y (BUFX2)                                         0.09       0.30 r
  U1568/Y (AOI22XL)                                       0.06       0.36 f
  U1570/Y (AND4X2)                                        0.10       0.46 f
  U1758/Y (CLKNAND2X2)                                    0.03       0.48 r
  R_2/D (SDFFSHQX8)                                       0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_2/CK (SDFFSHQX8)                                      0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_28/CK (SDFFSHQX8)                      0.00       0.00 r
  R_28/Q (SDFFSHQX8)                       0.08       0.08 r
  U3197/Y (MXI2X6)                         0.04       0.13 f
  U3096/Y (NAND3X4)                        0.03       0.16 r
  U2101/Y (CLKINVX2)                       0.03       0.19 f
  U3100/Y (NAND3X3)                        0.03       0.22 r
  U2100/Y (OAI21X4)                        0.03       0.25 f
  U1372/Y (NOR2X2)                         0.04       0.29 r
  U1098/Y (NAND3X2)                        0.04       0.33 f
  U2413/Y (CLKNAND2X2)                     0.03       0.37 r
  U2324/Y (NAND3X4)                        0.03       0.40 f
  U1350/Y (INVX4)                          0.03       0.42 r
  U2902/Y (CLKNAND2X4)                     0.03       0.45 f
  U3236/Y (NAND3X6)                        0.03       0.48 r
  R_158/D (SDFFSHQX8)                      0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  R_158/CK (SDFFSHQX8)                     0.00       0.50 r
  library setup time                      -0.08       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_256 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2819/Y (AOI22XL)                                       0.08       0.37 r
  U2359/Y (NAND4X2)                                       0.07       0.44 f
  U1701/Y (INVXL)                                         0.04       0.48 r
  R_256/D (SDFFSHQX4)                                     0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_256/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_6_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 f
  U2831/Y (NOR3BX1)                                       0.06       0.21 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_6_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_6_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.10       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_4_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 r
  U2374/Y (INVX2)                                         0.02       0.17 f
  U1798/Y (NOR2X1)                                        0.03       0.21 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_4_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_4_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_1_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 r
  U2374/Y (INVX2)                                         0.02       0.17 f
  U1797/Y (NOR2X1)                                        0.03       0.21 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_1_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_1_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_132/CK (SDFFSHQX4)                                    0.00       0.00 r
  R_132/Q (SDFFSHQX4)                                     0.07       0.07 f
  U1571/Y (NOR2BX8)                                       0.04       0.12 f
  U1141/Y (NOR2BX8)                                       0.04       0.15 r
  U1142/Y (INVX6)                                         0.02       0.17 f
  U2540/Y (NAND2X2)                                       0.03       0.21 r
  U2385/Y (NAND2X2)                                       0.03       0.24 f
  U2384/Y (NAND2X2)                                       0.03       0.27 r
  U1903/Y (OAI21X2)                                       0.03       0.30 f
  U2376/Y (NAND2BX2)                                      0.06       0.36 f
  U2249/Y (NAND3X2)                                       0.03       0.39 r
  U1950/Y (NAND3X4)                                       0.04       0.43 f
  U2808/Y (AOI21X1)                                       0.05       0.48 r
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[2]/D (SDFFRHQX2)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_3/u_ACS_mem_4/u_MEM/PM_out_reg[2]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/CK (SDFFSHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/Q (SDFFSHQX2)
                                                          0.09       0.09 f
  U2764/Y (NAND2BX2)                                      0.07       0.16 f
  U2471/Y (NAND2X2)                                       0.06       0.22 r
  U1579/Y (OAI2B1X1)                                      0.10       0.32 r
  U1600/Y (OAI2B1X2)                                      0.09       0.41 r
  U1748/Y (MXI2XL)                                        0.06       0.48 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/CK (SDFFSHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/Q (SDFFSHQX2)
                                                          0.09       0.09 f
  U2764/Y (NAND2BX2)                                      0.07       0.16 f
  U2471/Y (NAND2X2)                                       0.06       0.22 r
  U1579/Y (OAI2B1X1)                                      0.10       0.32 r
  U1600/Y (OAI2B1X2)                                      0.09       0.41 r
  U1746/Y (MXI2XL)                                        0.06       0.48 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_1/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/CK (SDFFSHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/Q (SDFFSHQX2)
                                                          0.09       0.09 f
  U2764/Y (NAND2BX2)                                      0.07       0.16 f
  U2471/Y (NAND2X2)                                       0.06       0.22 r
  U2372/Y (INVX2)                                         0.03       0.25 f
  U2370/Y (NAND2X2)                                       0.03       0.28 r
  U1579/Y (OAI2B1X1)                                      0.06       0.34 f
  U1561/Y (AOI2BB1X2)                                     0.09       0.43 f
  U2834/Y (MXI2X1)                                        0.05       0.48 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[1]/D (SDFFRHQX2)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/CK (SDFFSHQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/Q (SDFFSHQX2)
                                                          0.09       0.09 f
  U2764/Y (NAND2BX2)                                      0.07       0.16 f
  U2471/Y (NAND2X2)                                       0.06       0.22 r
  U2372/Y (INVX2)                                         0.03       0.25 f
  U2370/Y (NAND2X2)                                       0.03       0.28 r
  U1579/Y (OAI2B1X1)                                      0.06       0.34 f
  U1561/Y (AOI2BB1X2)                                     0.09       0.43 f
  U2833/Y (MXI2X1)                                        0.05       0.48 f
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_2/u_ACS_mem_3/u_MEM/PM_out_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_76 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2755/Y (NOR3X1)                                        0.06       0.21 r
  U2184/Y (BUFX2)                                         0.09       0.30 r
  U1568/Y (AOI22XL)                                       0.06       0.36 f
  U1570/Y (AND4X2)                                        0.10       0.46 f
  U1754/Y (INVX1)                                         0.02       0.48 r
  R_76/D (SDFFRHQX4)                                      0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_76/CK (SDFFRHQX4)                                     0.00       0.50 r
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/U_input_split/out_bit_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2787/Y (AOI22XL)                                       0.06       0.35 f
  U2349/Y (AND4X2)                                        0.09       0.44 f
  decoder/u_input_shifter/U_input_split/out_bit_1_reg[0]/D (SDFFSQXL)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_input_shifter/U_input_split/out_bit_1_reg[0]/CK (SDFFSQXL)
                                                          0.00       0.50 r
  library setup time                                     -0.11       0.39
  data required time                                                 0.39
  --------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/U_input_split/out_bit_1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2783/Y (AOI22XL)                                       0.06       0.35 f
  U2348/Y (AND4X2)                                        0.09       0.44 f
  decoder/u_input_shifter/U_input_split/out_bit_1_reg[1]/D (SDFFSQXL)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_input_shifter/U_input_split/out_bit_1_reg[1]/CK (SDFFSQXL)
                                                          0.00       0.50 r
  library setup time                                     -0.11       0.39
  data required time                                                 0.39
  --------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_8_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[0]/CK (SDFFSHQX8)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[0]/Q (SDFFSHQX8)
                                                          0.09       0.09 f
  U2369/Y (OR2X2)                                         0.07       0.16 f
  U2350/Y (NOR2X2)                                        0.04       0.19 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_8_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.19 r
  data arrival time                                                  0.19

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_8_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_195 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2826/Y (AOI22XL)                                       0.06       0.35 f
  U2362/Y (AND4X2)                                        0.11       0.46 f
  R_195/D (SDFFSHQX4)                                     0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_195/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_253 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2826/Y (AOI22XL)                                       0.06       0.35 f
  U2362/Y (AND4X2)                                        0.11       0.46 f
  R_253/D (SDFFSHQX4)                                     0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_253/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_75 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2755/Y (NOR3X1)                                        0.06       0.21 r
  U2184/Y (BUFX2)                                         0.09       0.30 r
  U1568/Y (AOI22XL)                                       0.06       0.36 f
  U1570/Y (AND4X2)                                        0.10       0.46 f
  R_75/D (SDFFSHQX4)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_75/CK (SDFFSHQX4)                                     0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_188 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2368/Y (NOR2X2)                                        0.03       0.21 r
  U2219/Y (BUFX2)                                         0.09       0.29 r
  U2813/Y (AOI22XL)                                       0.06       0.36 f
  U2358/Y (AND4X2)                                        0.10       0.45 f
  R_188/D (SDFFSHQX4)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_188/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: decoder/u_input_shifter/u_input_fifo/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_5_reg/latch
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/CK (SDFFSQX2)
                                                          0.00       0.00 r
  decoder/u_input_shifter/u_input_fifo/counter_reg[2]/Q (SDFFSQX2)
                                                          0.15       0.15 f
  U1800/Y (NOR2X1)                                        0.04       0.18 r
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_5_reg/latch/E (TLATNTSCAX2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock clk' (rise edge)                                  0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  decoder/u_input_shifter/u_input_fifo/clk_gate_data_out_5_reg/latch/CKcheckpin1 (TLATNTSCAX2)
                                                          0.00       0.25 r
  library setup time                                     -0.09       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2758/Y (NOR2X2)                                        0.04       0.20 r
  U2757/Y (AND2X2)                                        0.10       0.30 r
  U1607/Y (AOI22XL)                                       0.06       0.36 f
  U1609/Y (AND4X2)                                        0.09       0.45 f
  R_106/D (SDFFSHQX4)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_106/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_132 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2368/Y (NOR2X2)                                        0.03       0.21 r
  U2219/Y (BUFX2)                                         0.09       0.29 r
  U2804/Y (AOI22XL)                                       0.06       0.36 f
  U2355/Y (AND4X2)                                        0.09       0.45 f
  R_132/D (SDFFSHQX4)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_132/CK (SDFFSHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2823/Y (AOI22XL)                                       0.08       0.37 r
  U2361/Y (NAND4X2)                                       0.08       0.44 f
  R_252/D (SDFFRHQX8)                                     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_252/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]/CK (SDFFRHQX2)
                                                          0.00       0.00 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_2/u_MEM/PM_out_reg[1]/Q (SDFFRHQX2)
                                                          0.13       0.13 r
  U2481/Y (AND2X8)                                        0.05       0.18 r
  U2876/Y (NAND2X5)                                       0.02       0.20 f
  U1933/Y (NOR2X4)                                        0.04       0.24 r
  U1595/Y (NAND3BXL)                                      0.05       0.30 f
  U1596/Y (XOR2X1)                                        0.08       0.38 f
  U2104/Y (NOR2BXL)                                       0.07       0.45 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[6]/D (SDFFRHQX4)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_1/u_MEM/PM_out_reg[6]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2363/Y (NOR2X2)                                        0.03       0.20 r
  U2183/Y (BUFX2)                                         0.09       0.29 r
  U2792/Y (AOI22XL)                                       0.06       0.35 f
  U2351/Y (AND4X2)                                        0.09       0.45 f
  R_98/D (SDFFSHQX8)                                      0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_98/CK (SDFFSHQX8)                                     0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_255 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2819/Y (AOI22XL)                                       0.08       0.37 r
  U2359/Y (NAND4X2)                                       0.07       0.44 f
  R_255/D (SDFFRHQX8)                                     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_255/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.14       0.14 r
  U2756/Y (NAND2X2)                                       0.03       0.17 f
  U2368/Y (NOR2X2)                                        0.03       0.21 r
  U2219/Y (BUFX2)                                         0.09       0.29 r
  U2779/Y (AOI22XL)                                       0.06       0.36 f
  U2344/Y (AND4X2)                                        0.09       0.44 f
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/D (SDFFSHQX2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[1]/CK (SDFFSHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_257 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2797/Y (AOI22XL)                                       0.08       0.37 r
  U2352/Y (NAND4X2)                                       0.07       0.44 f
  R_257/D (SDFFRHQX4)                                     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_257/CK (SDFFRHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_258 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2797/Y (AOI22XL)                                       0.08       0.37 r
  U2352/Y (NAND4X2)                                       0.07       0.44 f
  R_258/D (SDFFRHQX8)                                     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_258/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2754/Y (NOR3BX1)                                       0.07       0.22 f
  U2218/Y (BUFX2)                                         0.08       0.30 f
  U1634/Y (AOI22XL)                                       0.08       0.37 r
  U1637/Y (NAND4X1)                                       0.07       0.44 f
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/D (SDFFRHQX2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_input_shifter/U_input_split/out_bit_2_reg[0]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_189 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2810/Y (AOI22XL)                                       0.08       0.37 r
  U2357/Y (NAND4X2)                                       0.07       0.43 f
  R_189/D (SDFFRHQX4)                                     0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_189/CK (SDFFRHQX4)                                    0.00       0.50 r
  library setup time                                     -0.08       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_105 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[1]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[1]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2754/Y (NOR3BX1)                                       0.07       0.22 f
  U2218/Y (BUFX2)                                         0.08       0.30 f
  U1540/Y (AOI22XL)                                       0.08       0.38 r
  U1543/Y (NAND4X2)                                       0.06       0.43 f
  R_105/D (SDFFRHQX8)                                     0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_105/CK (SDFFRHQX8)                                    0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: R_252 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_252/CK (SDFFRHQX8)                                    0.00       0.00 r
  R_252/Q (SDFFRHQX8)                                     0.09       0.09 r
  U1107/Y (NAND2X8)                                       0.02       0.11 f
  U1875/Y (INVX6)                                         0.02       0.14 r
  U2110/Y (AOI21X2)                                       0.02       0.16 f
  U2476/Y (NAND2BX2)                                      0.07       0.22 f
  U1267/Y (INVX3)                                         0.03       0.25 r
  U1874/Y (NAND2X4)                                       0.02       0.27 f
  U2013/Y (NOR2X4)                                        0.04       0.31 r
  U1268/Y (AND2X1)                                        0.07       0.38 r
  U2778/Y (NOR2BX1)                                       0.05       0.44 r
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[6]/D (SDFFRHQX2)
                                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_7/u_ACS_mem_4/u_MEM/PM_out_reg[6]/CK (SDFFRHQX2)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: R_76 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/PM_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_76/CK (SDFFRHQX4)                                     0.00       0.00 r
  R_76/Q (SDFFRHQX4)                                      0.08       0.08 f
  U2916/Y (INVX8)                                         0.02       0.10 r
  U2913/Y (CLKNAND2X12)                                   0.03       0.13 f
  U2157/Y (NAND3X4)                                       0.03       0.16 r
  U2641/Y (CLKNAND2X2)                                    0.03       0.20 f
  U2130/Y (NAND2X4)                                       0.03       0.23 r
  U2129/Y (CLKINVX3)                                      0.03       0.26 f
  U2155/Y (NAND3X4)                                       0.03       0.28 r
  U1739/Y (CLKINVX4)                                      0.02       0.30 f
  U2702/Y (NAND2X2)                                       0.02       0.33 r
  U2174/Y (XNOR2X4)                                       0.05       0.37 f
  U3221/Y (NOR2BX1)                                       0.06       0.44 f
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/PM_out_reg[6]/D (SDFFRHQX4)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  decoder/u_ACS_matrix/u_ACS_col_8/u_ACS_mem_3/u_MEM/PM_out_reg[6]/CK (SDFFRHQX4)
                                                          0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: decoder/u_input_shifter/U_input_split/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_133 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decoder/u_input_shifter/U_input_split/counter_reg[2]/CK (SDFFSQX4)
                                                          0.00       0.00 r
  decoder/u_input_shifter/U_input_split/counter_reg[2]/Q (SDFFSQX4)
                                                          0.15       0.15 f
  U2366/Y (INVX2)                                         0.03       0.19 r
  U2753/Y (NOR3X1)                                        0.02       0.21 f
  U2320/Y (CLKBUFX4)                                      0.07       0.28 f
  U2801/Y (AOI22XL)                                       0.08       0.37 r
  U2354/Y (NAND4X2)                                       0.06       0.43 f
  R_133/D (SDFFRHQX4)                                     0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  R_133/CK (SDFFRHQX4)                                    0.00       0.50 r
  library setup time                                     -0.07       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


