var annotated_dup =
[
    [ "A_BLOCK_LINK", "structA__BLOCK__LINK.html", null ],
    [ "ADCSdata", "classADCSdata.html", "classADCSdata" ],
    [ "ADCSPhotodiodeArray", "classADCSPhotodiodeArray.html", "classADCSPhotodiodeArray" ],
    [ "AK09916_CNTL2_Reg_t", "structAK09916__CNTL2__Reg__t.html", null ],
    [ "AK09916_CNTL3_Reg_t", "structAK09916__CNTL3__Reg__t.html", null ],
    [ "AK09916_ST1_Reg_t", "structAK09916__ST1__Reg__t.html", null ],
    [ "AK09916_ST2_Reg_t", "structAK09916__ST2__Reg__t.html", null ],
    [ "AK09916_WIA1_Reg_t", "structAK09916__WIA1__Reg__t.html", null ],
    [ "AK09916_WIA2_Reg_t", "structAK09916__WIA2__Reg__t.html", null ],
    [ "corCoRoutineControlBlock", "structcorCoRoutineControlBlock.html", null ],
    [ "CRC12", "classCRC12.html", null ],
    [ "CRC16", "classCRC16.html", null ],
    [ "CRC32", "classCRC32.html", null ],
    [ "CRC64", "classCRC64.html", null ],
    [ "CRC8", "classCRC8.html", null ],
    [ "DRV10970", "classDRV10970.html", "classDRV10970" ],
    [ "EventGroupDef_t", "structEventGroupDef__t.html", null ],
    [ "HeapRegion", "structHeapRegion.html", null ],
    [ "ICM_20948", "classICM__20948.html", null ],
    [ "ICM_20948_ACCEL_CONFIG_2_t", "structICM__20948__ACCEL__CONFIG__2__t.html", null ],
    [ "ICM_20948_ACCEL_CONFIG_t", "structICM__20948__ACCEL__CONFIG__t.html", null ],
    [ "ICM_20948_ACCEL_INTEL_CTRL_t", "structICM__20948__ACCEL__INTEL__CTRL__t.html", null ],
    [ "ICM_20948_ACCEL_SMPLRT_DIV_1_t", "structICM__20948__ACCEL__SMPLRT__DIV__1__t.html", null ],
    [ "ICM_20948_ACCEL_SMPLRT_DIV_2_t", "structICM__20948__ACCEL__SMPLRT__DIV__2__t.html", null ],
    [ "ICM_20948_ACCEL_WOM_THR_t", "structICM__20948__ACCEL__WOM__THR__t.html", null ],
    [ "ICM_20948_ACCEL_XOUT_H_t", "structICM__20948__ACCEL__XOUT__H__t.html", null ],
    [ "ICM_20948_ACCEL_XOUT_L_t", "structICM__20948__ACCEL__XOUT__L__t.html", null ],
    [ "ICM_20948_ACCEL_YOUT_H_t", "structICM__20948__ACCEL__YOUT__H__t.html", null ],
    [ "ICM_20948_ACCEL_YOUT_L_t", "structICM__20948__ACCEL__YOUT__L__t.html", null ],
    [ "ICM_20948_ACCEL_ZOUT_H_t", "structICM__20948__ACCEL__ZOUT__H__t.html", null ],
    [ "ICM_20948_ACCEL_ZOUT_L_t", "structICM__20948__ACCEL__ZOUT__L__t.html", null ],
    [ "ICM_20948_AGMT_t", "structICM__20948__AGMT__t.html", null ],
    [ "ICM_20948_axis1bit16_t", "unionICM__20948__axis1bit16__t.html", null ],
    [ "ICM_20948_axis3bit16_t", "unionICM__20948__axis3bit16__t.html", null ],
    [ "ICM_20948_axis3named_t", "unionICM__20948__axis3named__t.html", null ],
    [ "ICM_20948_DATA_RDY_STATUS_t", "structICM__20948__DATA__RDY__STATUS__t.html", null ],
    [ "ICM_20948_DELAY_TIMEH_t", "structICM__20948__DELAY__TIMEH__t.html", null ],
    [ "ICM_20948_DELAY_TIMEL_t", "structICM__20948__DELAY__TIMEL__t.html", null ],
    [ "ICM_20948_Device_t", "structICM__20948__Device__t.html", null ],
    [ "ICM_20948_dlpcfg_t", "structICM__20948__dlpcfg__t.html", null ],
    [ "icm_20948_DMP_Activity_t", "structicm__20948__DMP__Activity__t.html", null ],
    [ "icm_20948_DMP_data_t", "structicm__20948__DMP__data__t.html", null ],
    [ "ICM_20948_DMP_INT_STATUS_t", "structICM__20948__DMP__INT__STATUS__t.html", null ],
    [ "icm_20948_DMP_Secondary_On_Off_t", "structicm__20948__DMP__Secondary__On__Off__t.html", null ],
    [ "ICM_20948_EXT_PERIPH_SENS_DATA_t", "structICM__20948__EXT__PERIPH__SENS__DATA__t.html", null ],
    [ "ICM_20948_FIFO_CFG_t", "structICM__20948__FIFO__CFG__t.html", null ],
    [ "ICM_20948_FIFO_COUNTH_t", "structICM__20948__FIFO__COUNTH__t.html", null ],
    [ "ICM_20948_FIFO_COUNTL_t", "structICM__20948__FIFO__COUNTL__t.html", null ],
    [ "ICM_20948_FIFO_EN_1_t", "structICM__20948__FIFO__EN__1__t.html", null ],
    [ "ICM_20948_FIFO_EN_2_t", "structICM__20948__FIFO__EN__2__t.html", null ],
    [ "ICM_20948_FIFO_MODE_t", "structICM__20948__FIFO__MODE__t.html", null ],
    [ "ICM_20948_FIFO_RST_t", "structICM__20948__FIFO__RST__t.html", null ],
    [ "ICM_20948_fss_t", "structICM__20948__fss__t.html", null ],
    [ "ICM_20948_FSYNC_CONFIG_t", "structICM__20948__FSYNC__CONFIG__t.html", null ],
    [ "ICM_20948_GYRO_CONFIG_1_t", "structICM__20948__GYRO__CONFIG__1__t.html", null ],
    [ "ICM_20948_GYRO_CONFIG_2_t", "structICM__20948__GYRO__CONFIG__2__t.html", null ],
    [ "ICM_20948_GYRO_SMPLRT_DIV_t", "structICM__20948__GYRO__SMPLRT__DIV__t.html", null ],
    [ "ICM_20948_GYRO_XOUT_H_t", "structICM__20948__GYRO__XOUT__H__t.html", null ],
    [ "ICM_20948_GYRO_XOUT_L_t", "structICM__20948__GYRO__XOUT__L__t.html", null ],
    [ "ICM_20948_GYRO_YOUT_H_t", "structICM__20948__GYRO__YOUT__H__t.html", null ],
    [ "ICM_20948_GYRO_YOUT_L_t", "structICM__20948__GYRO__YOUT__L__t.html", null ],
    [ "ICM_20948_GYRO_ZOUT_H_t", "structICM__20948__GYRO__ZOUT__H__t.html", null ],
    [ "ICM_20948_GYRO_ZOUT_L_t", "structICM__20948__GYRO__ZOUT__L__t.html", null ],
    [ "ICM_20948_I2C", "classICM__20948__I2C.html", null ],
    [ "ICM_20948_I2C_MST_CTRL_t", "structICM__20948__I2C__MST__CTRL__t.html", null ],
    [ "ICM_20948_I2C_MST_DELAY_CTRL_t", "structICM__20948__I2C__MST__DELAY__CTRL__t.html", null ],
    [ "ICM_20948_I2C_MST_ODR_CONFIG_t", "structICM__20948__I2C__MST__ODR__CONFIG__t.html", null ],
    [ "ICM_20948_I2C_MST_STATUS_t", "structICM__20948__I2C__MST__STATUS__t.html", null ],
    [ "ICM_20948_I2C_PERIPH4_CTRL_t", "structICM__20948__I2C__PERIPH4__CTRL__t.html", null ],
    [ "ICM_20948_I2C_PERIPH4_DI_t", "structICM__20948__I2C__PERIPH4__DI__t.html", null ],
    [ "ICM_20948_I2C_PERIPHX_ADDR_t", "structICM__20948__I2C__PERIPHX__ADDR__t.html", null ],
    [ "ICM_20948_I2C_PERIPHX_CTRL_t", "structICM__20948__I2C__PERIPHX__CTRL__t.html", null ],
    [ "ICM_20948_I2C_PERIPHX_DO_t", "structICM__20948__I2C__PERIPHX__DO__t.html", null ],
    [ "ICM_20948_I2C_PERIPHX_REG_t", "structICM__20948__I2C__PERIPHX__REG__t.html", null ],
    [ "ICM_20948_INT_ENABLE_1_t", "structICM__20948__INT__ENABLE__1__t.html", null ],
    [ "ICM_20948_INT_ENABLE_2_t", "unionICM__20948__INT__ENABLE__2__t.html", null ],
    [ "ICM_20948_INT_ENABLE_3_t", "unionICM__20948__INT__ENABLE__3__t.html", null ],
    [ "ICM_20948_INT_enable_t", "structICM__20948__INT__enable__t.html", null ],
    [ "ICM_20948_INT_ENABLE_t", "structICM__20948__INT__ENABLE__t.html", null ],
    [ "ICM_20948_INT_PIN_CFG_t", "structICM__20948__INT__PIN__CFG__t.html", null ],
    [ "ICM_20948_INT_STATUS_1_t", "structICM__20948__INT__STATUS__1__t.html", null ],
    [ "ICM_20948_INT_STATUS_2_t", "structICM__20948__INT__STATUS__2__t.html", null ],
    [ "ICM_20948_INT_STATUS_3_t", "structICM__20948__INT__STATUS__3__t.html", null ],
    [ "ICM_20948_INT_STATUS_t", "structICM__20948__INT__STATUS__t.html", null ],
    [ "ICM_20948_LP_CONFIG_t", "structICM__20948__LP__CONFIG__t.html", null ],
    [ "ICM_20948_MOD_CTRL_USR_t", "structICM__20948__MOD__CTRL__USR__t.html", null ],
    [ "ICM_20948_ODR_ALIGN_EN_t", "structICM__20948__ODR__ALIGN__EN__t.html", null ],
    [ "ICM_20948_PWR_MGMT_1_t", "structICM__20948__PWR__MGMT__1__t.html", null ],
    [ "ICM_20948_PWR_MGMT_2_t", "structICM__20948__PWR__MGMT__2__t.html", null ],
    [ "ICM_20948_REG_BANK_SEL_t", "structICM__20948__REG__BANK__SEL__t.html", null ],
    [ "ICM_20948_SELF_TEST_X_ACCEL_t", "structICM__20948__SELF__TEST__X__ACCEL__t.html", null ],
    [ "ICM_20948_SELF_TEST_X_GYRO_t", "structICM__20948__SELF__TEST__X__GYRO__t.html", null ],
    [ "ICM_20948_SELF_TEST_Y_ACCEL_t", "structICM__20948__SELF__TEST__Y__ACCEL__t.html", null ],
    [ "ICM_20948_SELF_TEST_Y_GYRO_t", "structICM__20948__SELF__TEST__Y__GYRO__t.html", null ],
    [ "ICM_20948_SELF_TEST_Z_ACCEL_t", "structICM__20948__SELF__TEST__Z__ACCEL__t.html", null ],
    [ "ICM_20948_SELF_TEST_Z_GYRO_t", "structICM__20948__SELF__TEST__Z__GYRO__t.html", null ],
    [ "ICM_20948_Serif_t", "structICM__20948__Serif__t.html", null ],
    [ "ICM_20948_smplrt_t", "structICM__20948__smplrt__t.html", null ],
    [ "ICM_20948_SPI", "classICM__20948__SPI.html", null ],
    [ "ICM_20948_TEMP_CONFIG_t", "structICM__20948__TEMP__CONFIG__t.html", null ],
    [ "ICM_20948_TEMP_OUT_H_t", "structICM__20948__TEMP__OUT__H__t.html", null ],
    [ "ICM_20948_TEMP_OUT_L_t", "structICM__20948__TEMP__OUT__L__t.html", null ],
    [ "ICM_20948_TIMEBASE_CORRECTION_PLL_t", "structICM__20948__TIMEBASE__CORRECTION__PLL__t.html", null ],
    [ "ICM_20948_USER_CTRL_t", "structICM__20948__USER__CTRL__t.html", null ],
    [ "ICM_20948_WHO_AM_I_t", "structICM__20948__WHO__AM__I__t.html", null ],
    [ "ICM_20948_XA_OFFS_H_t", "structICM__20948__XA__OFFS__H__t.html", null ],
    [ "ICM_20948_XA_OFFS_L_t", "structICM__20948__XA__OFFS__L__t.html", null ],
    [ "ICM_20948_XG_OFFS_USRH_t", "structICM__20948__XG__OFFS__USRH__t.html", null ],
    [ "ICM_20948_XG_OFFS_USRL_t", "structICM__20948__XG__OFFS__USRL__t.html", null ],
    [ "ICM_20948_YA_OFFS_H_t", "structICM__20948__YA__OFFS__H__t.html", null ],
    [ "ICM_20948_YA_OFFS_L_t", "structICM__20948__YA__OFFS__L__t.html", null ],
    [ "ICM_20948_YG_OFFS_USRH_t", "structICM__20948__YG__OFFS__USRH__t.html", null ],
    [ "ICM_20948_YG_OFFS_USRL_t", "structICM__20948__YG__OFFS__USRL__t.html", null ],
    [ "ICM_20948_ZA_OFFS_H_t", "structICM__20948__ZA__OFFS__H__t.html", null ],
    [ "ICM_20948_ZA_OFFS_L_t", "structICM__20948__ZA__OFFS__L__t.html", null ],
    [ "ICM_20948_ZG_OFFS_USRH_t", "structICM__20948__ZG__OFFS__USRH__t.html", null ],
    [ "ICM_20948_ZG_OFFS_USRL_t", "structICM__20948__ZG__OFFS__USRL__t.html", null ],
    [ "IMUdata", "structIMUdata.html", null ],
    [ "INA209", "classINA209.html", null ],
    [ "INAdata", "structINAdata.html", null ],
    [ "PDdata", "unionPDdata.html", null ],
    [ "PDdata_int", "unionPDdata__int.html", null ],
    [ "QUEUE_REGISTRY_ITEM", "structQUEUE__REGISTRY__ITEM.html", null ],
    [ "QueueDefinition", "structQueueDefinition.html", null ],
    [ "QueuePointers", "structQueuePointers.html", null ],
    [ "SemaphoreData", "structSemaphoreData.html", null ],
    [ "StreamBufferDef_t", "structStreamBufferDef__t.html", null ],
    [ "TEScommand", "classTEScommand.html", "classTEScommand" ],
    [ "tmrCallbackParameters", "structtmrCallbackParameters.html", null ],
    [ "tmrTimerControl", "structtmrTimerControl.html", null ],
    [ "tmrTimerParameters", "structtmrTimerParameters.html", null ],
    [ "tmrTimerQueueMessage", "structtmrTimerQueueMessage.html", null ],
    [ "tskTaskControlBlock", "structtskTaskControlBlock.html", null ],
    [ "xLIST", "structxLIST.html", null ],
    [ "xLIST_ITEM", "structxLIST__ITEM.html", null ],
    [ "xMEMORY_REGION", "structxMEMORY__REGION.html", null ],
    [ "xMINI_LIST_ITEM", "structxMINI__LIST__ITEM.html", null ],
    [ "xSTATIC_EVENT_GROUP", "structxSTATIC__EVENT__GROUP.html", null ],
    [ "xSTATIC_LIST", "structxSTATIC__LIST.html", null ],
    [ "xSTATIC_LIST_ITEM", "structxSTATIC__LIST__ITEM.html", null ],
    [ "xSTATIC_MINI_LIST_ITEM", "structxSTATIC__MINI__LIST__ITEM.html", null ],
    [ "xSTATIC_QUEUE", "structxSTATIC__QUEUE.html", null ],
    [ "xSTATIC_STREAM_BUFFER", "structxSTATIC__STREAM__BUFFER.html", null ],
    [ "xSTATIC_TCB", "structxSTATIC__TCB.html", null ],
    [ "xSTATIC_TIMER", "structxSTATIC__TIMER.html", null ],
    [ "xTASK_PARAMETERS", "structxTASK__PARAMETERS.html", null ],
    [ "xTASK_STATUS", "structxTASK__STATUS.html", null ],
    [ "xTIME_OUT", "structxTIME__OUT.html", null ],
    [ "ZXMB5210", "classZXMB5210.html", "classZXMB5210" ]
];