
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.863 ; gain = 0.000
Command: synth_design -top Top -part xa7a35tcpg236-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/Top.sv:3]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SobelAccelerator' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/SobelAccelerator.sv:3]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter PROCESS bound to: 3'b010 
	Parameter LAST bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'sobelAlg' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/sobelAlg.sv:23]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobelAlg' (1#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/sobelAlg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/sqrt.sv:23]
	Parameter DATA_IN_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_SQUARING bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (2#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/sqrt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'atan' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/atan.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'atan' (3#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/atan.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/SobelAccelerator.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'SobelAccelerator' (4#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/SobelAccelerator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/RAM.sv:2]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'unsigned_integrale' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/unsigned_integrale.sv:23]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsigned_integrale' (5#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/unsigned_integrale.sv:23]
INFO: [Synth 8-6157] synthesizing module 'integrale' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/integrale.sv:23]
	Parameter row bound to: 10 - type: integer 
	Parameter col bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'integrale' (6#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/integrale.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (7#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/RAM.sv:2]
INFO: [Synth 8-6157] synthesizing module 'transmit_debouncing' [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/transmit_debouncing.sv:5]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmit_debouncing' (8#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/transmit_debouncing.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sources_1/new/Top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1390.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1390.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1390.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcpg236-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RAM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   41 Bit       Adders := 22    
	   8 Input   41 Bit       Adders := 1     
	   3 Input   41 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   5 Input   10 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 504   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	              41x41  Multipliers := 16    
	               5x32  Multipliers := 1     
+---Muxes : 
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 23    
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 3     
	   4 Input   17 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 26    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 136   
	   4 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP AtanSeries12, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+(A:0x3fff)*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries19, operation Mode is: (A:0x863)*B.
DSP Report: operator AtanSeries19 is absorbed into DSP AtanSeries19.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries9, operation Mode is: A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries15, operation Mode is: A*B.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: Generating DSP AtanSeries15, operation Mode is: A*B.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: Generating DSP AtanSeries15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: Generating DSP AtanSeries15, operation Mode is: A*B.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: Generating DSP AtanSeries15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: operator AtanSeries15 is absorbed into DSP AtanSeries15.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: operator AtanSeries14 is absorbed into DSP AtanSeries14.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: operator AtanSeries13 is absorbed into DSP AtanSeries13.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: operator AtanSeries10 is absorbed into DSP AtanSeries10.
DSP Report: Generating DSP AtanSeries9, operation Mode is: A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: operator AtanSeries9 is absorbed into DSP AtanSeries9.
DSP Report: Generating DSP AtanSeries8, operation Mode is: A*B.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: Generating DSP AtanSeries8, operation Mode is: A*B.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: Generating DSP AtanSeries8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: operator AtanSeries8 is absorbed into DSP AtanSeries8.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: operator AtanSeries12 is absorbed into DSP AtanSeries12.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: operator AtanSeries11 is absorbed into DSP AtanSeries11.
DSP Report: Generating DSP AtanSeries18, operation Mode is: (A:0x346dc)*B.
DSP Report: operator AtanSeries18 is absorbed into DSP AtanSeries18.
DSP Report: Generating DSP AtanSeries17, operation Mode is: (A:0xa3d70a)*B.
DSP Report: operator AtanSeries17 is absorbed into DSP AtanSeries17.
DSP Report: Generating DSP AtanSeries17, operation Mode is: C+(A:0xa3d70a)*B.
DSP Report: operator AtanSeries17 is absorbed into DSP AtanSeries17.
DSP Report: operator AtanSeries17 is absorbed into DSP AtanSeries17.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|atan        | (A:0x1ffff)*B           | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (PCIN>>17)+(A:0x3fff)*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (A:0x863)*B             | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (PCIN>>17)+A*B          | 24     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (A:0x346dc)*B           | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | (A:0xa3d70a)*B          | 25     | 8      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|atan        | C+(A:0xa3d70a)*B        | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-9074.0/oG. 1045.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:31 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:34 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:03:39 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:33 ; elapsed = 00:03:39 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   483|
|3     |LUT1   |   125|
|4     |LUT2   |   712|
|5     |LUT3   |   607|
|6     |LUT4   |   777|
|7     |LUT5   |   271|
|8     |LUT6   |   740|
|9     |MUXF7  |   120|
|10    |FDRE   |   982|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
|13    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1390.328 ; gain = 352.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:03:24 . Memory (MB): peak = 1390.328 ; gain = 352.465
Synthesis Optimization Complete : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1390.328 ; gain = 352.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1390.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1390.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:56 ; elapsed = 00:04:09 . Memory (MB): peak = 1390.328 ; gain = 352.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 28 13:58:37 2021...
