# Out of Order Execution CPU

We developed an out of order execution RISC-V cpu in verilog that implemented these instructions: ADD, SUB, ADDI, XOR, ANDI, SRA, LW, SW

[![Watch the video](https://img.youtu.be/EyxscuNFPp8/default.jpg)](https://youtu.be/EyxscuNFPp8)
