// Seed: 1424133944
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  xor (id_1, id_2, id_3, id_5, id_6);
  module_0();
  assign id_6 = id_1;
  wor id_7;
  always @(posedge 1 or posedge id_7) begin
    id_5 = id_1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1'h0;
  assign id_1 = 1 ? id_3 : id_5;
  assign id_2 = id_5;
  module_0();
endmodule
