# 32-bit-Single-cycle-MIPS-Processor
A 32-bit single-cycle processor with MIPS architecture, implemented by Verilog HDL using Quartus II
