/dts-v1/;

/ {
	#address-cells = < 0x1 >;
	#size-cells = < 0x1 >;
	chosen {
	};
	aliases {
	};
	soc {
		#address-cells = < 0x1 >;
		#size-cells = < 0x1 >;
		compatible = "simple-bus";
		ranges;
	};
	cpus {
		#address-cells = < 0x1 >;
		#size-cells = < 0x0 >;
		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			enable-method = "psci";
			reg = < 0x0 >;
		};
		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			enable-method = "psci";
			reg = < 0x100 >;
		};
		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			enable-method = "psci";
			reg = < 0x200 >;
		};
		cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			enable-method = "psci";
			reg = < 0x300 >;
		};
	};
	gic: interrupt-controller@1d000000 {
		compatible = "arm,gic-v3", "arm,gic";
		reg = < 0x1d000000 0x10000 >, < 0x1d060000 0x80000 >;
		interrupt-controller;
		#interrupt-cells = < 0x4 >;
		status = "okay";
		#address-cells = < 0x1 >;
		#size-cells = < 0x1 >;
		phandle = < 0x1 >;
		its: msi-controller@1d040000 {
			compatible = "arm,gic-v3-its";
			reg = < 0x1d040000 0x20000 >;
			status = "disabled";
		};
	};
	arch_timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = < &gic >;
		interrupts = < 0x1 0xd 0x2 0xa0 >, < 0x1 0xe 0x2 0xa0 >, < 0x1 0xb 0x2 0xa0 >, < 0x1 0xa 0x2 0xa0 >;
	};
	sysmgr: sysmgr@10d12000 {
		compatible = "syscon";
		reg = < 0x10d12000 0x1000 >;
	};
	clock: clock@10d10000 {
		compatible = "intel,agilex5-clock";
		reg = < 0x10d10000 0x1000 >;
		#clock-cells = < 0x1 >;
	};
	psci {
		compatible = "arm,psci-1.1";
		method = "smc";
	};
	pinmux: pinmux@10d13000 {
		compatible = "syscon";
		reg = < 0x10d13000 0x1000 >;
	};
	mem0: memory@80100000 {
		device_type = "memory";
		reg = < 0x80100000 0x800000 >;
	};
	uart0: uart@10c02000 {
		compatible = "ns16550";
		reg-shift = < 0x2 >;
		reg = < 0x10c02000 0x100 >;
		interrupt-parent = < &gic >;
		interrupts = < 0x0 0x6c 0x2 0xa0 >;
		interrupt-names = "irq_0";
		clock-frequency = < 0x5f5e100 >;
		resets = < &reset 0x150 >;
		status = "disabled";
	};
	reset: reset-controller@10D11000 {
		compatible = "intel,socfpga-reset";
		reg = < 0x10d11000 0x100 >;
		active-low;
		#reset-cells = < 0x1 >;
		status = "okay";
		phandle = < 0x2 >;
	};
	timer0: timer@10C03000 {
		compatible = "snps,dw-timers";
		interrupt-parent = < &gic >;
		interrupts = < 0x0 0x71 0x2 0xa0 >;
		reg = < 0x10c03000 0x100 >;
		clock-frequency = < 0x5f5e100 >;
		resets = < &reset 0x146 >;
		status = "disabled";
	};
	timer1: timer@10C03100 {
		compatible = "snps,dw-timers";
		interrupt-parent = < &gic >;
		interrupts = < 0x0 0x72 0x2 0xa0 >;
		reg = < 0x10c03100 0x100 >;
		clock-frequency = < 0x5f5e100 >;
		resets = < &reset 0x147 >;
		status = "disabled";
	};
	timer2: timer@10D00000 {
		compatible = "snps,dw-timers";
		interrupt-parent = < &gic >;
		interrupts = < 0x0 0x73 0x2 0xa0 >;
		reg = < 0x10d00000 0x100 >;
		clock-frequency = < 0x5f5e100 >;
		resets = < &reset 0x144 >;
		status = "disabled";
	};
	timer3: timer@10D00100 {
		compatible = "snps,dw-timers";
		interrupt-parent = < &gic >;
		interrupts = < 0x0 0x74 0x2 0xa0 >;
		reg = < 0x10d00100 0x100 >;
		clock-frequency = < 0x5f5e100 >;
		resets = < &reset 0x145 >;
		status = "disabled";
	};
	sip_smc: smc {
		compatible = "intel,socfpga-agilex-sip-smc";
		method = "smc";
		status = "disabled";
		zephyr,num-clients = < 0x2 >;
	};
};