
timer_IC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000675c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08006930  08006930  00016930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d54  08006d54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006d54  08006d54  00016d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d5c  08006d5c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d5c  08006d5c  00016d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d60  08006d60  00016d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08006d64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200001e0  08006f44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08006f44  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fef9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e8b  00000000  00000000  00030109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00031f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc8  00000000  00000000  00032c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000b7aa  00000000  00000000  000337e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000427c  00000000  00000000  0003ef8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00043206  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004638  00000000  00000000  0004325c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006914 	.word	0x08006914

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08006914 	.word	0x08006914

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
volatile uint8_t is_capture_done = FALSE;



int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b0a4      	sub	sp, #144	; 0x90
 8000ee4:	af00      	add	r7, sp, #0
	uint32_t capture_difference =0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	double timer2_cnt_freq=0;
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	double timer2_cnt_res=0;
 8000ef8:	f04f 0200 	mov.w	r2, #0
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	double user_signal_time_period =0;
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	double user_signal_freq=0;
 8000f10:	f04f 0200 	mov.w	r2, #0
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	char usr_msg[100];
	HAL_Init();
 8000f1c:	f000 fbe8 	bl	80016f0 <HAL_Init>

	//SystemClockConfig(SYS_CLOCK_FREQ_50_MHZ);

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 8000f20:	2032      	movs	r0, #50	; 0x32
 8000f22:	f000 f885 	bl	8001030 <SystemClock_Config_HSE>

	GPIO_Init();
 8000f26:	f000 f921 	bl	800116c <GPIO_Init>

	UART2_Init();
 8000f2a:	f000 f95d 	bl	80011e8 <UART2_Init>

	TIMER6_Init();
 8000f2e:	f000 f941 	bl	80011b4 <TIMER6_Init>

	TIMER2_Init();
 8000f32:	f000 f97f 	bl	8001234 <TIMER2_Init>

	LSE_Configuration();
 8000f36:	f000 f9af 	bl	8001298 <LSE_Configuration>

    HAL_TIM_Base_Start_IT(&htimer6);
 8000f3a:	4836      	ldr	r0, [pc, #216]	; (8001014 <main+0x134>)
 8000f3c:	f001 fd56 	bl	80029ec <HAL_TIM_Base_Start_IT>

	HAL_TIM_IC_Start_IT(&htimer2,TIM_CHANNEL_1);
 8000f40:	2100      	movs	r1, #0
 8000f42:	4835      	ldr	r0, [pc, #212]	; (8001018 <main+0x138>)
 8000f44:	f001 fe12 	bl	8002b6c <HAL_TIM_IC_Start_IT>

	while(1)
	{
		if(is_capture_done)
 8000f48:	4b34      	ldr	r3, [pc, #208]	; (800101c <main+0x13c>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0fa      	beq.n	8000f48 <main+0x68>
		{
			if(input_captures[1] > input_captures[0])
 8000f52:	4b33      	ldr	r3, [pc, #204]	; (8001020 <main+0x140>)
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	4b32      	ldr	r3, [pc, #200]	; (8001020 <main+0x140>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d907      	bls.n	8000f6e <main+0x8e>
				capture_difference = input_captures[1] - input_captures[0];
 8000f5e:	4b30      	ldr	r3, [pc, #192]	; (8001020 <main+0x140>)
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	4b2f      	ldr	r3, [pc, #188]	; (8001020 <main+0x140>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000f6c:	e007      	b.n	8000f7e <main+0x9e>
			else
				capture_difference = (0XFFFFFFFF -input_captures[0]) + input_captures[1];
 8000f6e:	4b2c      	ldr	r3, [pc, #176]	; (8001020 <main+0x140>)
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	4b2b      	ldr	r3, [pc, #172]	; (8001020 <main+0x140>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c


		timer2_cnt_freq = (HAL_RCC_GetPCLK1Freq() * 2 ) / (htimer2.Init.Prescaler + 1);
 8000f7e:	f001 f86d 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 8000f82:	4603      	mov	r3, r0
 8000f84:	005a      	lsls	r2, r3, #1
 8000f86:	4b24      	ldr	r3, [pc, #144]	; (8001018 <main+0x138>)
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fad7 	bl	8000544 <__aeabi_ui2d>
 8000f96:	4602      	mov	r2, r0
 8000f98:	460b      	mov	r3, r1
 8000f9a:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
		timer2_cnt_res = 1/ timer2_cnt_freq;
 8000f9e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	491f      	ldr	r1, [pc, #124]	; (8001024 <main+0x144>)
 8000fa8:	f7ff fc70 	bl	800088c <__aeabi_ddiv>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		user_signal_time_period = capture_difference * timer2_cnt_res;
 8000fb4:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000fb8:	f7ff fac4 	bl	8000544 <__aeabi_ui2d>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8000fc4:	f7ff fb38 	bl	8000638 <__aeabi_dmul>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		user_signal_freq = 1/user_signal_time_period ;
 8000fd0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000fd4:	f04f 0000 	mov.w	r0, #0
 8000fd8:	4912      	ldr	r1, [pc, #72]	; (8001024 <main+0x144>)
 8000fda:	f7ff fc57 	bl	800088c <__aeabi_ddiv>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

		sprintf(usr_msg,"Frequency of the signal applied = %.2f Hz\r\n",user_signal_freq );
 8000fe6:	1d38      	adds	r0, r7, #4
 8000fe8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8000fec:	490e      	ldr	r1, [pc, #56]	; (8001028 <main+0x148>)
 8000fee:	f003 fa65 	bl	80044bc <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)usr_msg,strlen(usr_msg),HAL_MAX_DELAY);
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff f90b 	bl	8000210 <strlen>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	1d39      	adds	r1, r7, #4
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	4809      	ldr	r0, [pc, #36]	; (800102c <main+0x14c>)
 8001006:	f002 faf5 	bl	80035f4 <HAL_UART_Transmit>

		is_capture_done = FALSE;
 800100a:	4b04      	ldr	r3, [pc, #16]	; (800101c <main+0x13c>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
		if(is_capture_done)
 8001010:	e79a      	b.n	8000f48 <main+0x68>
 8001012:	bf00      	nop
 8001014:	20000214 	.word	0x20000214
 8001018:	2000025c 	.word	0x2000025c
 800101c:	20000204 	.word	0x20000204
 8001020:	200001fc 	.word	0x200001fc
 8001024:	3ff00000 	.word	0x3ff00000
 8001028:	08006930 	.word	0x08006930
 800102c:	200002a4 	.word	0x200002a4

08001030 <SystemClock_Config_HSE>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config_HSE(uint8_t clock_freq)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b096      	sub	sp, #88	; 0x58
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 800103a:	2300      	movs	r3, #0
 800103c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_HSI ;
 8001040:	2307      	movs	r3, #7
 8001042:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 8001044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001048:	623b      	str	r3, [r7, #32]
	Osc_Init.LSEState = RCC_LSE_ON;
 800104a:	2301      	movs	r3, #1
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_Init.HSIState = RCC_HSI_ON;
 800104e:	2301      	movs	r3, #1
 8001050:	62bb      	str	r3, [r7, #40]	; 0x28
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 8001052:	2302      	movs	r3, #2
 8001054:	637b      	str	r3, [r7, #52]	; 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001056:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800105a:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq)
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	2b78      	cmp	r3, #120	; 0x78
 8001060:	d038      	beq.n	80010d4 <SystemClock_Config_HSE+0xa4>
 8001062:	2b78      	cmp	r3, #120	; 0x78
 8001064:	dc7c      	bgt.n	8001160 <SystemClock_Config_HSE+0x130>
 8001066:	2b32      	cmp	r3, #50	; 0x32
 8001068:	d002      	beq.n	8001070 <SystemClock_Config_HSE+0x40>
 800106a:	2b54      	cmp	r3, #84	; 0x54
 800106c:	d019      	beq.n	80010a2 <SystemClock_Config_HSE+0x72>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 800106e:	e077      	b.n	8001160 <SystemClock_Config_HSE+0x130>
		  Osc_Init.PLL.PLLM = 4;
 8001070:	2304      	movs	r3, #4
 8001072:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 50;
 8001074:	2332      	movs	r3, #50	; 0x32
 8001076:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8001078:	2302      	movs	r3, #2
 800107a:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800107c:	2302      	movs	r3, #2
 800107e:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8001080:	2302      	movs	r3, #2
 8001082:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001084:	230f      	movs	r3, #15
 8001086:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001088:	2302      	movs	r3, #2
 800108a:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108c:	2300      	movs	r3, #0
 800108e:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001094:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 800109a:	2301      	movs	r3, #1
 800109c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 80010a0:	e032      	b.n	8001108 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 80010a2:	2304      	movs	r3, #4
 80010a4:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 84;
 80010a6:	2354      	movs	r3, #84	; 0x54
 80010a8:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80010aa:	2302      	movs	r3, #2
 80010ac:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80010ae:	2302      	movs	r3, #2
 80010b0:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 80010b2:	2302      	movs	r3, #2
 80010b4:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b6:	230f      	movs	r3, #15
 80010b8:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ba:	2302      	movs	r3, #2
 80010bc:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80010c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c6:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 80010cc:	2302      	movs	r3, #2
 80010ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 80010d2:	e019      	b.n	8001108 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 80010d4:	2304      	movs	r3, #4
 80010d6:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 120;
 80010d8:	2378      	movs	r3, #120	; 0x78
 80010da:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80010dc:	2302      	movs	r3, #2
 80010de:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80010e0:	2302      	movs	r3, #2
 80010e2:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 80010e4:	2302      	movs	r3, #2
 80010e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e8:	230f      	movs	r3, #15
 80010ea:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ec:	2302      	movs	r3, #2
 80010ee:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 80010f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010f8:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 80010fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fe:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 8001100:	2303      	movs	r3, #3
 8001102:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8001106:	bf00      	nop
	 }

		if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4618      	mov	r0, r3
 800110e:	f001 f97f 	bl	8002410 <HAL_RCC_OscConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <SystemClock_Config_HSE+0xec>
	{
			Error_handler();
 8001118:	f000 f8fc 	bl	8001314 <Error_handler>
	}



	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 800111c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001120:	f107 0308 	add.w	r3, r7, #8
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fe3e 	bl	8001da8 <HAL_RCC_ClockConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config_HSE+0x106>
	{
		Error_handler();
 8001132:	f000 f8ef 	bl	8001314 <Error_handler>
	}


	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 8001136:	f000 ff85 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 800113a:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 800113c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800113e:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <SystemClock_Config_HSE+0x138>)
 8001140:	fba2 2303 	umull	r2, r3, r2, r3
 8001144:	099b      	lsrs	r3, r3, #6
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fc49 	bl	80019de <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800114c:	2004      	movs	r0, #4
 800114e:	f000 fc53 	bl	80019f8 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	f04f 30ff 	mov.w	r0, #4294967295
 800115a:	f000 fc16 	bl	800198a <HAL_NVIC_SetPriority>
 800115e:	e000      	b.n	8001162 <SystemClock_Config_HSE+0x132>
	   return ;
 8001160:	bf00      	nop



 }
 8001162:	3758      	adds	r7, #88	; 0x58
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	10624dd3 	.word	0x10624dd3

0800116c <GPIO_Init>:

void GPIO_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	603b      	str	r3, [r7, #0]
 8001176:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <GPIO_Init+0x40>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <GPIO_Init+0x40>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <GPIO_Init+0x40>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 800118e:	2320      	movs	r3, #32
 8001190:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001192:	2301      	movs	r3, #1
 8001194:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	4619      	mov	r1, r3
 800119e:	4804      	ldr	r0, [pc, #16]	; (80011b0 <GPIO_Init+0x44>)
 80011a0:	f000 fc54 	bl	8001a4c <HAL_GPIO_Init>
}
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40020000 	.word	0x40020000

080011b4 <TIMER6_Init>:

void TIMER6_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	htimer6.Instance = TIM6;
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <TIMER6_Init+0x2c>)
 80011ba:	4a0a      	ldr	r2, [pc, #40]	; (80011e4 <TIMER6_Init+0x30>)
 80011bc:	601a      	str	r2, [r3, #0]
	htimer6.Init.Prescaler = 9;
 80011be:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <TIMER6_Init+0x2c>)
 80011c0:	2209      	movs	r2, #9
 80011c2:	605a      	str	r2, [r3, #4]
	htimer6.Init.Period = 50-1;
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <TIMER6_Init+0x2c>)
 80011c6:	2231      	movs	r2, #49	; 0x31
 80011c8:	60da      	str	r2, [r3, #12]
	if( HAL_TIM_Base_Init(&htimer6) != HAL_OK )
 80011ca:	4805      	ldr	r0, [pc, #20]	; (80011e0 <TIMER6_Init+0x2c>)
 80011cc:	f001 fbbe 	bl	800294c <HAL_TIM_Base_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <TIMER6_Init+0x26>
	{
		Error_handler();
 80011d6:	f000 f89d 	bl	8001314 <Error_handler>
	}

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000214 	.word	0x20000214
 80011e4:	40001000 	.word	0x40001000

080011e8 <UART2_Init>:

void UART2_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <UART2_Init+0x44>)
 80011ee:	4a10      	ldr	r2, [pc, #64]	; (8001230 <UART2_Init+0x48>)
 80011f0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <UART2_Init+0x44>)
 80011f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <UART2_Init+0x44>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <UART2_Init+0x44>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <UART2_Init+0x44>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <UART2_Init+0x44>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <UART2_Init+0x44>)
 8001214:	220c      	movs	r2, #12
 8001216:	615a      	str	r2, [r3, #20]
	if ( HAL_UART_Init(&huart2) != HAL_OK )
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <UART2_Init+0x44>)
 800121a:	f002 f99e 	bl	800355a <HAL_UART_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 8001224:	f000 f876 	bl	8001314 <Error_handler>
	}


}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200002a4 	.word	0x200002a4
 8001230:	40004400 	.word	0x40004400

08001234 <TIMER2_Init>:


 void TIMER2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
	 TIM_IC_InitTypeDef timer2IC_Config;

	 htimer2.Instance = TIM2;
 800123a:	4b16      	ldr	r3, [pc, #88]	; (8001294 <TIMER2_Init+0x60>)
 800123c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001240:	601a      	str	r2, [r3, #0]
	 htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <TIMER2_Init+0x60>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
	 htimer2.Init.Period = 0xFFFFFFFF;
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <TIMER2_Init+0x60>)
 800124a:	f04f 32ff 	mov.w	r2, #4294967295
 800124e:	60da      	str	r2, [r3, #12]
	 htimer2.Init.Prescaler = 1;
 8001250:	4b10      	ldr	r3, [pc, #64]	; (8001294 <TIMER2_Init+0x60>)
 8001252:	2201      	movs	r2, #1
 8001254:	605a      	str	r2, [r3, #4]
	 if ( HAL_TIM_IC_Init(&htimer2) != HAL_OK)
 8001256:	480f      	ldr	r0, [pc, #60]	; (8001294 <TIMER2_Init+0x60>)
 8001258:	f001 fc38 	bl	8002acc <HAL_TIM_IC_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <TIMER2_Init+0x32>
	 {
		 Error_handler();
 8001262:	f000 f857 	bl	8001314 <Error_handler>
	 }

	 timer2IC_Config.ICFilter = 0 ;
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
	 timer2IC_Config.ICPolarity = TIM_ICPOLARITY_RISING;
 800126a:	2300      	movs	r3, #0
 800126c:	603b      	str	r3, [r7, #0]
	 timer2IC_Config.ICPrescaler = TIM_ICPSC_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
	 timer2IC_Config.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001272:	2301      	movs	r3, #1
 8001274:	607b      	str	r3, [r7, #4]
	 if ( HAL_TIM_IC_ConfigChannel(&htimer2, &timer2IC_Config, TIM_CHANNEL_1) != HAL_OK)
 8001276:	463b      	mov	r3, r7
 8001278:	2200      	movs	r2, #0
 800127a:	4619      	mov	r1, r3
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <TIMER2_Init+0x60>)
 800127e:	f001 fea5 	bl	8002fcc <HAL_TIM_IC_ConfigChannel>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <TIMER2_Init+0x58>
	 {
		 Error_handler();
 8001288:	f000 f844 	bl	8001314 <Error_handler>
	 }



}
 800128c:	bf00      	nop
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	2000025c 	.word	0x2000025c

08001298 <LSE_Configuration>:

void LSE_Configuration(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	{
		Error_handler();
	}
#endif

	HAL_RCC_MCOConfig(RCC_MCO1,RCC_MCO1SOURCE_HSI,RCC_MCODIV_4);
 800129c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80012a0:	2100      	movs	r1, #0
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 fe66 	bl	8001f74 <HAL_RCC_MCOConfig>

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
#if 1
 if(! is_capture_done)
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d11e      	bne.n	80012fc <HAL_TIM_IC_CaptureCallback+0x50>
 {
	 if(count == 1)
 80012be:	4b13      	ldr	r3, [pc, #76]	; (800130c <HAL_TIM_IC_CaptureCallback+0x60>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d10b      	bne.n	80012de <HAL_TIM_IC_CaptureCallback+0x32>
	 {
		 input_captures[0] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012cc:	4a10      	ldr	r2, [pc, #64]	; (8001310 <HAL_TIM_IC_CaptureCallback+0x64>)
 80012ce:	6013      	str	r3, [r2, #0]
		 count++;
 80012d0:	4b0e      	ldr	r3, [pc, #56]	; (800130c <HAL_TIM_IC_CaptureCallback+0x60>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <HAL_TIM_IC_CaptureCallback+0x60>)
 80012da:	701a      	strb	r2, [r3, #0]
	 }

 }
#endif

}
 80012dc:	e00e      	b.n	80012fc <HAL_TIM_IC_CaptureCallback+0x50>
	 else if (count == 2)
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <HAL_TIM_IC_CaptureCallback+0x60>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d10a      	bne.n	80012fc <HAL_TIM_IC_CaptureCallback+0x50>
		 input_captures[1] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ec:	4a08      	ldr	r2, [pc, #32]	; (8001310 <HAL_TIM_IC_CaptureCallback+0x64>)
 80012ee:	6053      	str	r3, [r2, #4]
		 count =1;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_TIM_IC_CaptureCallback+0x60>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
		 is_capture_done = TRUE;
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	20000204 	.word	0x20000204
 800130c:	20000000 	.word	0x20000000
 8001310:	200001fc 	.word	0x200001fc

08001314 <Error_handler>:

void Error_handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
	while(1);
 8001318:	e7fe      	b.n	8001318 <Error_handler+0x4>
	...

0800131c <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001320:	2003      	movs	r0, #3
 8001322:	f000 fb27 	bl	8001974 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8001326:	4b0d      	ldr	r3, [pc, #52]	; (800135c <HAL_MspInit+0x40>)
 8001328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132a:	4a0c      	ldr	r2, [pc, #48]	; (800135c <HAL_MspInit+0x40>)
 800132c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001330:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	f06f 000b 	mvn.w	r0, #11
 800133a:	f000 fb26 	bl	800198a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800133e:	2200      	movs	r2, #0
 8001340:	2100      	movs	r1, #0
 8001342:	f06f 000a 	mvn.w	r0, #10
 8001346:	f000 fb20 	bl	800198a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 800134a:	2200      	movs	r2, #0
 800134c:	2100      	movs	r1, #0
 800134e:	f06f 0009 	mvn.w	r0, #9
 8001352:	f000 fb1a 	bl	800198a <HAL_NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <HAL_TIM_IC_MspInit>:

 void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	; 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef tim2ch1_gpio;
	 //1. enable the peripheral clock for the timer2 peripheral
	 __HAL_RCC_TIM2_CLK_ENABLE();
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	4a17      	ldr	r2, [pc, #92]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6413      	str	r3, [r2, #64]	; 0x40
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138c:	4a10      	ldr	r2, [pc, #64]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6313      	str	r3, [r2, #48]	; 0x30
 8001394:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <HAL_TIM_IC_MspInit+0x70>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]

	 //2. Configure a gpio to behave as timer2 channel 1
	 tim2ch1_gpio.Pin = GPIO_PIN_0;
 80013a0:	2301      	movs	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
	 tim2ch1_gpio.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	61bb      	str	r3, [r7, #24]
	 tim2ch1_gpio.Alternate = GPIO_AF1_TIM2;
 80013a8:	2301      	movs	r3, #1
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&tim2ch1_gpio);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	4808      	ldr	r0, [pc, #32]	; (80013d4 <HAL_TIM_IC_MspInit+0x74>)
 80013b4:	f000 fb4a 	bl	8001a4c <HAL_GPIO_Init>

	 //3. nvic settings
	 HAL_NVIC_SetPriority(TIM2_IRQn,15,0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	210f      	movs	r1, #15
 80013bc:	201c      	movs	r0, #28
 80013be:	f000 fae4 	bl	800198a <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013c2:	201c      	movs	r0, #28
 80013c4:	f000 fafd 	bl	80019c2 <HAL_NVIC_EnableIRQ>


}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	; 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40020000 	.word	0x40020000

080013d8 <HAL_TIM_Base_MspInit>:

 void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htimer)
 {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

 	//1. enable the clock for the TIM6 peripheral
 	__HAL_RCC_TIM6_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_TIM_Base_MspInit+0x3c>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <HAL_TIM_Base_MspInit+0x3c>)
 80013ea:	f043 0310 	orr.w	r3, r3, #16
 80013ee:	6413      	str	r3, [r2, #64]	; 0x40
 80013f0:	4b08      	ldr	r3, [pc, #32]	; (8001414 <HAL_TIM_Base_MspInit+0x3c>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]

 	//2. Enable the IRQ of TIM6
 	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013fc:	2036      	movs	r0, #54	; 0x36
 80013fe:	f000 fae0 	bl	80019c2 <HAL_NVIC_EnableIRQ>

 	//3. setup the priority for TIM6_DAC_IRQn
 	HAL_NVIC_SetPriority(TIM6_DAC_IRQn,15,0);
 8001402:	2200      	movs	r2, #0
 8001404:	210f      	movs	r1, #15
 8001406:	2036      	movs	r0, #54	; 0x36
 8001408:	f000 fabf 	bl	800198a <HAL_NVIC_SetPriority>

 }
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40023800 	.word	0x40023800

08001418 <HAL_UART_MspInit>:


 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08a      	sub	sp, #40	; 0x28
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <HAL_UART_MspInit+0x88>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	4a1d      	ldr	r2, [pc, #116]	; (80014a0 <HAL_UART_MspInit+0x88>)
 800142a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142e:	6413      	str	r3, [r2, #64]	; 0x40
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <HAL_UART_MspInit+0x88>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <HAL_UART_MspInit+0x88>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001444:	4a16      	ldr	r2, [pc, #88]	; (80014a0 <HAL_UART_MspInit+0x88>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6313      	str	r3, [r2, #48]	; 0x30
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <HAL_UART_MspInit+0x88>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 8001458:	2304      	movs	r3, #4
 800145a:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8001460:	2301      	movs	r3, #1
 8001462:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8001468:	2307      	movs	r3, #7
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	480c      	ldr	r0, [pc, #48]	; (80014a4 <HAL_UART_MspInit+0x8c>)
 8001474:	f000 faea 	bl	8001a4c <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8001478:	2308      	movs	r3, #8
 800147a:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	4808      	ldr	r0, [pc, #32]	; (80014a4 <HAL_UART_MspInit+0x8c>)
 8001484:	f000 fae2 	bl	8001a4c <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001488:	2026      	movs	r0, #38	; 0x26
 800148a:	f000 fa9a 	bl	80019c2 <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 800148e:	2200      	movs	r2, #0
 8001490:	210f      	movs	r1, #15
 8001492:	2026      	movs	r0, #38	; 0x26
 8001494:	f000 fa79 	bl	800198a <HAL_NVIC_SetPriority>

}
 8001498:	bf00      	nop
 800149a:	3728      	adds	r7, #40	; 0x28
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40020000 	.word	0x40020000

080014a8 <SysTick_Handler>:
#include "main.h"
extern TIM_HandleTypeDef htimer2;
extern TIM_HandleTypeDef htimer6;

void SysTick_Handler (void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80014ac:	f000 f972 	bl	8001794 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80014b0:	f000 fabe 	bl	8001a30 <HAL_SYSTICK_IRQHandler>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htimer2);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <TIM2_IRQHandler+0x10>)
 80014be:	f001 fc7d 	bl	8002dbc <HAL_TIM_IRQHandler>
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000025c 	.word	0x2000025c

080014cc <TIM6_DAC_IRQHandler>:


void TIM6_DAC_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80014d0:	2120      	movs	r1, #32
 80014d2:	4804      	ldr	r0, [pc, #16]	; (80014e4 <TIM6_DAC_IRQHandler+0x18>)
 80014d4:	f000 fc4e 	bl	8001d74 <HAL_GPIO_TogglePin>
	HAL_TIM_IRQHandler(&htimer6);
 80014d8:	4803      	ldr	r0, [pc, #12]	; (80014e8 <TIM6_DAC_IRQHandler+0x1c>)
 80014da:	f001 fc6f 	bl	8002dbc <HAL_TIM_IRQHandler>
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40020000 	.word	0x40020000
 80014e8:	20000214 	.word	0x20000214

080014ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
	return 1;
 80014f0:	2301      	movs	r3, #1
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <_kill>:

int _kill(int pid, int sig)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001506:	f002 fb3d 	bl	8003b84 <__errno>
 800150a:	4603      	mov	r3, r0
 800150c:	2216      	movs	r2, #22
 800150e:	601a      	str	r2, [r3, #0]
	return -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <_exit>:

void _exit (int status)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001524:	f04f 31ff 	mov.w	r1, #4294967295
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff ffe7 	bl	80014fc <_kill>
	while (1) {}		/* Make sure we hang here */
 800152e:	e7fe      	b.n	800152e <_exit+0x12>

08001530 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	e00a      	b.n	8001558 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001542:	f3af 8000 	nop.w
 8001546:	4601      	mov	r1, r0
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	60ba      	str	r2, [r7, #8]
 800154e:	b2ca      	uxtb	r2, r1
 8001550:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf0      	blt.n	8001542 <_read+0x12>
	}

return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	60f8      	str	r0, [r7, #12]
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001576:	2300      	movs	r3, #0
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	e009      	b.n	8001590 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	60ba      	str	r2, [r7, #8]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	3301      	adds	r3, #1
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	dbf1      	blt.n	800157c <_write+0x12>
	}
	return len;
 8001598:	687b      	ldr	r3, [r7, #4]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <_close>:

int _close(int file)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
	return -1;
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
 80015c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015ca:	605a      	str	r2, [r3, #4]
	return 0;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <_isatty>:

int _isatty(int file)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
	return 1;
 80015e2:	2301      	movs	r3, #1
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
	return 0;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
	...

0800160c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001614:	4a14      	ldr	r2, [pc, #80]	; (8001668 <_sbrk+0x5c>)
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <_sbrk+0x60>)
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4b13      	ldr	r3, [pc, #76]	; (8001670 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <_sbrk+0x64>)
 800162a:	4a12      	ldr	r2, [pc, #72]	; (8001674 <_sbrk+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d207      	bcs.n	800164c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800163c:	f002 faa2 	bl	8003b84 <__errno>
 8001640:	4603      	mov	r3, r0
 8001642:	220c      	movs	r2, #12
 8001644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	e009      	b.n	8001660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a05      	ldr	r2, [pc, #20]	; (8001670 <_sbrk+0x64>)
 800165c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20020000 	.word	0x20020000
 800166c:	00000400 	.word	0x00000400
 8001670:	20000208 	.word	0x20000208
 8001674:	20000300 	.word	0x20000300

08001678 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <SystemInit+0x20>)
 800167e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <SystemInit+0x20>)
 8001684:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001688:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800169c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016a0:	480d      	ldr	r0, [pc, #52]	; (80016d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016a2:	490e      	ldr	r1, [pc, #56]	; (80016dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016a4:	4a0e      	ldr	r2, [pc, #56]	; (80016e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a8:	e002      	b.n	80016b0 <LoopCopyDataInit>

080016aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ae:	3304      	adds	r3, #4

080016b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b4:	d3f9      	bcc.n	80016aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b6:	4a0b      	ldr	r2, [pc, #44]	; (80016e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016b8:	4c0b      	ldr	r4, [pc, #44]	; (80016e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016bc:	e001      	b.n	80016c2 <LoopFillZerobss>

080016be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c0:	3204      	adds	r2, #4

080016c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c4:	d3fb      	bcc.n	80016be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016c6:	f7ff ffd7 	bl	8001678 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ca:	f002 fa61 	bl	8003b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ce:	f7ff fc07 	bl	8000ee0 <main>
  bx  lr    
 80016d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016dc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80016e0:	08006d64 	.word	0x08006d64
  ldr r2, =_sbss
 80016e4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80016e8:	200002fc 	.word	0x200002fc

080016ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016ec:	e7fe      	b.n	80016ec <ADC_IRQHandler>
	...

080016f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <HAL_Init+0x40>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a0d      	ldr	r2, [pc, #52]	; (8001730 <HAL_Init+0x40>)
 80016fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <HAL_Init+0x40>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <HAL_Init+0x40>)
 8001706:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800170a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_Init+0x40>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a07      	ldr	r2, [pc, #28]	; (8001730 <HAL_Init+0x40>)
 8001712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001716:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001718:	2003      	movs	r0, #3
 800171a:	f000 f92b 	bl	8001974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800171e:	2000      	movs	r0, #0
 8001720:	f000 f808 	bl	8001734 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001724:	f7ff fdfa 	bl	800131c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023c00 	.word	0x40023c00

08001734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <HAL_InitTick+0x54>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_InitTick+0x58>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800174a:	fbb3 f3f1 	udiv	r3, r3, r1
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f943 	bl	80019de <HAL_SYSTICK_Config>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e00e      	b.n	8001780 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b0f      	cmp	r3, #15
 8001766:	d80a      	bhi.n	800177e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001768:	2200      	movs	r2, #0
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f000 f90b 	bl	800198a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001774:	4a06      	ldr	r2, [pc, #24]	; (8001790 <HAL_InitTick+0x5c>)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
 800177c:	e000      	b.n	8001780 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
}
 8001780:	4618      	mov	r0, r3
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000004 	.word	0x20000004
 800178c:	2000000c 	.word	0x2000000c
 8001790:	20000008 	.word	0x20000008

08001794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <HAL_IncTick+0x20>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <HAL_IncTick+0x24>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4413      	add	r3, r2
 80017a4:	4a04      	ldr	r2, [pc, #16]	; (80017b8 <HAL_IncTick+0x24>)
 80017a6:	6013      	str	r3, [r2, #0]
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	2000000c 	.word	0x2000000c
 80017b8:	200002e8 	.word	0x200002e8

080017bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return uwTick;
 80017c0:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <HAL_GetTick+0x14>)
 80017c2:	681b      	ldr	r3, [r3, #0]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	200002e8 	.word	0x200002e8

080017d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f0:	4013      	ands	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__NVIC_GetPriorityGrouping+0x18>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	f003 0307 	and.w	r3, r3, #7
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db0b      	blt.n	8001862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	4907      	ldr	r1, [pc, #28]	; (8001870 <__NVIC_EnableIRQ+0x38>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001884:	2b00      	cmp	r3, #0
 8001886:	db0a      	blt.n	800189e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	b2da      	uxtb	r2, r3
 800188c:	490c      	ldr	r1, [pc, #48]	; (80018c0 <__NVIC_SetPriority+0x4c>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	440b      	add	r3, r1
 8001898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800189c:	e00a      	b.n	80018b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4908      	ldr	r1, [pc, #32]	; (80018c4 <__NVIC_SetPriority+0x50>)
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	3b04      	subs	r3, #4
 80018ac:	0112      	lsls	r2, r2, #4
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	440b      	add	r3, r1
 80018b2:	761a      	strb	r2, [r3, #24]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000e100 	.word	0xe000e100
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b089      	sub	sp, #36	; 0x24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f1c3 0307 	rsb	r3, r3, #7
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	bf28      	it	cs
 80018e6:	2304      	movcs	r3, #4
 80018e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3304      	adds	r3, #4
 80018ee:	2b06      	cmp	r3, #6
 80018f0:	d902      	bls.n	80018f8 <NVIC_EncodePriority+0x30>
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3b03      	subs	r3, #3
 80018f6:	e000      	b.n	80018fa <NVIC_EncodePriority+0x32>
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43da      	mvns	r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	401a      	ands	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001910:	f04f 31ff 	mov.w	r1, #4294967295
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa01 f303 	lsl.w	r3, r1, r3
 800191a:	43d9      	mvns	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001920:	4313      	orrs	r3, r2
         );
}
 8001922:	4618      	mov	r0, r3
 8001924:	3724      	adds	r7, #36	; 0x24
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3b01      	subs	r3, #1
 800193c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001940:	d301      	bcc.n	8001946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001942:	2301      	movs	r3, #1
 8001944:	e00f      	b.n	8001966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001946:	4a0a      	ldr	r2, [pc, #40]	; (8001970 <SysTick_Config+0x40>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3b01      	subs	r3, #1
 800194c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800194e:	210f      	movs	r1, #15
 8001950:	f04f 30ff 	mov.w	r0, #4294967295
 8001954:	f7ff ff8e 	bl	8001874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001958:	4b05      	ldr	r3, [pc, #20]	; (8001970 <SysTick_Config+0x40>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800195e:	4b04      	ldr	r3, [pc, #16]	; (8001970 <SysTick_Config+0x40>)
 8001960:	2207      	movs	r2, #7
 8001962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	e000e010 	.word	0xe000e010

08001974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff ff29 	bl	80017d4 <__NVIC_SetPriorityGrouping>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800198a:	b580      	push	{r7, lr}
 800198c:	b086      	sub	sp, #24
 800198e:	af00      	add	r7, sp, #0
 8001990:	4603      	mov	r3, r0
 8001992:	60b9      	str	r1, [r7, #8]
 8001994:	607a      	str	r2, [r7, #4]
 8001996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800199c:	f7ff ff3e 	bl	800181c <__NVIC_GetPriorityGrouping>
 80019a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	6978      	ldr	r0, [r7, #20]
 80019a8:	f7ff ff8e 	bl	80018c8 <NVIC_EncodePriority>
 80019ac:	4602      	mov	r2, r0
 80019ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ff5d 	bl	8001874 <__NVIC_SetPriority>
}
 80019ba:	bf00      	nop
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff ff31 	bl	8001838 <__NVIC_EnableIRQ>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffa2 	bl	8001930 <SysTick_Config>
 80019ec:	4603      	mov	r3, r0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d106      	bne.n	8001a14 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a0c:	f043 0304 	orr.w	r3, r3, #4
 8001a10:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001a12:	e005      	b.n	8001a20 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a04      	ldr	r2, [pc, #16]	; (8001a2c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a1a:	f023 0304 	bic.w	r3, r3, #4
 8001a1e:	6013      	str	r3, [r2, #0]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000e010 	.word	0xe000e010

08001a30 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001a34:	f000 f802 	bl	8001a3c <HAL_SYSTICK_Callback>
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	; 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	e165      	b.n	8001d34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a68:	2201      	movs	r2, #1
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	f040 8154 	bne.w	8001d2e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d005      	beq.n	8001a9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d130      	bne.n	8001b00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	091b      	lsrs	r3, r3, #4
 8001aea:	f003 0201 	and.w	r2, r3, #1
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f003 0303 	and.w	r3, r3, #3
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d017      	beq.n	8001b3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	2203      	movs	r2, #3
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d123      	bne.n	8001b90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	08da      	lsrs	r2, r3, #3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3208      	adds	r2, #8
 8001b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	f003 0307 	and.w	r3, r3, #7
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	220f      	movs	r2, #15
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	691a      	ldr	r2, [r3, #16]
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	69b9      	ldr	r1, [r7, #24]
 8001b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0203 	and.w	r2, r3, #3
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80ae 	beq.w	8001d2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b5d      	ldr	r3, [pc, #372]	; (8001d4c <HAL_GPIO_Init+0x300>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	4a5c      	ldr	r2, [pc, #368]	; (8001d4c <HAL_GPIO_Init+0x300>)
 8001bdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be0:	6453      	str	r3, [r2, #68]	; 0x44
 8001be2:	4b5a      	ldr	r3, [pc, #360]	; (8001d4c <HAL_GPIO_Init+0x300>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bee:	4a58      	ldr	r2, [pc, #352]	; (8001d50 <HAL_GPIO_Init+0x304>)
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	089b      	lsrs	r3, r3, #2
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	220f      	movs	r2, #15
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a4f      	ldr	r2, [pc, #316]	; (8001d54 <HAL_GPIO_Init+0x308>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d025      	beq.n	8001c66 <HAL_GPIO_Init+0x21a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a4e      	ldr	r2, [pc, #312]	; (8001d58 <HAL_GPIO_Init+0x30c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d01f      	beq.n	8001c62 <HAL_GPIO_Init+0x216>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a4d      	ldr	r2, [pc, #308]	; (8001d5c <HAL_GPIO_Init+0x310>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d019      	beq.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a4c      	ldr	r2, [pc, #304]	; (8001d60 <HAL_GPIO_Init+0x314>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d013      	beq.n	8001c5a <HAL_GPIO_Init+0x20e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a4b      	ldr	r2, [pc, #300]	; (8001d64 <HAL_GPIO_Init+0x318>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d00d      	beq.n	8001c56 <HAL_GPIO_Init+0x20a>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a4a      	ldr	r2, [pc, #296]	; (8001d68 <HAL_GPIO_Init+0x31c>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d007      	beq.n	8001c52 <HAL_GPIO_Init+0x206>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a49      	ldr	r2, [pc, #292]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d101      	bne.n	8001c4e <HAL_GPIO_Init+0x202>
 8001c4a:	2306      	movs	r3, #6
 8001c4c:	e00c      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c4e:	2307      	movs	r3, #7
 8001c50:	e00a      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c52:	2305      	movs	r3, #5
 8001c54:	e008      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c56:	2304      	movs	r3, #4
 8001c58:	e006      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e004      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e002      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c62:	2301      	movs	r3, #1
 8001c64:	e000      	b.n	8001c68 <HAL_GPIO_Init+0x21c>
 8001c66:	2300      	movs	r3, #0
 8001c68:	69fa      	ldr	r2, [r7, #28]
 8001c6a:	f002 0203 	and.w	r2, r2, #3
 8001c6e:	0092      	lsls	r2, r2, #2
 8001c70:	4093      	lsls	r3, r2
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c78:	4935      	ldr	r1, [pc, #212]	; (8001d50 <HAL_GPIO_Init+0x304>)
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	089b      	lsrs	r3, r3, #2
 8001c7e:	3302      	adds	r3, #2
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c86:	4b3a      	ldr	r3, [pc, #232]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	4013      	ands	r3, r2
 8001c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001caa:	4a31      	ldr	r2, [pc, #196]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cb0:	4b2f      	ldr	r3, [pc, #188]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d003      	beq.n	8001cd4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cd4:	4a26      	ldr	r2, [pc, #152]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cda:	4b25      	ldr	r3, [pc, #148]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cfe:	4a1c      	ldr	r2, [pc, #112]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d04:	4b1a      	ldr	r3, [pc, #104]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d28:	4a11      	ldr	r2, [pc, #68]	; (8001d70 <HAL_GPIO_Init+0x324>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3301      	adds	r3, #1
 8001d32:	61fb      	str	r3, [r7, #28]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	2b0f      	cmp	r3, #15
 8001d38:	f67f ae96 	bls.w	8001a68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	bf00      	nop
 8001d40:	3724      	adds	r7, #36	; 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40013800 	.word	0x40013800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	40020400 	.word	0x40020400
 8001d5c:	40020800 	.word	0x40020800
 8001d60:	40020c00 	.word	0x40020c00
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40021400 	.word	0x40021400
 8001d6c:	40021800 	.word	0x40021800
 8001d70:	40013c00 	.word	0x40013c00

08001d74 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d86:	887a      	ldrh	r2, [r7, #2]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	041a      	lsls	r2, r3, #16
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	43d9      	mvns	r1, r3
 8001d92:	887b      	ldrh	r3, [r7, #2]
 8001d94:	400b      	ands	r3, r1
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	619a      	str	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e0cc      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dbc:	4b68      	ldr	r3, [pc, #416]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d90c      	bls.n	8001de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dca:	4b65      	ldr	r3, [pc, #404]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	b2d2      	uxtb	r2, r2
 8001dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd2:	4b63      	ldr	r3, [pc, #396]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d001      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e0b8      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d020      	beq.n	8001e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dfc:	4b59      	ldr	r3, [pc, #356]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	4a58      	ldr	r2, [pc, #352]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e14:	4b53      	ldr	r3, [pc, #332]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	4a52      	ldr	r2, [pc, #328]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e20:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	494d      	ldr	r1, [pc, #308]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d044      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e46:	4b47      	ldr	r3, [pc, #284]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d119      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e07f      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d003      	beq.n	8001e66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d107      	bne.n	8001e76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e66:	4b3f      	ldr	r3, [pc, #252]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d109      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e06f      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e76:	4b3b      	ldr	r3, [pc, #236]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e067      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e86:	4b37      	ldr	r3, [pc, #220]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f023 0203 	bic.w	r2, r3, #3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	4934      	ldr	r1, [pc, #208]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e98:	f7ff fc90 	bl	80017bc <HAL_GetTick>
 8001e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9e:	e00a      	b.n	8001eb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ea0:	f7ff fc8c 	bl	80017bc <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e04f      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb6:	4b2b      	ldr	r3, [pc, #172]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 020c 	and.w	r2, r3, #12
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d1eb      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ec8:	4b25      	ldr	r3, [pc, #148]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 030f 	and.w	r3, r3, #15
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d20c      	bcs.n	8001ef0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ed6:	4b22      	ldr	r3, [pc, #136]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ede:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d001      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e032      	b.n	8001f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d008      	beq.n	8001f0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001efc:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	4916      	ldr	r1, [pc, #88]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0308 	and.w	r3, r3, #8
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d009      	beq.n	8001f2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	490e      	ldr	r1, [pc, #56]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f2e:	f000 f8bd 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8001f32:	4602      	mov	r2, r0
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	091b      	lsrs	r3, r3, #4
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	490a      	ldr	r1, [pc, #40]	; (8001f68 <HAL_RCC_ClockConfig+0x1c0>)
 8001f40:	5ccb      	ldrb	r3, [r1, r3]
 8001f42:	fa22 f303 	lsr.w	r3, r2, r3
 8001f46:	4a09      	ldr	r2, [pc, #36]	; (8001f6c <HAL_RCC_ClockConfig+0x1c4>)
 8001f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_RCC_ClockConfig+0x1c8>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff fbf0 	bl	8001734 <HAL_InitTick>

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023c00 	.word	0x40023c00
 8001f64:	40023800 	.word	0x40023800
 8001f68:	0800695c 	.word	0x0800695c
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	20000008 	.word	0x20000008

08001f74 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08c      	sub	sp, #48	; 0x30
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d129      	bne.n	8001fda <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	4b2b      	ldr	r3, [pc, #172]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a2a      	ldr	r2, [pc, #168]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b28      	ldr	r3, [pc, #160]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	61bb      	str	r3, [r7, #24]
 8001fa0:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fac:	2303      	movs	r3, #3
 8001fae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001fb8:	f107 031c 	add.w	r3, r7, #28
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	481f      	ldr	r0, [pc, #124]	; (800203c <HAL_RCC_MCOConfig+0xc8>)
 8001fc0:	f7ff fd44 	bl	8001a4c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001fc4:	4b1c      	ldr	r3, [pc, #112]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	4919      	ldr	r1, [pc, #100]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001fd8:	e029      	b.n	800202e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	4b16      	ldr	r3, [pc, #88]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a15      	ldr	r2, [pc, #84]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b13      	ldr	r3, [pc, #76]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8001ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002000:	2303      	movs	r3, #3
 8002002:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002008:	2300      	movs	r3, #0
 800200a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	4619      	mov	r1, r3
 8002012:	480b      	ldr	r0, [pc, #44]	; (8002040 <HAL_RCC_MCOConfig+0xcc>)
 8002014:	f7ff fd1a 	bl	8001a4c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8002018:	4b07      	ldr	r3, [pc, #28]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	00d9      	lsls	r1, r3, #3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	430b      	orrs	r3, r1
 8002028:	4903      	ldr	r1, [pc, #12]	; (8002038 <HAL_RCC_MCOConfig+0xc4>)
 800202a:	4313      	orrs	r3, r2
 800202c:	608b      	str	r3, [r1, #8]
}
 800202e:	bf00      	nop
 8002030:	3730      	adds	r7, #48	; 0x30
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800
 800203c:	40020000 	.word	0x40020000
 8002040:	40020800 	.word	0x40020800

08002044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <HAL_RCC_GetHCLKFreq+0x14>)
 800204a:	681b      	ldr	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000004 	.word	0x20000004

0800205c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002060:	f7ff fff0 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	0a9b      	lsrs	r3, r3, #10
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	4903      	ldr	r1, [pc, #12]	; (8002080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40023800 	.word	0x40023800
 8002080:	0800696c 	.word	0x0800696c

08002084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002088:	f7ff ffdc 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 800208c:	4602      	mov	r2, r0
 800208e:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	0b5b      	lsrs	r3, r3, #13
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	4903      	ldr	r1, [pc, #12]	; (80020a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800209a:	5ccb      	ldrb	r3, [r1, r3]
 800209c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40023800 	.word	0x40023800
 80020a8:	0800696c 	.word	0x0800696c

080020ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020b0:	b088      	sub	sp, #32
 80020b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020c8:	4bce      	ldr	r3, [pc, #824]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 030c 	and.w	r3, r3, #12
 80020d0:	2b0c      	cmp	r3, #12
 80020d2:	f200 818d 	bhi.w	80023f0 <HAL_RCC_GetSysClockFreq+0x344>
 80020d6:	a201      	add	r2, pc, #4	; (adr r2, 80020dc <HAL_RCC_GetSysClockFreq+0x30>)
 80020d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020dc:	08002111 	.word	0x08002111
 80020e0:	080023f1 	.word	0x080023f1
 80020e4:	080023f1 	.word	0x080023f1
 80020e8:	080023f1 	.word	0x080023f1
 80020ec:	08002117 	.word	0x08002117
 80020f0:	080023f1 	.word	0x080023f1
 80020f4:	080023f1 	.word	0x080023f1
 80020f8:	080023f1 	.word	0x080023f1
 80020fc:	0800211d 	.word	0x0800211d
 8002100:	080023f1 	.word	0x080023f1
 8002104:	080023f1 	.word	0x080023f1
 8002108:	080023f1 	.word	0x080023f1
 800210c:	08002291 	.word	0x08002291
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002110:	4bbd      	ldr	r3, [pc, #756]	; (8002408 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002112:	61bb      	str	r3, [r7, #24]
       break;
 8002114:	e16f      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002116:	4bbd      	ldr	r3, [pc, #756]	; (800240c <HAL_RCC_GetSysClockFreq+0x360>)
 8002118:	61bb      	str	r3, [r7, #24]
      break;
 800211a:	e16c      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800211c:	4bb9      	ldr	r3, [pc, #740]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002124:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002126:	4bb7      	ldr	r3, [pc, #732]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d053      	beq.n	80021da <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002132:	4bb4      	ldr	r3, [pc, #720]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	099b      	lsrs	r3, r3, #6
 8002138:	461a      	mov	r2, r3
 800213a:	f04f 0300 	mov.w	r3, #0
 800213e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	ea02 0400 	and.w	r4, r2, r0
 800214a:	603c      	str	r4, [r7, #0]
 800214c:	400b      	ands	r3, r1
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002154:	4620      	mov	r0, r4
 8002156:	4629      	mov	r1, r5
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	014b      	lsls	r3, r1, #5
 8002162:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002166:	0142      	lsls	r2, r0, #5
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	4623      	mov	r3, r4
 800216e:	1ac0      	subs	r0, r0, r3
 8002170:	462b      	mov	r3, r5
 8002172:	eb61 0103 	sbc.w	r1, r1, r3
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	f04f 0300 	mov.w	r3, #0
 800217e:	018b      	lsls	r3, r1, #6
 8002180:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002184:	0182      	lsls	r2, r0, #6
 8002186:	1a12      	subs	r2, r2, r0
 8002188:	eb63 0301 	sbc.w	r3, r3, r1
 800218c:	f04f 0000 	mov.w	r0, #0
 8002190:	f04f 0100 	mov.w	r1, #0
 8002194:	00d9      	lsls	r1, r3, #3
 8002196:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800219a:	00d0      	lsls	r0, r2, #3
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4621      	mov	r1, r4
 80021a2:	1852      	adds	r2, r2, r1
 80021a4:	4629      	mov	r1, r5
 80021a6:	eb43 0101 	adc.w	r1, r3, r1
 80021aa:	460b      	mov	r3, r1
 80021ac:	f04f 0000 	mov.w	r0, #0
 80021b0:	f04f 0100 	mov.w	r1, #0
 80021b4:	0259      	lsls	r1, r3, #9
 80021b6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80021ba:	0250      	lsls	r0, r2, #9
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	461a      	mov	r2, r3
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	f7fe fd0c 	bl	8000be8 <__aeabi_uldivmod>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4613      	mov	r3, r2
 80021d6:	61fb      	str	r3, [r7, #28]
 80021d8:	e04c      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021da:	4b8a      	ldr	r3, [pc, #552]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	099b      	lsrs	r3, r3, #6
 80021e0:	461a      	mov	r2, r3
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80021ea:	f04f 0100 	mov.w	r1, #0
 80021ee:	ea02 0a00 	and.w	sl, r2, r0
 80021f2:	ea03 0b01 	and.w	fp, r3, r1
 80021f6:	4650      	mov	r0, sl
 80021f8:	4659      	mov	r1, fp
 80021fa:	f04f 0200 	mov.w	r2, #0
 80021fe:	f04f 0300 	mov.w	r3, #0
 8002202:	014b      	lsls	r3, r1, #5
 8002204:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002208:	0142      	lsls	r2, r0, #5
 800220a:	4610      	mov	r0, r2
 800220c:	4619      	mov	r1, r3
 800220e:	ebb0 000a 	subs.w	r0, r0, sl
 8002212:	eb61 010b 	sbc.w	r1, r1, fp
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	f04f 0300 	mov.w	r3, #0
 800221e:	018b      	lsls	r3, r1, #6
 8002220:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002224:	0182      	lsls	r2, r0, #6
 8002226:	1a12      	subs	r2, r2, r0
 8002228:	eb63 0301 	sbc.w	r3, r3, r1
 800222c:	f04f 0000 	mov.w	r0, #0
 8002230:	f04f 0100 	mov.w	r1, #0
 8002234:	00d9      	lsls	r1, r3, #3
 8002236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800223a:	00d0      	lsls	r0, r2, #3
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	eb12 020a 	adds.w	r2, r2, sl
 8002244:	eb43 030b 	adc.w	r3, r3, fp
 8002248:	f04f 0000 	mov.w	r0, #0
 800224c:	f04f 0100 	mov.w	r1, #0
 8002250:	0299      	lsls	r1, r3, #10
 8002252:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002256:	0290      	lsls	r0, r2, #10
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	461a      	mov	r2, r3
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	f7fe fcbe 	bl	8000be8 <__aeabi_uldivmod>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4613      	mov	r3, r2
 8002272:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002274:	4b63      	ldr	r3, [pc, #396]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	0c1b      	lsrs	r3, r3, #16
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	3301      	adds	r3, #1
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	61bb      	str	r3, [r7, #24]
      break;
 800228e:	e0b2      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002290:	4b5c      	ldr	r3, [pc, #368]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002298:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800229a:	4b5a      	ldr	r3, [pc, #360]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d04d      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a6:	4b57      	ldr	r3, [pc, #348]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	099b      	lsrs	r3, r3, #6
 80022ac:	461a      	mov	r2, r3
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80022b6:	f04f 0100 	mov.w	r1, #0
 80022ba:	ea02 0800 	and.w	r8, r2, r0
 80022be:	ea03 0901 	and.w	r9, r3, r1
 80022c2:	4640      	mov	r0, r8
 80022c4:	4649      	mov	r1, r9
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	014b      	lsls	r3, r1, #5
 80022d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022d4:	0142      	lsls	r2, r0, #5
 80022d6:	4610      	mov	r0, r2
 80022d8:	4619      	mov	r1, r3
 80022da:	ebb0 0008 	subs.w	r0, r0, r8
 80022de:	eb61 0109 	sbc.w	r1, r1, r9
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	018b      	lsls	r3, r1, #6
 80022ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022f0:	0182      	lsls	r2, r0, #6
 80022f2:	1a12      	subs	r2, r2, r0
 80022f4:	eb63 0301 	sbc.w	r3, r3, r1
 80022f8:	f04f 0000 	mov.w	r0, #0
 80022fc:	f04f 0100 	mov.w	r1, #0
 8002300:	00d9      	lsls	r1, r3, #3
 8002302:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002306:	00d0      	lsls	r0, r2, #3
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	eb12 0208 	adds.w	r2, r2, r8
 8002310:	eb43 0309 	adc.w	r3, r3, r9
 8002314:	f04f 0000 	mov.w	r0, #0
 8002318:	f04f 0100 	mov.w	r1, #0
 800231c:	0259      	lsls	r1, r3, #9
 800231e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002322:	0250      	lsls	r0, r2, #9
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4610      	mov	r0, r2
 800232a:	4619      	mov	r1, r3
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	461a      	mov	r2, r3
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	f7fe fc58 	bl	8000be8 <__aeabi_uldivmod>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4613      	mov	r3, r2
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	e04a      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002342:	4b30      	ldr	r3, [pc, #192]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	099b      	lsrs	r3, r3, #6
 8002348:	461a      	mov	r2, r3
 800234a:	f04f 0300 	mov.w	r3, #0
 800234e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002352:	f04f 0100 	mov.w	r1, #0
 8002356:	ea02 0400 	and.w	r4, r2, r0
 800235a:	ea03 0501 	and.w	r5, r3, r1
 800235e:	4620      	mov	r0, r4
 8002360:	4629      	mov	r1, r5
 8002362:	f04f 0200 	mov.w	r2, #0
 8002366:	f04f 0300 	mov.w	r3, #0
 800236a:	014b      	lsls	r3, r1, #5
 800236c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002370:	0142      	lsls	r2, r0, #5
 8002372:	4610      	mov	r0, r2
 8002374:	4619      	mov	r1, r3
 8002376:	1b00      	subs	r0, r0, r4
 8002378:	eb61 0105 	sbc.w	r1, r1, r5
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	f04f 0300 	mov.w	r3, #0
 8002384:	018b      	lsls	r3, r1, #6
 8002386:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800238a:	0182      	lsls	r2, r0, #6
 800238c:	1a12      	subs	r2, r2, r0
 800238e:	eb63 0301 	sbc.w	r3, r3, r1
 8002392:	f04f 0000 	mov.w	r0, #0
 8002396:	f04f 0100 	mov.w	r1, #0
 800239a:	00d9      	lsls	r1, r3, #3
 800239c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023a0:	00d0      	lsls	r0, r2, #3
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	1912      	adds	r2, r2, r4
 80023a8:	eb45 0303 	adc.w	r3, r5, r3
 80023ac:	f04f 0000 	mov.w	r0, #0
 80023b0:	f04f 0100 	mov.w	r1, #0
 80023b4:	0299      	lsls	r1, r3, #10
 80023b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80023ba:	0290      	lsls	r0, r2, #10
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	461a      	mov	r2, r3
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	f7fe fc0c 	bl	8000be8 <__aeabi_uldivmod>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4613      	mov	r3, r2
 80023d6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023d8:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <HAL_RCC_GetSysClockFreq+0x358>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	0f1b      	lsrs	r3, r3, #28
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	61bb      	str	r3, [r7, #24]
      break;
 80023ee:	e002      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f0:	4b05      	ldr	r3, [pc, #20]	; (8002408 <HAL_RCC_GetSysClockFreq+0x35c>)
 80023f2:	61bb      	str	r3, [r7, #24]
      break;
 80023f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023f6:	69bb      	ldr	r3, [r7, #24]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3720      	adds	r7, #32
 80023fc:	46bd      	mov	sp, r7
 80023fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	00f42400 	.word	0x00f42400
 800240c:	007a1200 	.word	0x007a1200

08002410 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e28d      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8083 	beq.w	8002536 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002430:	4b94      	ldr	r3, [pc, #592]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b04      	cmp	r3, #4
 800243a:	d019      	beq.n	8002470 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800243c:	4b91      	ldr	r3, [pc, #580]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002444:	2b08      	cmp	r3, #8
 8002446:	d106      	bne.n	8002456 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002448:	4b8e      	ldr	r3, [pc, #568]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002450:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002454:	d00c      	beq.n	8002470 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002456:	4b8b      	ldr	r3, [pc, #556]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800245e:	2b0c      	cmp	r3, #12
 8002460:	d112      	bne.n	8002488 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002462:	4b88      	ldr	r3, [pc, #544]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800246a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800246e:	d10b      	bne.n	8002488 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	4b84      	ldr	r3, [pc, #528]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d05b      	beq.n	8002534 <HAL_RCC_OscConfig+0x124>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d157      	bne.n	8002534 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e25a      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002490:	d106      	bne.n	80024a0 <HAL_RCC_OscConfig+0x90>
 8002492:	4b7c      	ldr	r3, [pc, #496]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a7b      	ldr	r2, [pc, #492]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	e01d      	b.n	80024dc <HAL_RCC_OscConfig+0xcc>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCC_OscConfig+0xb4>
 80024aa:	4b76      	ldr	r3, [pc, #472]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a75      	ldr	r2, [pc, #468]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024b4:	6013      	str	r3, [r2, #0]
 80024b6:	4b73      	ldr	r3, [pc, #460]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a72      	ldr	r2, [pc, #456]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	e00b      	b.n	80024dc <HAL_RCC_OscConfig+0xcc>
 80024c4:	4b6f      	ldr	r3, [pc, #444]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a6e      	ldr	r2, [pc, #440]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	4b6c      	ldr	r3, [pc, #432]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6b      	ldr	r2, [pc, #428]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80024d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d013      	beq.n	800250c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e4:	f7ff f96a 	bl	80017bc <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7ff f966 	bl	80017bc <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e21f      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fe:	4b61      	ldr	r3, [pc, #388]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0f0      	beq.n	80024ec <HAL_RCC_OscConfig+0xdc>
 800250a:	e014      	b.n	8002536 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250c:	f7ff f956 	bl	80017bc <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002514:	f7ff f952 	bl	80017bc <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b64      	cmp	r3, #100	; 0x64
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e20b      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002526:	4b57      	ldr	r3, [pc, #348]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x104>
 8002532:	e000      	b.n	8002536 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d06f      	beq.n	8002622 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002542:	4b50      	ldr	r3, [pc, #320]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	2b00      	cmp	r3, #0
 800254c:	d017      	beq.n	800257e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800254e:	4b4d      	ldr	r3, [pc, #308]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002556:	2b08      	cmp	r3, #8
 8002558:	d105      	bne.n	8002566 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800255a:	4b4a      	ldr	r3, [pc, #296]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00b      	beq.n	800257e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002566:	4b47      	ldr	r3, [pc, #284]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800256e:	2b0c      	cmp	r3, #12
 8002570:	d11c      	bne.n	80025ac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002572:	4b44      	ldr	r3, [pc, #272]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d116      	bne.n	80025ac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800257e:	4b41      	ldr	r3, [pc, #260]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d005      	beq.n	8002596 <HAL_RCC_OscConfig+0x186>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d001      	beq.n	8002596 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e1d3      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002596:	4b3b      	ldr	r3, [pc, #236]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	4937      	ldr	r1, [pc, #220]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025aa:	e03a      	b.n	8002622 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d020      	beq.n	80025f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025b4:	4b34      	ldr	r3, [pc, #208]	; (8002688 <HAL_RCC_OscConfig+0x278>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ba:	f7ff f8ff 	bl	80017bc <HAL_GetTick>
 80025be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c2:	f7ff f8fb 	bl	80017bc <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e1b4      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d4:	4b2b      	ldr	r3, [pc, #172]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d0f0      	beq.n	80025c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e0:	4b28      	ldr	r3, [pc, #160]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	4925      	ldr	r1, [pc, #148]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	600b      	str	r3, [r1, #0]
 80025f4:	e015      	b.n	8002622 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025f6:	4b24      	ldr	r3, [pc, #144]	; (8002688 <HAL_RCC_OscConfig+0x278>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7ff f8de 	bl	80017bc <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002604:	f7ff f8da 	bl	80017bc <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e193      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002616:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b00      	cmp	r3, #0
 800262c:	d036      	beq.n	800269c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d016      	beq.n	8002664 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002638:	2201      	movs	r2, #1
 800263a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800263c:	f7ff f8be 	bl	80017bc <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002644:	f7ff f8ba 	bl	80017bc <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e173      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002656:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0x234>
 8002662:	e01b      	b.n	800269c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266a:	f7ff f8a7 	bl	80017bc <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002670:	e00e      	b.n	8002690 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002672:	f7ff f8a3 	bl	80017bc <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d907      	bls.n	8002690 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e15c      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
 8002684:	40023800 	.word	0x40023800
 8002688:	42470000 	.word	0x42470000
 800268c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002690:	4b8a      	ldr	r3, [pc, #552]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1ea      	bne.n	8002672 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 8097 	beq.w	80027d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ae:	4b83      	ldr	r3, [pc, #524]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10f      	bne.n	80026da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	4b7f      	ldr	r3, [pc, #508]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	4a7e      	ldr	r2, [pc, #504]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80026c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026c8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ca:	4b7c      	ldr	r3, [pc, #496]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d6:	2301      	movs	r3, #1
 80026d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026da:	4b79      	ldr	r3, [pc, #484]	; (80028c0 <HAL_RCC_OscConfig+0x4b0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d118      	bne.n	8002718 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026e6:	4b76      	ldr	r3, [pc, #472]	; (80028c0 <HAL_RCC_OscConfig+0x4b0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a75      	ldr	r2, [pc, #468]	; (80028c0 <HAL_RCC_OscConfig+0x4b0>)
 80026ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f2:	f7ff f863 	bl	80017bc <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026fa:	f7ff f85f 	bl	80017bc <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e118      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270c:	4b6c      	ldr	r3, [pc, #432]	; (80028c0 <HAL_RCC_OscConfig+0x4b0>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0f0      	beq.n	80026fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d106      	bne.n	800272e <HAL_RCC_OscConfig+0x31e>
 8002720:	4b66      	ldr	r3, [pc, #408]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002724:	4a65      	ldr	r2, [pc, #404]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	6713      	str	r3, [r2, #112]	; 0x70
 800272c:	e01c      	b.n	8002768 <HAL_RCC_OscConfig+0x358>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b05      	cmp	r3, #5
 8002734:	d10c      	bne.n	8002750 <HAL_RCC_OscConfig+0x340>
 8002736:	4b61      	ldr	r3, [pc, #388]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273a:	4a60      	ldr	r2, [pc, #384]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 800273c:	f043 0304 	orr.w	r3, r3, #4
 8002740:	6713      	str	r3, [r2, #112]	; 0x70
 8002742:	4b5e      	ldr	r3, [pc, #376]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002746:	4a5d      	ldr	r2, [pc, #372]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	6713      	str	r3, [r2, #112]	; 0x70
 800274e:	e00b      	b.n	8002768 <HAL_RCC_OscConfig+0x358>
 8002750:	4b5a      	ldr	r3, [pc, #360]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002754:	4a59      	ldr	r2, [pc, #356]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002756:	f023 0301 	bic.w	r3, r3, #1
 800275a:	6713      	str	r3, [r2, #112]	; 0x70
 800275c:	4b57      	ldr	r3, [pc, #348]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 800275e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002760:	4a56      	ldr	r2, [pc, #344]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002762:	f023 0304 	bic.w	r3, r3, #4
 8002766:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d015      	beq.n	800279c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7ff f824 	bl	80017bc <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002776:	e00a      	b.n	800278e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002778:	f7ff f820 	bl	80017bc <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	f241 3288 	movw	r2, #5000	; 0x1388
 8002786:	4293      	cmp	r3, r2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e0d7      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800278e:	4b4b      	ldr	r3, [pc, #300]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0ee      	beq.n	8002778 <HAL_RCC_OscConfig+0x368>
 800279a:	e014      	b.n	80027c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7ff f80e 	bl	80017bc <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a2:	e00a      	b.n	80027ba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027a4:	f7ff f80a 	bl	80017bc <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e0c1      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ba:	4b40      	ldr	r3, [pc, #256]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80027bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1ee      	bne.n	80027a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027c6:	7dfb      	ldrb	r3, [r7, #23]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d105      	bne.n	80027d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027cc:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	4a3a      	ldr	r2, [pc, #232]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80027d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80ad 	beq.w	800293c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027e2:	4b36      	ldr	r3, [pc, #216]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f003 030c 	and.w	r3, r3, #12
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d060      	beq.n	80028b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d145      	bne.n	8002882 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027f6:	4b33      	ldr	r3, [pc, #204]	; (80028c4 <HAL_RCC_OscConfig+0x4b4>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fc:	f7fe ffde 	bl	80017bc <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002804:	f7fe ffda 	bl	80017bc <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e093      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002816:	4b29      	ldr	r3, [pc, #164]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69da      	ldr	r2, [r3, #28]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	431a      	orrs	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002830:	019b      	lsls	r3, r3, #6
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	085b      	lsrs	r3, r3, #1
 800283a:	3b01      	subs	r3, #1
 800283c:	041b      	lsls	r3, r3, #16
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002844:	061b      	lsls	r3, r3, #24
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	071b      	lsls	r3, r3, #28
 800284e:	491b      	ldr	r1, [pc, #108]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002854:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <HAL_RCC_OscConfig+0x4b4>)
 8002856:	2201      	movs	r2, #1
 8002858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285a:	f7fe ffaf 	bl	80017bc <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002862:	f7fe ffab 	bl	80017bc <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e064      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002874:	4b11      	ldr	r3, [pc, #68]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0f0      	beq.n	8002862 <HAL_RCC_OscConfig+0x452>
 8002880:	e05c      	b.n	800293c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002882:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <HAL_RCC_OscConfig+0x4b4>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe ff98 	bl	80017bc <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002890:	f7fe ff94 	bl	80017bc <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e04d      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028a2:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HAL_RCC_OscConfig+0x4ac>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <HAL_RCC_OscConfig+0x480>
 80028ae:	e045      	b.n	800293c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d107      	bne.n	80028c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e040      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
 80028bc:	40023800 	.word	0x40023800
 80028c0:	40007000 	.word	0x40007000
 80028c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028c8:	4b1f      	ldr	r3, [pc, #124]	; (8002948 <HAL_RCC_OscConfig+0x538>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d030      	beq.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d129      	bne.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d122      	bne.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028f8:	4013      	ands	r3, r2
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002900:	4293      	cmp	r3, r2
 8002902:	d119      	bne.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	085b      	lsrs	r3, r3, #1
 8002910:	3b01      	subs	r3, #1
 8002912:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d10f      	bne.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002922:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002924:	429a      	cmp	r2, r3
 8002926:	d107      	bne.n	8002938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002934:	429a      	cmp	r2, r3
 8002936:	d001      	beq.n	800293c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40023800 	.word	0x40023800

0800294c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e041      	b.n	80029e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d106      	bne.n	8002978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7fe fd30 	bl	80013d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2202      	movs	r2, #2
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3304      	adds	r3, #4
 8002988:	4619      	mov	r1, r3
 800298a:	4610      	mov	r0, r2
 800298c:	f000 fbe2 	bl	8003154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
	...

080029ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d001      	beq.n	8002a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e04e      	b.n	8002aa2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2202      	movs	r2, #2
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0201 	orr.w	r2, r2, #1
 8002a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a23      	ldr	r2, [pc, #140]	; (8002ab0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d022      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a2e:	d01d      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a1f      	ldr	r2, [pc, #124]	; (8002ab4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d018      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a1e      	ldr	r2, [pc, #120]	; (8002ab8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d013      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a1c      	ldr	r2, [pc, #112]	; (8002abc <HAL_TIM_Base_Start_IT+0xd0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d00e      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a1b      	ldr	r2, [pc, #108]	; (8002ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d009      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a19      	ldr	r2, [pc, #100]	; (8002ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d004      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x80>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a18      	ldr	r2, [pc, #96]	; (8002ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d111      	bne.n	8002a90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2b06      	cmp	r3, #6
 8002a7c:	d010      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 0201 	orr.w	r2, r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a8e:	e007      	b.n	8002aa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3714      	adds	r7, #20
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40010000 	.word	0x40010000
 8002ab4:	40000400 	.word	0x40000400
 8002ab8:	40000800 	.word	0x40000800
 8002abc:	40000c00 	.word	0x40000c00
 8002ac0:	40010400 	.word	0x40010400
 8002ac4:	40014000 	.word	0x40014000
 8002ac8:	40001800 	.word	0x40001800

08002acc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e041      	b.n	8002b62 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe fc34 	bl	8001360 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3304      	adds	r3, #4
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	f000 fb22 	bl	8003154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d104      	bne.n	8002b8a <HAL_TIM_IC_Start_IT+0x1e>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	e013      	b.n	8002bb2 <HAL_TIM_IC_Start_IT+0x46>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d104      	bne.n	8002b9a <HAL_TIM_IC_Start_IT+0x2e>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	e00b      	b.n	8002bb2 <HAL_TIM_IC_Start_IT+0x46>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d104      	bne.n	8002baa <HAL_TIM_IC_Start_IT+0x3e>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	e003      	b.n	8002bb2 <HAL_TIM_IC_Start_IT+0x46>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d104      	bne.n	8002bc4 <HAL_TIM_IC_Start_IT+0x58>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	e013      	b.n	8002bec <HAL_TIM_IC_Start_IT+0x80>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d104      	bne.n	8002bd4 <HAL_TIM_IC_Start_IT+0x68>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e00b      	b.n	8002bec <HAL_TIM_IC_Start_IT+0x80>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d104      	bne.n	8002be4 <HAL_TIM_IC_Start_IT+0x78>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	e003      	b.n	8002bec <HAL_TIM_IC_Start_IT+0x80>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bee:	7bbb      	ldrb	r3, [r7, #14]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d102      	bne.n	8002bfa <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002bf4:	7b7b      	ldrb	r3, [r7, #13]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d001      	beq.n	8002bfe <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e0cc      	b.n	8002d98 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d104      	bne.n	8002c0e <HAL_TIM_IC_Start_IT+0xa2>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c0c:	e013      	b.n	8002c36 <HAL_TIM_IC_Start_IT+0xca>
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d104      	bne.n	8002c1e <HAL_TIM_IC_Start_IT+0xb2>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c1c:	e00b      	b.n	8002c36 <HAL_TIM_IC_Start_IT+0xca>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d104      	bne.n	8002c2e <HAL_TIM_IC_Start_IT+0xc2>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c2c:	e003      	b.n	8002c36 <HAL_TIM_IC_Start_IT+0xca>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2202      	movs	r2, #2
 8002c32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d104      	bne.n	8002c46 <HAL_TIM_IC_Start_IT+0xda>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c44:	e013      	b.n	8002c6e <HAL_TIM_IC_Start_IT+0x102>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d104      	bne.n	8002c56 <HAL_TIM_IC_Start_IT+0xea>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c54:	e00b      	b.n	8002c6e <HAL_TIM_IC_Start_IT+0x102>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b08      	cmp	r3, #8
 8002c5a:	d104      	bne.n	8002c66 <HAL_TIM_IC_Start_IT+0xfa>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c64:	e003      	b.n	8002c6e <HAL_TIM_IC_Start_IT+0x102>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2202      	movs	r2, #2
 8002c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	2b0c      	cmp	r3, #12
 8002c72:	d841      	bhi.n	8002cf8 <HAL_TIM_IC_Start_IT+0x18c>
 8002c74:	a201      	add	r2, pc, #4	; (adr r2, 8002c7c <HAL_TIM_IC_Start_IT+0x110>)
 8002c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c7a:	bf00      	nop
 8002c7c:	08002cb1 	.word	0x08002cb1
 8002c80:	08002cf9 	.word	0x08002cf9
 8002c84:	08002cf9 	.word	0x08002cf9
 8002c88:	08002cf9 	.word	0x08002cf9
 8002c8c:	08002cc3 	.word	0x08002cc3
 8002c90:	08002cf9 	.word	0x08002cf9
 8002c94:	08002cf9 	.word	0x08002cf9
 8002c98:	08002cf9 	.word	0x08002cf9
 8002c9c:	08002cd5 	.word	0x08002cd5
 8002ca0:	08002cf9 	.word	0x08002cf9
 8002ca4:	08002cf9 	.word	0x08002cf9
 8002ca8:	08002cf9 	.word	0x08002cf9
 8002cac:	08002ce7 	.word	0x08002ce7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0202 	orr.w	r2, r2, #2
 8002cbe:	60da      	str	r2, [r3, #12]
      break;
 8002cc0:	e01d      	b.n	8002cfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f042 0204 	orr.w	r2, r2, #4
 8002cd0:	60da      	str	r2, [r3, #12]
      break;
 8002cd2:	e014      	b.n	8002cfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0208 	orr.w	r2, r2, #8
 8002ce2:	60da      	str	r2, [r3, #12]
      break;
 8002ce4:	e00b      	b.n	8002cfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f042 0210 	orr.w	r2, r2, #16
 8002cf4:	60da      	str	r2, [r3, #12]
      break;
 8002cf6:	e002      	b.n	8002cfe <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002cfc:	bf00      	nop
  }

  if (status == HAL_OK)
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d148      	bne.n	8002d96 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	6839      	ldr	r1, [r7, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fbeb 	bl	80034e8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a22      	ldr	r2, [pc, #136]	; (8002da0 <HAL_TIM_IC_Start_IT+0x234>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d022      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d24:	d01d      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a1e      	ldr	r2, [pc, #120]	; (8002da4 <HAL_TIM_IC_Start_IT+0x238>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d018      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a1c      	ldr	r2, [pc, #112]	; (8002da8 <HAL_TIM_IC_Start_IT+0x23c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d013      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a1b      	ldr	r2, [pc, #108]	; (8002dac <HAL_TIM_IC_Start_IT+0x240>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d00e      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a19      	ldr	r2, [pc, #100]	; (8002db0 <HAL_TIM_IC_Start_IT+0x244>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d009      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a18      	ldr	r2, [pc, #96]	; (8002db4 <HAL_TIM_IC_Start_IT+0x248>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d004      	beq.n	8002d62 <HAL_TIM_IC_Start_IT+0x1f6>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a16      	ldr	r2, [pc, #88]	; (8002db8 <HAL_TIM_IC_Start_IT+0x24c>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d111      	bne.n	8002d86 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	2b06      	cmp	r3, #6
 8002d72:	d010      	beq.n	8002d96 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f042 0201 	orr.w	r2, r2, #1
 8002d82:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d84:	e007      	b.n	8002d96 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f042 0201 	orr.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40010000 	.word	0x40010000
 8002da4:	40000400 	.word	0x40000400
 8002da8:	40000800 	.word	0x40000800
 8002dac:	40000c00 	.word	0x40000c00
 8002db0:	40010400 	.word	0x40010400
 8002db4:	40014000 	.word	0x40014000
 8002db8:	40001800 	.word	0x40001800

08002dbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d122      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d11b      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 0202 	mvn.w	r2, #2
 8002de8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7fe fa54 	bl	80012ac <HAL_TIM_IC_CaptureCallback>
 8002e04:	e005      	b.n	8002e12 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 f986 	bl	8003118 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f98d 	bl	800312c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	f003 0304 	and.w	r3, r3, #4
 8002e22:	2b04      	cmp	r3, #4
 8002e24:	d122      	bne.n	8002e6c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d11b      	bne.n	8002e6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f06f 0204 	mvn.w	r2, #4
 8002e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2202      	movs	r2, #2
 8002e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fe fa2a 	bl	80012ac <HAL_TIM_IC_CaptureCallback>
 8002e58:	e005      	b.n	8002e66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f95c 	bl	8003118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f963 	bl	800312c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d122      	bne.n	8002ec0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d11b      	bne.n	8002ec0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f06f 0208 	mvn.w	r2, #8
 8002e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2204      	movs	r2, #4
 8002e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7fe fa00 	bl	80012ac <HAL_TIM_IC_CaptureCallback>
 8002eac:	e005      	b.n	8002eba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f932 	bl	8003118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 f939 	bl	800312c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	2b10      	cmp	r3, #16
 8002ecc:	d122      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b10      	cmp	r3, #16
 8002eda:	d11b      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f06f 0210 	mvn.w	r2, #16
 8002ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2208      	movs	r2, #8
 8002eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7fe f9d6 	bl	80012ac <HAL_TIM_IC_CaptureCallback>
 8002f00:	e005      	b.n	8002f0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f908 	bl	8003118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 f90f 	bl	800312c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d10e      	bne.n	8002f40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d107      	bne.n	8002f40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0201 	mvn.w	r2, #1
 8002f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f8e2 	bl	8003104 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f4a:	2b80      	cmp	r3, #128	; 0x80
 8002f4c:	d10e      	bne.n	8002f6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f58:	2b80      	cmp	r3, #128	; 0x80
 8002f5a:	d107      	bne.n	8002f6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 faed 	bl	8003546 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f76:	2b40      	cmp	r3, #64	; 0x40
 8002f78:	d10e      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f84:	2b40      	cmp	r3, #64	; 0x40
 8002f86:	d107      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f8d4 	bl	8003140 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0320 	and.w	r3, r3, #32
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	d10e      	bne.n	8002fc4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f003 0320 	and.w	r3, r3, #32
 8002fb0:	2b20      	cmp	r3, #32
 8002fb2:	d107      	bne.n	8002fc4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0220 	mvn.w	r2, #32
 8002fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 fab7 	bl	8003532 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_TIM_IC_ConfigChannel+0x1e>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e088      	b.n	80030fc <HAL_TIM_IC_ConfigChannel+0x130>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d11b      	bne.n	8003030 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6818      	ldr	r0, [r3, #0]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	6819      	ldr	r1, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	f000 f944 	bl	8003294 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699a      	ldr	r2, [r3, #24]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 020c 	bic.w	r2, r2, #12
 800301a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6999      	ldr	r1, [r3, #24]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	689a      	ldr	r2, [r3, #8]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	619a      	str	r2, [r3, #24]
 800302e:	e060      	b.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b04      	cmp	r3, #4
 8003034:	d11c      	bne.n	8003070 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	6819      	ldr	r1, [r3, #0]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	f000 f999 	bl	800337c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	699a      	ldr	r2, [r3, #24]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003058:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6999      	ldr	r1, [r3, #24]
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	021a      	lsls	r2, r3, #8
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	619a      	str	r2, [r3, #24]
 800306e:	e040      	b.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b08      	cmp	r3, #8
 8003074:	d11b      	bne.n	80030ae <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	6819      	ldr	r1, [r3, #0]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f000 f9b6 	bl	80033f6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69da      	ldr	r2, [r3, #28]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 020c 	bic.w	r2, r2, #12
 8003098:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69d9      	ldr	r1, [r3, #28]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	61da      	str	r2, [r3, #28]
 80030ac:	e021      	b.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0c      	cmp	r3, #12
 80030b2:	d11c      	bne.n	80030ee <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6818      	ldr	r0, [r3, #0]
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	6819      	ldr	r1, [r3, #0]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f000 f9d3 	bl	800346e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	69da      	ldr	r2, [r3, #28]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80030d6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	69d9      	ldr	r1, [r3, #28]
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	021a      	lsls	r2, r3, #8
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	61da      	str	r2, [r3, #28]
 80030ec:	e001      	b.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a40      	ldr	r2, [pc, #256]	; (8003268 <TIM_Base_SetConfig+0x114>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d013      	beq.n	8003194 <TIM_Base_SetConfig+0x40>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003172:	d00f      	beq.n	8003194 <TIM_Base_SetConfig+0x40>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a3d      	ldr	r2, [pc, #244]	; (800326c <TIM_Base_SetConfig+0x118>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00b      	beq.n	8003194 <TIM_Base_SetConfig+0x40>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a3c      	ldr	r2, [pc, #240]	; (8003270 <TIM_Base_SetConfig+0x11c>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d007      	beq.n	8003194 <TIM_Base_SetConfig+0x40>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a3b      	ldr	r2, [pc, #236]	; (8003274 <TIM_Base_SetConfig+0x120>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d003      	beq.n	8003194 <TIM_Base_SetConfig+0x40>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a3a      	ldr	r2, [pc, #232]	; (8003278 <TIM_Base_SetConfig+0x124>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d108      	bne.n	80031a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800319a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a2f      	ldr	r2, [pc, #188]	; (8003268 <TIM_Base_SetConfig+0x114>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d02b      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b4:	d027      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a2c      	ldr	r2, [pc, #176]	; (800326c <TIM_Base_SetConfig+0x118>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d023      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a2b      	ldr	r2, [pc, #172]	; (8003270 <TIM_Base_SetConfig+0x11c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01f      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a2a      	ldr	r2, [pc, #168]	; (8003274 <TIM_Base_SetConfig+0x120>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d01b      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a29      	ldr	r2, [pc, #164]	; (8003278 <TIM_Base_SetConfig+0x124>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d017      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a28      	ldr	r2, [pc, #160]	; (800327c <TIM_Base_SetConfig+0x128>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d013      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a27      	ldr	r2, [pc, #156]	; (8003280 <TIM_Base_SetConfig+0x12c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d00f      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a26      	ldr	r2, [pc, #152]	; (8003284 <TIM_Base_SetConfig+0x130>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00b      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a25      	ldr	r2, [pc, #148]	; (8003288 <TIM_Base_SetConfig+0x134>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d007      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a24      	ldr	r2, [pc, #144]	; (800328c <TIM_Base_SetConfig+0x138>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d003      	beq.n	8003206 <TIM_Base_SetConfig+0xb2>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a23      	ldr	r2, [pc, #140]	; (8003290 <TIM_Base_SetConfig+0x13c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d108      	bne.n	8003218 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800320c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	4313      	orrs	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a0a      	ldr	r2, [pc, #40]	; (8003268 <TIM_Base_SetConfig+0x114>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d003      	beq.n	800324c <TIM_Base_SetConfig+0xf8>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a0c      	ldr	r2, [pc, #48]	; (8003278 <TIM_Base_SetConfig+0x124>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d103      	bne.n	8003254 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	691a      	ldr	r2, [r3, #16]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	615a      	str	r2, [r3, #20]
}
 800325a:	bf00      	nop
 800325c:	3714      	adds	r7, #20
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40010000 	.word	0x40010000
 800326c:	40000400 	.word	0x40000400
 8003270:	40000800 	.word	0x40000800
 8003274:	40000c00 	.word	0x40000c00
 8003278:	40010400 	.word	0x40010400
 800327c:	40014000 	.word	0x40014000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800
 8003288:	40001800 	.word	0x40001800
 800328c:	40001c00 	.word	0x40001c00
 8003290:	40002000 	.word	0x40002000

08003294 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	f023 0201 	bic.w	r2, r3, #1
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a28      	ldr	r2, [pc, #160]	; (8003360 <TIM_TI1_SetConfig+0xcc>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d01b      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c8:	d017      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	4a25      	ldr	r2, [pc, #148]	; (8003364 <TIM_TI1_SetConfig+0xd0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d013      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	4a24      	ldr	r2, [pc, #144]	; (8003368 <TIM_TI1_SetConfig+0xd4>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d00f      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4a23      	ldr	r2, [pc, #140]	; (800336c <TIM_TI1_SetConfig+0xd8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d00b      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a22      	ldr	r2, [pc, #136]	; (8003370 <TIM_TI1_SetConfig+0xdc>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d007      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	4a21      	ldr	r2, [pc, #132]	; (8003374 <TIM_TI1_SetConfig+0xe0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d003      	beq.n	80032fa <TIM_TI1_SetConfig+0x66>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4a20      	ldr	r2, [pc, #128]	; (8003378 <TIM_TI1_SetConfig+0xe4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d101      	bne.n	80032fe <TIM_TI1_SetConfig+0x6a>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <TIM_TI1_SetConfig+0x6c>
 80032fe:	2300      	movs	r3, #0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f023 0303 	bic.w	r3, r3, #3
 800330a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4313      	orrs	r3, r2
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	e003      	b.n	800331e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003324:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	b2db      	uxtb	r3, r3
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	4313      	orrs	r3, r2
 8003330:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	f023 030a 	bic.w	r3, r3, #10
 8003338:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	f003 030a 	and.w	r3, r3, #10
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	621a      	str	r2, [r3, #32]
}
 8003352:	bf00      	nop
 8003354:	371c      	adds	r7, #28
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40010000 	.word	0x40010000
 8003364:	40000400 	.word	0x40000400
 8003368:	40000800 	.word	0x40000800
 800336c:	40000c00 	.word	0x40000c00
 8003370:	40010400 	.word	0x40010400
 8003374:	40014000 	.word	0x40014000
 8003378:	40001800 	.word	0x40001800

0800337c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
 8003388:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	f023 0210 	bic.w	r2, r3, #16
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	031b      	lsls	r3, r3, #12
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033ce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4313      	orrs	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	621a      	str	r2, [r3, #32]
}
 80033ea:	bf00      	nop
 80033ec:	371c      	adds	r7, #28
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b087      	sub	sp, #28
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f023 0303 	bic.w	r3, r3, #3
 8003422:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4313      	orrs	r3, r2
 800342a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003432:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	b2db      	uxtb	r3, r3
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003446:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	021b      	lsls	r3, r3, #8
 800344c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	4313      	orrs	r3, r2
 8003454:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	621a      	str	r2, [r3, #32]
}
 8003462:	bf00      	nop
 8003464:	371c      	adds	r7, #28
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800346e:	b480      	push	{r7}
 8003470:	b087      	sub	sp, #28
 8003472:	af00      	add	r7, sp, #0
 8003474:	60f8      	str	r0, [r7, #12]
 8003476:	60b9      	str	r1, [r7, #8]
 8003478:	607a      	str	r2, [r7, #4]
 800347a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800349a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	021b      	lsls	r3, r3, #8
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	031b      	lsls	r3, r3, #12
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80034c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	031b      	lsls	r3, r3, #12
 80034c6:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	621a      	str	r2, [r3, #32]
}
 80034dc:	bf00      	nop
 80034de:	371c      	adds	r7, #28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f003 031f 	and.w	r3, r3, #31
 80034fa:	2201      	movs	r2, #1
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6a1a      	ldr	r2, [r3, #32]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	43db      	mvns	r3, r3
 800350a:	401a      	ands	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a1a      	ldr	r2, [r3, #32]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 031f 	and.w	r3, r3, #31
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	431a      	orrs	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	621a      	str	r2, [r3, #32]
}
 8003526:	bf00      	nop
 8003528:	371c      	adds	r7, #28
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e03f      	b.n	80035ec <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d106      	bne.n	8003586 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7fd ff49 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2224      	movs	r2, #36	; 0x24
 800358a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800359c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f928 	bl	80037f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695a      	ldr	r2, [r3, #20]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035c2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035d2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	; 0x28
 80035f8:	af02      	add	r7, sp, #8
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	4613      	mov	r3, r2
 8003602:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b20      	cmp	r3, #32
 8003612:	d17c      	bne.n	800370e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <HAL_UART_Transmit+0x2c>
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e075      	b.n	8003710 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800362a:	2b01      	cmp	r3, #1
 800362c:	d101      	bne.n	8003632 <HAL_UART_Transmit+0x3e>
 800362e:	2302      	movs	r3, #2
 8003630:	e06e      	b.n	8003710 <HAL_UART_Transmit+0x11c>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2221      	movs	r2, #33	; 0x21
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003648:	f7fe f8b8 	bl	80017bc <HAL_GetTick>
 800364c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	88fa      	ldrh	r2, [r7, #6]
 8003652:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	88fa      	ldrh	r2, [r7, #6]
 8003658:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003662:	d108      	bne.n	8003676 <HAL_UART_Transmit+0x82>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d104      	bne.n	8003676 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800366c:	2300      	movs	r3, #0
 800366e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e003      	b.n	800367e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800367a:	2300      	movs	r3, #0
 800367c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003686:	e02a      	b.n	80036de <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	2200      	movs	r2, #0
 8003690:	2180      	movs	r1, #128	; 0x80
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 f840 	bl	8003718 <UART_WaitOnFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e036      	b.n	8003710 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10b      	bne.n	80036c0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	461a      	mov	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036b6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	3302      	adds	r3, #2
 80036bc:	61bb      	str	r3, [r7, #24]
 80036be:	e007      	b.n	80036d0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	781a      	ldrb	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	3301      	adds	r3, #1
 80036ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1cf      	bne.n	8003688 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2200      	movs	r2, #0
 80036f0:	2140      	movs	r1, #64	; 0x40
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f810 	bl	8003718 <UART_WaitOnFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e006      	b.n	8003710 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	e000      	b.n	8003710 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800370e:	2302      	movs	r3, #2
  }
}
 8003710:	4618      	mov	r0, r3
 8003712:	3720      	adds	r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b090      	sub	sp, #64	; 0x40
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	4613      	mov	r3, r2
 8003726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003728:	e050      	b.n	80037cc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d04c      	beq.n	80037cc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003732:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003734:	2b00      	cmp	r3, #0
 8003736:	d007      	beq.n	8003748 <UART_WaitOnFlagUntilTimeout+0x30>
 8003738:	f7fe f840 	bl	80017bc <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003744:	429a      	cmp	r2, r3
 8003746:	d241      	bcs.n	80037cc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	330c      	adds	r3, #12
 800374e:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003752:	e853 3f00 	ldrex	r3, [r3]
 8003756:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800375e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	330c      	adds	r3, #12
 8003766:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003768:	637a      	str	r2, [r7, #52]	; 0x34
 800376a:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800376e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003770:	e841 2300 	strex	r3, r2, [r1]
 8003774:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1e5      	bne.n	8003748 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3314      	adds	r3, #20
 8003782:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	e853 3f00 	ldrex	r3, [r3]
 800378a:	613b      	str	r3, [r7, #16]
   return(result);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	63bb      	str	r3, [r7, #56]	; 0x38
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	3314      	adds	r3, #20
 800379a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800379c:	623a      	str	r2, [r7, #32]
 800379e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a0:	69f9      	ldr	r1, [r7, #28]
 80037a2:	6a3a      	ldr	r2, [r7, #32]
 80037a4:	e841 2300 	strex	r3, r2, [r1]
 80037a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e5      	bne.n	800377c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2220      	movs	r2, #32
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e00f      	b.n	80037ec <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	4013      	ands	r3, r2
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	bf0c      	ite	eq
 80037dc:	2301      	moveq	r3, #1
 80037de:	2300      	movne	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	79fb      	ldrb	r3, [r7, #7]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d09f      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3740      	adds	r7, #64	; 0x40
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037f8:	b09f      	sub	sp, #124	; 0x7c
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800380a:	68d9      	ldr	r1, [r3, #12]
 800380c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	ea40 0301 	orr.w	r3, r0, r1
 8003814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	431a      	orrs	r2, r3
 8003826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	4313      	orrs	r3, r2
 800382c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800382e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003838:	f021 010c 	bic.w	r1, r1, #12
 800383c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003842:	430b      	orrs	r3, r1
 8003844:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003852:	6999      	ldr	r1, [r3, #24]
 8003854:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	ea40 0301 	orr.w	r3, r0, r1
 800385c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800385e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	4bc5      	ldr	r3, [pc, #788]	; (8003b78 <UART_SetConfig+0x384>)
 8003864:	429a      	cmp	r2, r3
 8003866:	d004      	beq.n	8003872 <UART_SetConfig+0x7e>
 8003868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4bc3      	ldr	r3, [pc, #780]	; (8003b7c <UART_SetConfig+0x388>)
 800386e:	429a      	cmp	r2, r3
 8003870:	d103      	bne.n	800387a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003872:	f7fe fc07 	bl	8002084 <HAL_RCC_GetPCLK2Freq>
 8003876:	6778      	str	r0, [r7, #116]	; 0x74
 8003878:	e002      	b.n	8003880 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800387a:	f7fe fbef 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 800387e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003888:	f040 80b6 	bne.w	80039f8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800388c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800388e:	461c      	mov	r4, r3
 8003890:	f04f 0500 	mov.w	r5, #0
 8003894:	4622      	mov	r2, r4
 8003896:	462b      	mov	r3, r5
 8003898:	1891      	adds	r1, r2, r2
 800389a:	6439      	str	r1, [r7, #64]	; 0x40
 800389c:	415b      	adcs	r3, r3
 800389e:	647b      	str	r3, [r7, #68]	; 0x44
 80038a0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038a4:	1912      	adds	r2, r2, r4
 80038a6:	eb45 0303 	adc.w	r3, r5, r3
 80038aa:	f04f 0000 	mov.w	r0, #0
 80038ae:	f04f 0100 	mov.w	r1, #0
 80038b2:	00d9      	lsls	r1, r3, #3
 80038b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038b8:	00d0      	lsls	r0, r2, #3
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	1911      	adds	r1, r2, r4
 80038c0:	6639      	str	r1, [r7, #96]	; 0x60
 80038c2:	416b      	adcs	r3, r5
 80038c4:	667b      	str	r3, [r7, #100]	; 0x64
 80038c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	461a      	mov	r2, r3
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	1891      	adds	r1, r2, r2
 80038d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80038d4:	415b      	adcs	r3, r3
 80038d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80038dc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80038e0:	f7fd f982 	bl	8000be8 <__aeabi_uldivmod>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	4ba5      	ldr	r3, [pc, #660]	; (8003b80 <UART_SetConfig+0x38c>)
 80038ea:	fba3 2302 	umull	r2, r3, r3, r2
 80038ee:	095b      	lsrs	r3, r3, #5
 80038f0:	011e      	lsls	r6, r3, #4
 80038f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038f4:	461c      	mov	r4, r3
 80038f6:	f04f 0500 	mov.w	r5, #0
 80038fa:	4622      	mov	r2, r4
 80038fc:	462b      	mov	r3, r5
 80038fe:	1891      	adds	r1, r2, r2
 8003900:	6339      	str	r1, [r7, #48]	; 0x30
 8003902:	415b      	adcs	r3, r3
 8003904:	637b      	str	r3, [r7, #52]	; 0x34
 8003906:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800390a:	1912      	adds	r2, r2, r4
 800390c:	eb45 0303 	adc.w	r3, r5, r3
 8003910:	f04f 0000 	mov.w	r0, #0
 8003914:	f04f 0100 	mov.w	r1, #0
 8003918:	00d9      	lsls	r1, r3, #3
 800391a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800391e:	00d0      	lsls	r0, r2, #3
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	1911      	adds	r1, r2, r4
 8003926:	65b9      	str	r1, [r7, #88]	; 0x58
 8003928:	416b      	adcs	r3, r5
 800392a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800392c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	461a      	mov	r2, r3
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	1891      	adds	r1, r2, r2
 8003938:	62b9      	str	r1, [r7, #40]	; 0x28
 800393a:	415b      	adcs	r3, r3
 800393c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800393e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003942:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003946:	f7fd f94f 	bl	8000be8 <__aeabi_uldivmod>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4b8c      	ldr	r3, [pc, #560]	; (8003b80 <UART_SetConfig+0x38c>)
 8003950:	fba3 1302 	umull	r1, r3, r3, r2
 8003954:	095b      	lsrs	r3, r3, #5
 8003956:	2164      	movs	r1, #100	; 0x64
 8003958:	fb01 f303 	mul.w	r3, r1, r3
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	3332      	adds	r3, #50	; 0x32
 8003962:	4a87      	ldr	r2, [pc, #540]	; (8003b80 <UART_SetConfig+0x38c>)
 8003964:	fba2 2303 	umull	r2, r3, r2, r3
 8003968:	095b      	lsrs	r3, r3, #5
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003970:	441e      	add	r6, r3
 8003972:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003974:	4618      	mov	r0, r3
 8003976:	f04f 0100 	mov.w	r1, #0
 800397a:	4602      	mov	r2, r0
 800397c:	460b      	mov	r3, r1
 800397e:	1894      	adds	r4, r2, r2
 8003980:	623c      	str	r4, [r7, #32]
 8003982:	415b      	adcs	r3, r3
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
 8003986:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800398a:	1812      	adds	r2, r2, r0
 800398c:	eb41 0303 	adc.w	r3, r1, r3
 8003990:	f04f 0400 	mov.w	r4, #0
 8003994:	f04f 0500 	mov.w	r5, #0
 8003998:	00dd      	lsls	r5, r3, #3
 800399a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800399e:	00d4      	lsls	r4, r2, #3
 80039a0:	4622      	mov	r2, r4
 80039a2:	462b      	mov	r3, r5
 80039a4:	1814      	adds	r4, r2, r0
 80039a6:	653c      	str	r4, [r7, #80]	; 0x50
 80039a8:	414b      	adcs	r3, r1
 80039aa:	657b      	str	r3, [r7, #84]	; 0x54
 80039ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	461a      	mov	r2, r3
 80039b2:	f04f 0300 	mov.w	r3, #0
 80039b6:	1891      	adds	r1, r2, r2
 80039b8:	61b9      	str	r1, [r7, #24]
 80039ba:	415b      	adcs	r3, r3
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039c2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80039c6:	f7fd f90f 	bl	8000be8 <__aeabi_uldivmod>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	4b6c      	ldr	r3, [pc, #432]	; (8003b80 <UART_SetConfig+0x38c>)
 80039d0:	fba3 1302 	umull	r1, r3, r3, r2
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	2164      	movs	r1, #100	; 0x64
 80039d8:	fb01 f303 	mul.w	r3, r1, r3
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	3332      	adds	r3, #50	; 0x32
 80039e2:	4a67      	ldr	r2, [pc, #412]	; (8003b80 <UART_SetConfig+0x38c>)
 80039e4:	fba2 2303 	umull	r2, r3, r2, r3
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	f003 0207 	and.w	r2, r3, #7
 80039ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4432      	add	r2, r6
 80039f4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039f6:	e0b9      	b.n	8003b6c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039fa:	461c      	mov	r4, r3
 80039fc:	f04f 0500 	mov.w	r5, #0
 8003a00:	4622      	mov	r2, r4
 8003a02:	462b      	mov	r3, r5
 8003a04:	1891      	adds	r1, r2, r2
 8003a06:	6139      	str	r1, [r7, #16]
 8003a08:	415b      	adcs	r3, r3
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a10:	1912      	adds	r2, r2, r4
 8003a12:	eb45 0303 	adc.w	r3, r5, r3
 8003a16:	f04f 0000 	mov.w	r0, #0
 8003a1a:	f04f 0100 	mov.w	r1, #0
 8003a1e:	00d9      	lsls	r1, r3, #3
 8003a20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a24:	00d0      	lsls	r0, r2, #3
 8003a26:	4602      	mov	r2, r0
 8003a28:	460b      	mov	r3, r1
 8003a2a:	eb12 0804 	adds.w	r8, r2, r4
 8003a2e:	eb43 0905 	adc.w	r9, r3, r5
 8003a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f04f 0100 	mov.w	r1, #0
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	008b      	lsls	r3, r1, #2
 8003a46:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003a4a:	0082      	lsls	r2, r0, #2
 8003a4c:	4640      	mov	r0, r8
 8003a4e:	4649      	mov	r1, r9
 8003a50:	f7fd f8ca 	bl	8000be8 <__aeabi_uldivmod>
 8003a54:	4602      	mov	r2, r0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4b49      	ldr	r3, [pc, #292]	; (8003b80 <UART_SetConfig+0x38c>)
 8003a5a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	011e      	lsls	r6, r3, #4
 8003a62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a64:	4618      	mov	r0, r3
 8003a66:	f04f 0100 	mov.w	r1, #0
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	1894      	adds	r4, r2, r2
 8003a70:	60bc      	str	r4, [r7, #8]
 8003a72:	415b      	adcs	r3, r3
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a7a:	1812      	adds	r2, r2, r0
 8003a7c:	eb41 0303 	adc.w	r3, r1, r3
 8003a80:	f04f 0400 	mov.w	r4, #0
 8003a84:	f04f 0500 	mov.w	r5, #0
 8003a88:	00dd      	lsls	r5, r3, #3
 8003a8a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003a8e:	00d4      	lsls	r4, r2, #3
 8003a90:	4622      	mov	r2, r4
 8003a92:	462b      	mov	r3, r5
 8003a94:	1814      	adds	r4, r2, r0
 8003a96:	64bc      	str	r4, [r7, #72]	; 0x48
 8003a98:	414b      	adcs	r3, r1
 8003a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f04f 0100 	mov.w	r1, #0
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	f04f 0300 	mov.w	r3, #0
 8003aae:	008b      	lsls	r3, r1, #2
 8003ab0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003ab4:	0082      	lsls	r2, r0, #2
 8003ab6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003aba:	f7fd f895 	bl	8000be8 <__aeabi_uldivmod>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	4b2f      	ldr	r3, [pc, #188]	; (8003b80 <UART_SetConfig+0x38c>)
 8003ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ac8:	095b      	lsrs	r3, r3, #5
 8003aca:	2164      	movs	r1, #100	; 0x64
 8003acc:	fb01 f303 	mul.w	r3, r1, r3
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	3332      	adds	r3, #50	; 0x32
 8003ad6:	4a2a      	ldr	r2, [pc, #168]	; (8003b80 <UART_SetConfig+0x38c>)
 8003ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae2:	441e      	add	r6, r3
 8003ae4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f04f 0100 	mov.w	r1, #0
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	1894      	adds	r4, r2, r2
 8003af2:	603c      	str	r4, [r7, #0]
 8003af4:	415b      	adcs	r3, r3
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003afc:	1812      	adds	r2, r2, r0
 8003afe:	eb41 0303 	adc.w	r3, r1, r3
 8003b02:	f04f 0400 	mov.w	r4, #0
 8003b06:	f04f 0500 	mov.w	r5, #0
 8003b0a:	00dd      	lsls	r5, r3, #3
 8003b0c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b10:	00d4      	lsls	r4, r2, #3
 8003b12:	4622      	mov	r2, r4
 8003b14:	462b      	mov	r3, r5
 8003b16:	eb12 0a00 	adds.w	sl, r2, r0
 8003b1a:	eb43 0b01 	adc.w	fp, r3, r1
 8003b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f04f 0100 	mov.w	r1, #0
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	008b      	lsls	r3, r1, #2
 8003b32:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003b36:	0082      	lsls	r2, r0, #2
 8003b38:	4650      	mov	r0, sl
 8003b3a:	4659      	mov	r1, fp
 8003b3c:	f7fd f854 	bl	8000be8 <__aeabi_uldivmod>
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	4b0e      	ldr	r3, [pc, #56]	; (8003b80 <UART_SetConfig+0x38c>)
 8003b46:	fba3 1302 	umull	r1, r3, r3, r2
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2164      	movs	r1, #100	; 0x64
 8003b4e:	fb01 f303 	mul.w	r3, r1, r3
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	3332      	adds	r3, #50	; 0x32
 8003b58:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <UART_SetConfig+0x38c>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	095b      	lsrs	r3, r3, #5
 8003b60:	f003 020f 	and.w	r2, r3, #15
 8003b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4432      	add	r2, r6
 8003b6a:	609a      	str	r2, [r3, #8]
}
 8003b6c:	bf00      	nop
 8003b6e:	377c      	adds	r7, #124	; 0x7c
 8003b70:	46bd      	mov	sp, r7
 8003b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b76:	bf00      	nop
 8003b78:	40011000 	.word	0x40011000
 8003b7c:	40011400 	.word	0x40011400
 8003b80:	51eb851f 	.word	0x51eb851f

08003b84 <__errno>:
 8003b84:	4b01      	ldr	r3, [pc, #4]	; (8003b8c <__errno+0x8>)
 8003b86:	6818      	ldr	r0, [r3, #0]
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	20000010 	.word	0x20000010

08003b90 <__libc_init_array>:
 8003b90:	b570      	push	{r4, r5, r6, lr}
 8003b92:	4d0d      	ldr	r5, [pc, #52]	; (8003bc8 <__libc_init_array+0x38>)
 8003b94:	4c0d      	ldr	r4, [pc, #52]	; (8003bcc <__libc_init_array+0x3c>)
 8003b96:	1b64      	subs	r4, r4, r5
 8003b98:	10a4      	asrs	r4, r4, #2
 8003b9a:	2600      	movs	r6, #0
 8003b9c:	42a6      	cmp	r6, r4
 8003b9e:	d109      	bne.n	8003bb4 <__libc_init_array+0x24>
 8003ba0:	4d0b      	ldr	r5, [pc, #44]	; (8003bd0 <__libc_init_array+0x40>)
 8003ba2:	4c0c      	ldr	r4, [pc, #48]	; (8003bd4 <__libc_init_array+0x44>)
 8003ba4:	f002 feb6 	bl	8006914 <_init>
 8003ba8:	1b64      	subs	r4, r4, r5
 8003baa:	10a4      	asrs	r4, r4, #2
 8003bac:	2600      	movs	r6, #0
 8003bae:	42a6      	cmp	r6, r4
 8003bb0:	d105      	bne.n	8003bbe <__libc_init_array+0x2e>
 8003bb2:	bd70      	pop	{r4, r5, r6, pc}
 8003bb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb8:	4798      	blx	r3
 8003bba:	3601      	adds	r6, #1
 8003bbc:	e7ee      	b.n	8003b9c <__libc_init_array+0xc>
 8003bbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bc2:	4798      	blx	r3
 8003bc4:	3601      	adds	r6, #1
 8003bc6:	e7f2      	b.n	8003bae <__libc_init_array+0x1e>
 8003bc8:	08006d5c 	.word	0x08006d5c
 8003bcc:	08006d5c 	.word	0x08006d5c
 8003bd0:	08006d5c 	.word	0x08006d5c
 8003bd4:	08006d60 	.word	0x08006d60

08003bd8 <memset>:
 8003bd8:	4402      	add	r2, r0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d100      	bne.n	8003be2 <memset+0xa>
 8003be0:	4770      	bx	lr
 8003be2:	f803 1b01 	strb.w	r1, [r3], #1
 8003be6:	e7f9      	b.n	8003bdc <memset+0x4>

08003be8 <__cvt>:
 8003be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bec:	ec55 4b10 	vmov	r4, r5, d0
 8003bf0:	2d00      	cmp	r5, #0
 8003bf2:	460e      	mov	r6, r1
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	462b      	mov	r3, r5
 8003bf8:	bfbb      	ittet	lt
 8003bfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003bfe:	461d      	movlt	r5, r3
 8003c00:	2300      	movge	r3, #0
 8003c02:	232d      	movlt	r3, #45	; 0x2d
 8003c04:	700b      	strb	r3, [r1, #0]
 8003c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003c0c:	4691      	mov	r9, r2
 8003c0e:	f023 0820 	bic.w	r8, r3, #32
 8003c12:	bfbc      	itt	lt
 8003c14:	4622      	movlt	r2, r4
 8003c16:	4614      	movlt	r4, r2
 8003c18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c1c:	d005      	beq.n	8003c2a <__cvt+0x42>
 8003c1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003c22:	d100      	bne.n	8003c26 <__cvt+0x3e>
 8003c24:	3601      	adds	r6, #1
 8003c26:	2102      	movs	r1, #2
 8003c28:	e000      	b.n	8003c2c <__cvt+0x44>
 8003c2a:	2103      	movs	r1, #3
 8003c2c:	ab03      	add	r3, sp, #12
 8003c2e:	9301      	str	r3, [sp, #4]
 8003c30:	ab02      	add	r3, sp, #8
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	ec45 4b10 	vmov	d0, r4, r5
 8003c38:	4653      	mov	r3, sl
 8003c3a:	4632      	mov	r2, r6
 8003c3c:	f000 fcec 	bl	8004618 <_dtoa_r>
 8003c40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c44:	4607      	mov	r7, r0
 8003c46:	d102      	bne.n	8003c4e <__cvt+0x66>
 8003c48:	f019 0f01 	tst.w	r9, #1
 8003c4c:	d022      	beq.n	8003c94 <__cvt+0xac>
 8003c4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c52:	eb07 0906 	add.w	r9, r7, r6
 8003c56:	d110      	bne.n	8003c7a <__cvt+0x92>
 8003c58:	783b      	ldrb	r3, [r7, #0]
 8003c5a:	2b30      	cmp	r3, #48	; 0x30
 8003c5c:	d10a      	bne.n	8003c74 <__cvt+0x8c>
 8003c5e:	2200      	movs	r2, #0
 8003c60:	2300      	movs	r3, #0
 8003c62:	4620      	mov	r0, r4
 8003c64:	4629      	mov	r1, r5
 8003c66:	f7fc ff4f 	bl	8000b08 <__aeabi_dcmpeq>
 8003c6a:	b918      	cbnz	r0, 8003c74 <__cvt+0x8c>
 8003c6c:	f1c6 0601 	rsb	r6, r6, #1
 8003c70:	f8ca 6000 	str.w	r6, [sl]
 8003c74:	f8da 3000 	ldr.w	r3, [sl]
 8003c78:	4499      	add	r9, r3
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	4620      	mov	r0, r4
 8003c80:	4629      	mov	r1, r5
 8003c82:	f7fc ff41 	bl	8000b08 <__aeabi_dcmpeq>
 8003c86:	b108      	cbz	r0, 8003c8c <__cvt+0xa4>
 8003c88:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c8c:	2230      	movs	r2, #48	; 0x30
 8003c8e:	9b03      	ldr	r3, [sp, #12]
 8003c90:	454b      	cmp	r3, r9
 8003c92:	d307      	bcc.n	8003ca4 <__cvt+0xbc>
 8003c94:	9b03      	ldr	r3, [sp, #12]
 8003c96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c98:	1bdb      	subs	r3, r3, r7
 8003c9a:	4638      	mov	r0, r7
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	b004      	add	sp, #16
 8003ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca4:	1c59      	adds	r1, r3, #1
 8003ca6:	9103      	str	r1, [sp, #12]
 8003ca8:	701a      	strb	r2, [r3, #0]
 8003caa:	e7f0      	b.n	8003c8e <__cvt+0xa6>

08003cac <__exponent>:
 8003cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2900      	cmp	r1, #0
 8003cb2:	bfb8      	it	lt
 8003cb4:	4249      	neglt	r1, r1
 8003cb6:	f803 2b02 	strb.w	r2, [r3], #2
 8003cba:	bfb4      	ite	lt
 8003cbc:	222d      	movlt	r2, #45	; 0x2d
 8003cbe:	222b      	movge	r2, #43	; 0x2b
 8003cc0:	2909      	cmp	r1, #9
 8003cc2:	7042      	strb	r2, [r0, #1]
 8003cc4:	dd2a      	ble.n	8003d1c <__exponent+0x70>
 8003cc6:	f10d 0407 	add.w	r4, sp, #7
 8003cca:	46a4      	mov	ip, r4
 8003ccc:	270a      	movs	r7, #10
 8003cce:	46a6      	mov	lr, r4
 8003cd0:	460a      	mov	r2, r1
 8003cd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003cd6:	fb07 1516 	mls	r5, r7, r6, r1
 8003cda:	3530      	adds	r5, #48	; 0x30
 8003cdc:	2a63      	cmp	r2, #99	; 0x63
 8003cde:	f104 34ff 	add.w	r4, r4, #4294967295
 8003ce2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003ce6:	4631      	mov	r1, r6
 8003ce8:	dcf1      	bgt.n	8003cce <__exponent+0x22>
 8003cea:	3130      	adds	r1, #48	; 0x30
 8003cec:	f1ae 0502 	sub.w	r5, lr, #2
 8003cf0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003cf4:	1c44      	adds	r4, r0, #1
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	4561      	cmp	r1, ip
 8003cfa:	d30a      	bcc.n	8003d12 <__exponent+0x66>
 8003cfc:	f10d 0209 	add.w	r2, sp, #9
 8003d00:	eba2 020e 	sub.w	r2, r2, lr
 8003d04:	4565      	cmp	r5, ip
 8003d06:	bf88      	it	hi
 8003d08:	2200      	movhi	r2, #0
 8003d0a:	4413      	add	r3, r2
 8003d0c:	1a18      	subs	r0, r3, r0
 8003d0e:	b003      	add	sp, #12
 8003d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d16:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003d1a:	e7ed      	b.n	8003cf8 <__exponent+0x4c>
 8003d1c:	2330      	movs	r3, #48	; 0x30
 8003d1e:	3130      	adds	r1, #48	; 0x30
 8003d20:	7083      	strb	r3, [r0, #2]
 8003d22:	70c1      	strb	r1, [r0, #3]
 8003d24:	1d03      	adds	r3, r0, #4
 8003d26:	e7f1      	b.n	8003d0c <__exponent+0x60>

08003d28 <_printf_float>:
 8003d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d2c:	ed2d 8b02 	vpush	{d8}
 8003d30:	b08d      	sub	sp, #52	; 0x34
 8003d32:	460c      	mov	r4, r1
 8003d34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003d38:	4616      	mov	r6, r2
 8003d3a:	461f      	mov	r7, r3
 8003d3c:	4605      	mov	r5, r0
 8003d3e:	f001 fa57 	bl	80051f0 <_localeconv_r>
 8003d42:	f8d0 a000 	ldr.w	sl, [r0]
 8003d46:	4650      	mov	r0, sl
 8003d48:	f7fc fa62 	bl	8000210 <strlen>
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	930a      	str	r3, [sp, #40]	; 0x28
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	9305      	str	r3, [sp, #20]
 8003d54:	f8d8 3000 	ldr.w	r3, [r8]
 8003d58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003d5c:	3307      	adds	r3, #7
 8003d5e:	f023 0307 	bic.w	r3, r3, #7
 8003d62:	f103 0208 	add.w	r2, r3, #8
 8003d66:	f8c8 2000 	str.w	r2, [r8]
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d72:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003d76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d7a:	9307      	str	r3, [sp, #28]
 8003d7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d80:	ee08 0a10 	vmov	s16, r0
 8003d84:	4b9f      	ldr	r3, [pc, #636]	; (8004004 <_printf_float+0x2dc>)
 8003d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8e:	f7fc feed 	bl	8000b6c <__aeabi_dcmpun>
 8003d92:	bb88      	cbnz	r0, 8003df8 <_printf_float+0xd0>
 8003d94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d98:	4b9a      	ldr	r3, [pc, #616]	; (8004004 <_printf_float+0x2dc>)
 8003d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d9e:	f7fc fec7 	bl	8000b30 <__aeabi_dcmple>
 8003da2:	bb48      	cbnz	r0, 8003df8 <_printf_float+0xd0>
 8003da4:	2200      	movs	r2, #0
 8003da6:	2300      	movs	r3, #0
 8003da8:	4640      	mov	r0, r8
 8003daa:	4649      	mov	r1, r9
 8003dac:	f7fc feb6 	bl	8000b1c <__aeabi_dcmplt>
 8003db0:	b110      	cbz	r0, 8003db8 <_printf_float+0x90>
 8003db2:	232d      	movs	r3, #45	; 0x2d
 8003db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003db8:	4b93      	ldr	r3, [pc, #588]	; (8004008 <_printf_float+0x2e0>)
 8003dba:	4894      	ldr	r0, [pc, #592]	; (800400c <_printf_float+0x2e4>)
 8003dbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003dc0:	bf94      	ite	ls
 8003dc2:	4698      	movls	r8, r3
 8003dc4:	4680      	movhi	r8, r0
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	6123      	str	r3, [r4, #16]
 8003dca:	9b05      	ldr	r3, [sp, #20]
 8003dcc:	f023 0204 	bic.w	r2, r3, #4
 8003dd0:	6022      	str	r2, [r4, #0]
 8003dd2:	f04f 0900 	mov.w	r9, #0
 8003dd6:	9700      	str	r7, [sp, #0]
 8003dd8:	4633      	mov	r3, r6
 8003dda:	aa0b      	add	r2, sp, #44	; 0x2c
 8003ddc:	4621      	mov	r1, r4
 8003dde:	4628      	mov	r0, r5
 8003de0:	f000 f9d8 	bl	8004194 <_printf_common>
 8003de4:	3001      	adds	r0, #1
 8003de6:	f040 8090 	bne.w	8003f0a <_printf_float+0x1e2>
 8003dea:	f04f 30ff 	mov.w	r0, #4294967295
 8003dee:	b00d      	add	sp, #52	; 0x34
 8003df0:	ecbd 8b02 	vpop	{d8}
 8003df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df8:	4642      	mov	r2, r8
 8003dfa:	464b      	mov	r3, r9
 8003dfc:	4640      	mov	r0, r8
 8003dfe:	4649      	mov	r1, r9
 8003e00:	f7fc feb4 	bl	8000b6c <__aeabi_dcmpun>
 8003e04:	b140      	cbz	r0, 8003e18 <_printf_float+0xf0>
 8003e06:	464b      	mov	r3, r9
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	bfbc      	itt	lt
 8003e0c:	232d      	movlt	r3, #45	; 0x2d
 8003e0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003e12:	487f      	ldr	r0, [pc, #508]	; (8004010 <_printf_float+0x2e8>)
 8003e14:	4b7f      	ldr	r3, [pc, #508]	; (8004014 <_printf_float+0x2ec>)
 8003e16:	e7d1      	b.n	8003dbc <_printf_float+0x94>
 8003e18:	6863      	ldr	r3, [r4, #4]
 8003e1a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003e1e:	9206      	str	r2, [sp, #24]
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	d13f      	bne.n	8003ea4 <_printf_float+0x17c>
 8003e24:	2306      	movs	r3, #6
 8003e26:	6063      	str	r3, [r4, #4]
 8003e28:	9b05      	ldr	r3, [sp, #20]
 8003e2a:	6861      	ldr	r1, [r4, #4]
 8003e2c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003e30:	2300      	movs	r3, #0
 8003e32:	9303      	str	r3, [sp, #12]
 8003e34:	ab0a      	add	r3, sp, #40	; 0x28
 8003e36:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003e3a:	ab09      	add	r3, sp, #36	; 0x24
 8003e3c:	ec49 8b10 	vmov	d0, r8, r9
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6022      	str	r2, [r4, #0]
 8003e44:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f7ff fecd 	bl	8003be8 <__cvt>
 8003e4e:	9b06      	ldr	r3, [sp, #24]
 8003e50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e52:	2b47      	cmp	r3, #71	; 0x47
 8003e54:	4680      	mov	r8, r0
 8003e56:	d108      	bne.n	8003e6a <_printf_float+0x142>
 8003e58:	1cc8      	adds	r0, r1, #3
 8003e5a:	db02      	blt.n	8003e62 <_printf_float+0x13a>
 8003e5c:	6863      	ldr	r3, [r4, #4]
 8003e5e:	4299      	cmp	r1, r3
 8003e60:	dd41      	ble.n	8003ee6 <_printf_float+0x1be>
 8003e62:	f1ab 0b02 	sub.w	fp, fp, #2
 8003e66:	fa5f fb8b 	uxtb.w	fp, fp
 8003e6a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e6e:	d820      	bhi.n	8003eb2 <_printf_float+0x18a>
 8003e70:	3901      	subs	r1, #1
 8003e72:	465a      	mov	r2, fp
 8003e74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e78:	9109      	str	r1, [sp, #36]	; 0x24
 8003e7a:	f7ff ff17 	bl	8003cac <__exponent>
 8003e7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e80:	1813      	adds	r3, r2, r0
 8003e82:	2a01      	cmp	r2, #1
 8003e84:	4681      	mov	r9, r0
 8003e86:	6123      	str	r3, [r4, #16]
 8003e88:	dc02      	bgt.n	8003e90 <_printf_float+0x168>
 8003e8a:	6822      	ldr	r2, [r4, #0]
 8003e8c:	07d2      	lsls	r2, r2, #31
 8003e8e:	d501      	bpl.n	8003e94 <_printf_float+0x16c>
 8003e90:	3301      	adds	r3, #1
 8003e92:	6123      	str	r3, [r4, #16]
 8003e94:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d09c      	beq.n	8003dd6 <_printf_float+0xae>
 8003e9c:	232d      	movs	r3, #45	; 0x2d
 8003e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea2:	e798      	b.n	8003dd6 <_printf_float+0xae>
 8003ea4:	9a06      	ldr	r2, [sp, #24]
 8003ea6:	2a47      	cmp	r2, #71	; 0x47
 8003ea8:	d1be      	bne.n	8003e28 <_printf_float+0x100>
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1bc      	bne.n	8003e28 <_printf_float+0x100>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e7b9      	b.n	8003e26 <_printf_float+0xfe>
 8003eb2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003eb6:	d118      	bne.n	8003eea <_printf_float+0x1c2>
 8003eb8:	2900      	cmp	r1, #0
 8003eba:	6863      	ldr	r3, [r4, #4]
 8003ebc:	dd0b      	ble.n	8003ed6 <_printf_float+0x1ae>
 8003ebe:	6121      	str	r1, [r4, #16]
 8003ec0:	b913      	cbnz	r3, 8003ec8 <_printf_float+0x1a0>
 8003ec2:	6822      	ldr	r2, [r4, #0]
 8003ec4:	07d0      	lsls	r0, r2, #31
 8003ec6:	d502      	bpl.n	8003ece <_printf_float+0x1a6>
 8003ec8:	3301      	adds	r3, #1
 8003eca:	440b      	add	r3, r1
 8003ecc:	6123      	str	r3, [r4, #16]
 8003ece:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ed0:	f04f 0900 	mov.w	r9, #0
 8003ed4:	e7de      	b.n	8003e94 <_printf_float+0x16c>
 8003ed6:	b913      	cbnz	r3, 8003ede <_printf_float+0x1b6>
 8003ed8:	6822      	ldr	r2, [r4, #0]
 8003eda:	07d2      	lsls	r2, r2, #31
 8003edc:	d501      	bpl.n	8003ee2 <_printf_float+0x1ba>
 8003ede:	3302      	adds	r3, #2
 8003ee0:	e7f4      	b.n	8003ecc <_printf_float+0x1a4>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e7f2      	b.n	8003ecc <_printf_float+0x1a4>
 8003ee6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eec:	4299      	cmp	r1, r3
 8003eee:	db05      	blt.n	8003efc <_printf_float+0x1d4>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	6121      	str	r1, [r4, #16]
 8003ef4:	07d8      	lsls	r0, r3, #31
 8003ef6:	d5ea      	bpl.n	8003ece <_printf_float+0x1a6>
 8003ef8:	1c4b      	adds	r3, r1, #1
 8003efa:	e7e7      	b.n	8003ecc <_printf_float+0x1a4>
 8003efc:	2900      	cmp	r1, #0
 8003efe:	bfd4      	ite	le
 8003f00:	f1c1 0202 	rsble	r2, r1, #2
 8003f04:	2201      	movgt	r2, #1
 8003f06:	4413      	add	r3, r2
 8003f08:	e7e0      	b.n	8003ecc <_printf_float+0x1a4>
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	055a      	lsls	r2, r3, #21
 8003f0e:	d407      	bmi.n	8003f20 <_printf_float+0x1f8>
 8003f10:	6923      	ldr	r3, [r4, #16]
 8003f12:	4642      	mov	r2, r8
 8003f14:	4631      	mov	r1, r6
 8003f16:	4628      	mov	r0, r5
 8003f18:	47b8      	blx	r7
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d12c      	bne.n	8003f78 <_printf_float+0x250>
 8003f1e:	e764      	b.n	8003dea <_printf_float+0xc2>
 8003f20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003f24:	f240 80e0 	bls.w	80040e8 <_printf_float+0x3c0>
 8003f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f7fc fdea 	bl	8000b08 <__aeabi_dcmpeq>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d034      	beq.n	8003fa2 <_printf_float+0x27a>
 8003f38:	4a37      	ldr	r2, [pc, #220]	; (8004018 <_printf_float+0x2f0>)
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	4628      	mov	r0, r5
 8003f40:	47b8      	blx	r7
 8003f42:	3001      	adds	r0, #1
 8003f44:	f43f af51 	beq.w	8003dea <_printf_float+0xc2>
 8003f48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	db02      	blt.n	8003f56 <_printf_float+0x22e>
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	07d8      	lsls	r0, r3, #31
 8003f54:	d510      	bpl.n	8003f78 <_printf_float+0x250>
 8003f56:	ee18 3a10 	vmov	r3, s16
 8003f5a:	4652      	mov	r2, sl
 8003f5c:	4631      	mov	r1, r6
 8003f5e:	4628      	mov	r0, r5
 8003f60:	47b8      	blx	r7
 8003f62:	3001      	adds	r0, #1
 8003f64:	f43f af41 	beq.w	8003dea <_printf_float+0xc2>
 8003f68:	f04f 0800 	mov.w	r8, #0
 8003f6c:	f104 091a 	add.w	r9, r4, #26
 8003f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f72:	3b01      	subs	r3, #1
 8003f74:	4543      	cmp	r3, r8
 8003f76:	dc09      	bgt.n	8003f8c <_printf_float+0x264>
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	079b      	lsls	r3, r3, #30
 8003f7c:	f100 8105 	bmi.w	800418a <_printf_float+0x462>
 8003f80:	68e0      	ldr	r0, [r4, #12]
 8003f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f84:	4298      	cmp	r0, r3
 8003f86:	bfb8      	it	lt
 8003f88:	4618      	movlt	r0, r3
 8003f8a:	e730      	b.n	8003dee <_printf_float+0xc6>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	464a      	mov	r2, r9
 8003f90:	4631      	mov	r1, r6
 8003f92:	4628      	mov	r0, r5
 8003f94:	47b8      	blx	r7
 8003f96:	3001      	adds	r0, #1
 8003f98:	f43f af27 	beq.w	8003dea <_printf_float+0xc2>
 8003f9c:	f108 0801 	add.w	r8, r8, #1
 8003fa0:	e7e6      	b.n	8003f70 <_printf_float+0x248>
 8003fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	dc39      	bgt.n	800401c <_printf_float+0x2f4>
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	; (8004018 <_printf_float+0x2f0>)
 8003faa:	2301      	movs	r3, #1
 8003fac:	4631      	mov	r1, r6
 8003fae:	4628      	mov	r0, r5
 8003fb0:	47b8      	blx	r7
 8003fb2:	3001      	adds	r0, #1
 8003fb4:	f43f af19 	beq.w	8003dea <_printf_float+0xc2>
 8003fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	d102      	bne.n	8003fc6 <_printf_float+0x29e>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	07d9      	lsls	r1, r3, #31
 8003fc4:	d5d8      	bpl.n	8003f78 <_printf_float+0x250>
 8003fc6:	ee18 3a10 	vmov	r3, s16
 8003fca:	4652      	mov	r2, sl
 8003fcc:	4631      	mov	r1, r6
 8003fce:	4628      	mov	r0, r5
 8003fd0:	47b8      	blx	r7
 8003fd2:	3001      	adds	r0, #1
 8003fd4:	f43f af09 	beq.w	8003dea <_printf_float+0xc2>
 8003fd8:	f04f 0900 	mov.w	r9, #0
 8003fdc:	f104 0a1a 	add.w	sl, r4, #26
 8003fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe2:	425b      	negs	r3, r3
 8003fe4:	454b      	cmp	r3, r9
 8003fe6:	dc01      	bgt.n	8003fec <_printf_float+0x2c4>
 8003fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fea:	e792      	b.n	8003f12 <_printf_float+0x1ea>
 8003fec:	2301      	movs	r3, #1
 8003fee:	4652      	mov	r2, sl
 8003ff0:	4631      	mov	r1, r6
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	47b8      	blx	r7
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	f43f aef7 	beq.w	8003dea <_printf_float+0xc2>
 8003ffc:	f109 0901 	add.w	r9, r9, #1
 8004000:	e7ee      	b.n	8003fe0 <_printf_float+0x2b8>
 8004002:	bf00      	nop
 8004004:	7fefffff 	.word	0x7fefffff
 8004008:	08006978 	.word	0x08006978
 800400c:	0800697c 	.word	0x0800697c
 8004010:	08006984 	.word	0x08006984
 8004014:	08006980 	.word	0x08006980
 8004018:	08006988 	.word	0x08006988
 800401c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800401e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004020:	429a      	cmp	r2, r3
 8004022:	bfa8      	it	ge
 8004024:	461a      	movge	r2, r3
 8004026:	2a00      	cmp	r2, #0
 8004028:	4691      	mov	r9, r2
 800402a:	dc37      	bgt.n	800409c <_printf_float+0x374>
 800402c:	f04f 0b00 	mov.w	fp, #0
 8004030:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004034:	f104 021a 	add.w	r2, r4, #26
 8004038:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800403a:	9305      	str	r3, [sp, #20]
 800403c:	eba3 0309 	sub.w	r3, r3, r9
 8004040:	455b      	cmp	r3, fp
 8004042:	dc33      	bgt.n	80040ac <_printf_float+0x384>
 8004044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004048:	429a      	cmp	r2, r3
 800404a:	db3b      	blt.n	80040c4 <_printf_float+0x39c>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	07da      	lsls	r2, r3, #31
 8004050:	d438      	bmi.n	80040c4 <_printf_float+0x39c>
 8004052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004054:	9b05      	ldr	r3, [sp, #20]
 8004056:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	eba2 0901 	sub.w	r9, r2, r1
 800405e:	4599      	cmp	r9, r3
 8004060:	bfa8      	it	ge
 8004062:	4699      	movge	r9, r3
 8004064:	f1b9 0f00 	cmp.w	r9, #0
 8004068:	dc35      	bgt.n	80040d6 <_printf_float+0x3ae>
 800406a:	f04f 0800 	mov.w	r8, #0
 800406e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004072:	f104 0a1a 	add.w	sl, r4, #26
 8004076:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	eba3 0309 	sub.w	r3, r3, r9
 8004080:	4543      	cmp	r3, r8
 8004082:	f77f af79 	ble.w	8003f78 <_printf_float+0x250>
 8004086:	2301      	movs	r3, #1
 8004088:	4652      	mov	r2, sl
 800408a:	4631      	mov	r1, r6
 800408c:	4628      	mov	r0, r5
 800408e:	47b8      	blx	r7
 8004090:	3001      	adds	r0, #1
 8004092:	f43f aeaa 	beq.w	8003dea <_printf_float+0xc2>
 8004096:	f108 0801 	add.w	r8, r8, #1
 800409a:	e7ec      	b.n	8004076 <_printf_float+0x34e>
 800409c:	4613      	mov	r3, r2
 800409e:	4631      	mov	r1, r6
 80040a0:	4642      	mov	r2, r8
 80040a2:	4628      	mov	r0, r5
 80040a4:	47b8      	blx	r7
 80040a6:	3001      	adds	r0, #1
 80040a8:	d1c0      	bne.n	800402c <_printf_float+0x304>
 80040aa:	e69e      	b.n	8003dea <_printf_float+0xc2>
 80040ac:	2301      	movs	r3, #1
 80040ae:	4631      	mov	r1, r6
 80040b0:	4628      	mov	r0, r5
 80040b2:	9205      	str	r2, [sp, #20]
 80040b4:	47b8      	blx	r7
 80040b6:	3001      	adds	r0, #1
 80040b8:	f43f ae97 	beq.w	8003dea <_printf_float+0xc2>
 80040bc:	9a05      	ldr	r2, [sp, #20]
 80040be:	f10b 0b01 	add.w	fp, fp, #1
 80040c2:	e7b9      	b.n	8004038 <_printf_float+0x310>
 80040c4:	ee18 3a10 	vmov	r3, s16
 80040c8:	4652      	mov	r2, sl
 80040ca:	4631      	mov	r1, r6
 80040cc:	4628      	mov	r0, r5
 80040ce:	47b8      	blx	r7
 80040d0:	3001      	adds	r0, #1
 80040d2:	d1be      	bne.n	8004052 <_printf_float+0x32a>
 80040d4:	e689      	b.n	8003dea <_printf_float+0xc2>
 80040d6:	9a05      	ldr	r2, [sp, #20]
 80040d8:	464b      	mov	r3, r9
 80040da:	4442      	add	r2, r8
 80040dc:	4631      	mov	r1, r6
 80040de:	4628      	mov	r0, r5
 80040e0:	47b8      	blx	r7
 80040e2:	3001      	adds	r0, #1
 80040e4:	d1c1      	bne.n	800406a <_printf_float+0x342>
 80040e6:	e680      	b.n	8003dea <_printf_float+0xc2>
 80040e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040ea:	2a01      	cmp	r2, #1
 80040ec:	dc01      	bgt.n	80040f2 <_printf_float+0x3ca>
 80040ee:	07db      	lsls	r3, r3, #31
 80040f0:	d538      	bpl.n	8004164 <_printf_float+0x43c>
 80040f2:	2301      	movs	r3, #1
 80040f4:	4642      	mov	r2, r8
 80040f6:	4631      	mov	r1, r6
 80040f8:	4628      	mov	r0, r5
 80040fa:	47b8      	blx	r7
 80040fc:	3001      	adds	r0, #1
 80040fe:	f43f ae74 	beq.w	8003dea <_printf_float+0xc2>
 8004102:	ee18 3a10 	vmov	r3, s16
 8004106:	4652      	mov	r2, sl
 8004108:	4631      	mov	r1, r6
 800410a:	4628      	mov	r0, r5
 800410c:	47b8      	blx	r7
 800410e:	3001      	adds	r0, #1
 8004110:	f43f ae6b 	beq.w	8003dea <_printf_float+0xc2>
 8004114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004118:	2200      	movs	r2, #0
 800411a:	2300      	movs	r3, #0
 800411c:	f7fc fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 8004120:	b9d8      	cbnz	r0, 800415a <_printf_float+0x432>
 8004122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004124:	f108 0201 	add.w	r2, r8, #1
 8004128:	3b01      	subs	r3, #1
 800412a:	4631      	mov	r1, r6
 800412c:	4628      	mov	r0, r5
 800412e:	47b8      	blx	r7
 8004130:	3001      	adds	r0, #1
 8004132:	d10e      	bne.n	8004152 <_printf_float+0x42a>
 8004134:	e659      	b.n	8003dea <_printf_float+0xc2>
 8004136:	2301      	movs	r3, #1
 8004138:	4652      	mov	r2, sl
 800413a:	4631      	mov	r1, r6
 800413c:	4628      	mov	r0, r5
 800413e:	47b8      	blx	r7
 8004140:	3001      	adds	r0, #1
 8004142:	f43f ae52 	beq.w	8003dea <_printf_float+0xc2>
 8004146:	f108 0801 	add.w	r8, r8, #1
 800414a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800414c:	3b01      	subs	r3, #1
 800414e:	4543      	cmp	r3, r8
 8004150:	dcf1      	bgt.n	8004136 <_printf_float+0x40e>
 8004152:	464b      	mov	r3, r9
 8004154:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004158:	e6dc      	b.n	8003f14 <_printf_float+0x1ec>
 800415a:	f04f 0800 	mov.w	r8, #0
 800415e:	f104 0a1a 	add.w	sl, r4, #26
 8004162:	e7f2      	b.n	800414a <_printf_float+0x422>
 8004164:	2301      	movs	r3, #1
 8004166:	4642      	mov	r2, r8
 8004168:	e7df      	b.n	800412a <_printf_float+0x402>
 800416a:	2301      	movs	r3, #1
 800416c:	464a      	mov	r2, r9
 800416e:	4631      	mov	r1, r6
 8004170:	4628      	mov	r0, r5
 8004172:	47b8      	blx	r7
 8004174:	3001      	adds	r0, #1
 8004176:	f43f ae38 	beq.w	8003dea <_printf_float+0xc2>
 800417a:	f108 0801 	add.w	r8, r8, #1
 800417e:	68e3      	ldr	r3, [r4, #12]
 8004180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004182:	1a5b      	subs	r3, r3, r1
 8004184:	4543      	cmp	r3, r8
 8004186:	dcf0      	bgt.n	800416a <_printf_float+0x442>
 8004188:	e6fa      	b.n	8003f80 <_printf_float+0x258>
 800418a:	f04f 0800 	mov.w	r8, #0
 800418e:	f104 0919 	add.w	r9, r4, #25
 8004192:	e7f4      	b.n	800417e <_printf_float+0x456>

08004194 <_printf_common>:
 8004194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004198:	4616      	mov	r6, r2
 800419a:	4699      	mov	r9, r3
 800419c:	688a      	ldr	r2, [r1, #8]
 800419e:	690b      	ldr	r3, [r1, #16]
 80041a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041a4:	4293      	cmp	r3, r2
 80041a6:	bfb8      	it	lt
 80041a8:	4613      	movlt	r3, r2
 80041aa:	6033      	str	r3, [r6, #0]
 80041ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041b0:	4607      	mov	r7, r0
 80041b2:	460c      	mov	r4, r1
 80041b4:	b10a      	cbz	r2, 80041ba <_printf_common+0x26>
 80041b6:	3301      	adds	r3, #1
 80041b8:	6033      	str	r3, [r6, #0]
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	0699      	lsls	r1, r3, #26
 80041be:	bf42      	ittt	mi
 80041c0:	6833      	ldrmi	r3, [r6, #0]
 80041c2:	3302      	addmi	r3, #2
 80041c4:	6033      	strmi	r3, [r6, #0]
 80041c6:	6825      	ldr	r5, [r4, #0]
 80041c8:	f015 0506 	ands.w	r5, r5, #6
 80041cc:	d106      	bne.n	80041dc <_printf_common+0x48>
 80041ce:	f104 0a19 	add.w	sl, r4, #25
 80041d2:	68e3      	ldr	r3, [r4, #12]
 80041d4:	6832      	ldr	r2, [r6, #0]
 80041d6:	1a9b      	subs	r3, r3, r2
 80041d8:	42ab      	cmp	r3, r5
 80041da:	dc26      	bgt.n	800422a <_printf_common+0x96>
 80041dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041e0:	1e13      	subs	r3, r2, #0
 80041e2:	6822      	ldr	r2, [r4, #0]
 80041e4:	bf18      	it	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	0692      	lsls	r2, r2, #26
 80041ea:	d42b      	bmi.n	8004244 <_printf_common+0xb0>
 80041ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041f0:	4649      	mov	r1, r9
 80041f2:	4638      	mov	r0, r7
 80041f4:	47c0      	blx	r8
 80041f6:	3001      	adds	r0, #1
 80041f8:	d01e      	beq.n	8004238 <_printf_common+0xa4>
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	68e5      	ldr	r5, [r4, #12]
 80041fe:	6832      	ldr	r2, [r6, #0]
 8004200:	f003 0306 	and.w	r3, r3, #6
 8004204:	2b04      	cmp	r3, #4
 8004206:	bf08      	it	eq
 8004208:	1aad      	subeq	r5, r5, r2
 800420a:	68a3      	ldr	r3, [r4, #8]
 800420c:	6922      	ldr	r2, [r4, #16]
 800420e:	bf0c      	ite	eq
 8004210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004214:	2500      	movne	r5, #0
 8004216:	4293      	cmp	r3, r2
 8004218:	bfc4      	itt	gt
 800421a:	1a9b      	subgt	r3, r3, r2
 800421c:	18ed      	addgt	r5, r5, r3
 800421e:	2600      	movs	r6, #0
 8004220:	341a      	adds	r4, #26
 8004222:	42b5      	cmp	r5, r6
 8004224:	d11a      	bne.n	800425c <_printf_common+0xc8>
 8004226:	2000      	movs	r0, #0
 8004228:	e008      	b.n	800423c <_printf_common+0xa8>
 800422a:	2301      	movs	r3, #1
 800422c:	4652      	mov	r2, sl
 800422e:	4649      	mov	r1, r9
 8004230:	4638      	mov	r0, r7
 8004232:	47c0      	blx	r8
 8004234:	3001      	adds	r0, #1
 8004236:	d103      	bne.n	8004240 <_printf_common+0xac>
 8004238:	f04f 30ff 	mov.w	r0, #4294967295
 800423c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004240:	3501      	adds	r5, #1
 8004242:	e7c6      	b.n	80041d2 <_printf_common+0x3e>
 8004244:	18e1      	adds	r1, r4, r3
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	2030      	movs	r0, #48	; 0x30
 800424a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800424e:	4422      	add	r2, r4
 8004250:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004254:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004258:	3302      	adds	r3, #2
 800425a:	e7c7      	b.n	80041ec <_printf_common+0x58>
 800425c:	2301      	movs	r3, #1
 800425e:	4622      	mov	r2, r4
 8004260:	4649      	mov	r1, r9
 8004262:	4638      	mov	r0, r7
 8004264:	47c0      	blx	r8
 8004266:	3001      	adds	r0, #1
 8004268:	d0e6      	beq.n	8004238 <_printf_common+0xa4>
 800426a:	3601      	adds	r6, #1
 800426c:	e7d9      	b.n	8004222 <_printf_common+0x8e>
	...

08004270 <_printf_i>:
 8004270:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004274:	460c      	mov	r4, r1
 8004276:	4691      	mov	r9, r2
 8004278:	7e27      	ldrb	r7, [r4, #24]
 800427a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800427c:	2f78      	cmp	r7, #120	; 0x78
 800427e:	4680      	mov	r8, r0
 8004280:	469a      	mov	sl, r3
 8004282:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004286:	d807      	bhi.n	8004298 <_printf_i+0x28>
 8004288:	2f62      	cmp	r7, #98	; 0x62
 800428a:	d80a      	bhi.n	80042a2 <_printf_i+0x32>
 800428c:	2f00      	cmp	r7, #0
 800428e:	f000 80d8 	beq.w	8004442 <_printf_i+0x1d2>
 8004292:	2f58      	cmp	r7, #88	; 0x58
 8004294:	f000 80a3 	beq.w	80043de <_printf_i+0x16e>
 8004298:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800429c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80042a0:	e03a      	b.n	8004318 <_printf_i+0xa8>
 80042a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80042a6:	2b15      	cmp	r3, #21
 80042a8:	d8f6      	bhi.n	8004298 <_printf_i+0x28>
 80042aa:	a001      	add	r0, pc, #4	; (adr r0, 80042b0 <_printf_i+0x40>)
 80042ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80042b0:	08004309 	.word	0x08004309
 80042b4:	0800431d 	.word	0x0800431d
 80042b8:	08004299 	.word	0x08004299
 80042bc:	08004299 	.word	0x08004299
 80042c0:	08004299 	.word	0x08004299
 80042c4:	08004299 	.word	0x08004299
 80042c8:	0800431d 	.word	0x0800431d
 80042cc:	08004299 	.word	0x08004299
 80042d0:	08004299 	.word	0x08004299
 80042d4:	08004299 	.word	0x08004299
 80042d8:	08004299 	.word	0x08004299
 80042dc:	08004429 	.word	0x08004429
 80042e0:	0800434d 	.word	0x0800434d
 80042e4:	0800440b 	.word	0x0800440b
 80042e8:	08004299 	.word	0x08004299
 80042ec:	08004299 	.word	0x08004299
 80042f0:	0800444b 	.word	0x0800444b
 80042f4:	08004299 	.word	0x08004299
 80042f8:	0800434d 	.word	0x0800434d
 80042fc:	08004299 	.word	0x08004299
 8004300:	08004299 	.word	0x08004299
 8004304:	08004413 	.word	0x08004413
 8004308:	680b      	ldr	r3, [r1, #0]
 800430a:	1d1a      	adds	r2, r3, #4
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	600a      	str	r2, [r1, #0]
 8004310:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004314:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004318:	2301      	movs	r3, #1
 800431a:	e0a3      	b.n	8004464 <_printf_i+0x1f4>
 800431c:	6825      	ldr	r5, [r4, #0]
 800431e:	6808      	ldr	r0, [r1, #0]
 8004320:	062e      	lsls	r6, r5, #24
 8004322:	f100 0304 	add.w	r3, r0, #4
 8004326:	d50a      	bpl.n	800433e <_printf_i+0xce>
 8004328:	6805      	ldr	r5, [r0, #0]
 800432a:	600b      	str	r3, [r1, #0]
 800432c:	2d00      	cmp	r5, #0
 800432e:	da03      	bge.n	8004338 <_printf_i+0xc8>
 8004330:	232d      	movs	r3, #45	; 0x2d
 8004332:	426d      	negs	r5, r5
 8004334:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004338:	485e      	ldr	r0, [pc, #376]	; (80044b4 <_printf_i+0x244>)
 800433a:	230a      	movs	r3, #10
 800433c:	e019      	b.n	8004372 <_printf_i+0x102>
 800433e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004342:	6805      	ldr	r5, [r0, #0]
 8004344:	600b      	str	r3, [r1, #0]
 8004346:	bf18      	it	ne
 8004348:	b22d      	sxthne	r5, r5
 800434a:	e7ef      	b.n	800432c <_printf_i+0xbc>
 800434c:	680b      	ldr	r3, [r1, #0]
 800434e:	6825      	ldr	r5, [r4, #0]
 8004350:	1d18      	adds	r0, r3, #4
 8004352:	6008      	str	r0, [r1, #0]
 8004354:	0628      	lsls	r0, r5, #24
 8004356:	d501      	bpl.n	800435c <_printf_i+0xec>
 8004358:	681d      	ldr	r5, [r3, #0]
 800435a:	e002      	b.n	8004362 <_printf_i+0xf2>
 800435c:	0669      	lsls	r1, r5, #25
 800435e:	d5fb      	bpl.n	8004358 <_printf_i+0xe8>
 8004360:	881d      	ldrh	r5, [r3, #0]
 8004362:	4854      	ldr	r0, [pc, #336]	; (80044b4 <_printf_i+0x244>)
 8004364:	2f6f      	cmp	r7, #111	; 0x6f
 8004366:	bf0c      	ite	eq
 8004368:	2308      	moveq	r3, #8
 800436a:	230a      	movne	r3, #10
 800436c:	2100      	movs	r1, #0
 800436e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004372:	6866      	ldr	r6, [r4, #4]
 8004374:	60a6      	str	r6, [r4, #8]
 8004376:	2e00      	cmp	r6, #0
 8004378:	bfa2      	ittt	ge
 800437a:	6821      	ldrge	r1, [r4, #0]
 800437c:	f021 0104 	bicge.w	r1, r1, #4
 8004380:	6021      	strge	r1, [r4, #0]
 8004382:	b90d      	cbnz	r5, 8004388 <_printf_i+0x118>
 8004384:	2e00      	cmp	r6, #0
 8004386:	d04d      	beq.n	8004424 <_printf_i+0x1b4>
 8004388:	4616      	mov	r6, r2
 800438a:	fbb5 f1f3 	udiv	r1, r5, r3
 800438e:	fb03 5711 	mls	r7, r3, r1, r5
 8004392:	5dc7      	ldrb	r7, [r0, r7]
 8004394:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004398:	462f      	mov	r7, r5
 800439a:	42bb      	cmp	r3, r7
 800439c:	460d      	mov	r5, r1
 800439e:	d9f4      	bls.n	800438a <_printf_i+0x11a>
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d10b      	bne.n	80043bc <_printf_i+0x14c>
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	07df      	lsls	r7, r3, #31
 80043a8:	d508      	bpl.n	80043bc <_printf_i+0x14c>
 80043aa:	6923      	ldr	r3, [r4, #16]
 80043ac:	6861      	ldr	r1, [r4, #4]
 80043ae:	4299      	cmp	r1, r3
 80043b0:	bfde      	ittt	le
 80043b2:	2330      	movle	r3, #48	; 0x30
 80043b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043bc:	1b92      	subs	r2, r2, r6
 80043be:	6122      	str	r2, [r4, #16]
 80043c0:	f8cd a000 	str.w	sl, [sp]
 80043c4:	464b      	mov	r3, r9
 80043c6:	aa03      	add	r2, sp, #12
 80043c8:	4621      	mov	r1, r4
 80043ca:	4640      	mov	r0, r8
 80043cc:	f7ff fee2 	bl	8004194 <_printf_common>
 80043d0:	3001      	adds	r0, #1
 80043d2:	d14c      	bne.n	800446e <_printf_i+0x1fe>
 80043d4:	f04f 30ff 	mov.w	r0, #4294967295
 80043d8:	b004      	add	sp, #16
 80043da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043de:	4835      	ldr	r0, [pc, #212]	; (80044b4 <_printf_i+0x244>)
 80043e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80043e4:	6823      	ldr	r3, [r4, #0]
 80043e6:	680e      	ldr	r6, [r1, #0]
 80043e8:	061f      	lsls	r7, r3, #24
 80043ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80043ee:	600e      	str	r6, [r1, #0]
 80043f0:	d514      	bpl.n	800441c <_printf_i+0x1ac>
 80043f2:	07d9      	lsls	r1, r3, #31
 80043f4:	bf44      	itt	mi
 80043f6:	f043 0320 	orrmi.w	r3, r3, #32
 80043fa:	6023      	strmi	r3, [r4, #0]
 80043fc:	b91d      	cbnz	r5, 8004406 <_printf_i+0x196>
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	f023 0320 	bic.w	r3, r3, #32
 8004404:	6023      	str	r3, [r4, #0]
 8004406:	2310      	movs	r3, #16
 8004408:	e7b0      	b.n	800436c <_printf_i+0xfc>
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	f043 0320 	orr.w	r3, r3, #32
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	2378      	movs	r3, #120	; 0x78
 8004414:	4828      	ldr	r0, [pc, #160]	; (80044b8 <_printf_i+0x248>)
 8004416:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800441a:	e7e3      	b.n	80043e4 <_printf_i+0x174>
 800441c:	065e      	lsls	r6, r3, #25
 800441e:	bf48      	it	mi
 8004420:	b2ad      	uxthmi	r5, r5
 8004422:	e7e6      	b.n	80043f2 <_printf_i+0x182>
 8004424:	4616      	mov	r6, r2
 8004426:	e7bb      	b.n	80043a0 <_printf_i+0x130>
 8004428:	680b      	ldr	r3, [r1, #0]
 800442a:	6826      	ldr	r6, [r4, #0]
 800442c:	6960      	ldr	r0, [r4, #20]
 800442e:	1d1d      	adds	r5, r3, #4
 8004430:	600d      	str	r5, [r1, #0]
 8004432:	0635      	lsls	r5, r6, #24
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	d501      	bpl.n	800443c <_printf_i+0x1cc>
 8004438:	6018      	str	r0, [r3, #0]
 800443a:	e002      	b.n	8004442 <_printf_i+0x1d2>
 800443c:	0671      	lsls	r1, r6, #25
 800443e:	d5fb      	bpl.n	8004438 <_printf_i+0x1c8>
 8004440:	8018      	strh	r0, [r3, #0]
 8004442:	2300      	movs	r3, #0
 8004444:	6123      	str	r3, [r4, #16]
 8004446:	4616      	mov	r6, r2
 8004448:	e7ba      	b.n	80043c0 <_printf_i+0x150>
 800444a:	680b      	ldr	r3, [r1, #0]
 800444c:	1d1a      	adds	r2, r3, #4
 800444e:	600a      	str	r2, [r1, #0]
 8004450:	681e      	ldr	r6, [r3, #0]
 8004452:	6862      	ldr	r2, [r4, #4]
 8004454:	2100      	movs	r1, #0
 8004456:	4630      	mov	r0, r6
 8004458:	f7fb fee2 	bl	8000220 <memchr>
 800445c:	b108      	cbz	r0, 8004462 <_printf_i+0x1f2>
 800445e:	1b80      	subs	r0, r0, r6
 8004460:	6060      	str	r0, [r4, #4]
 8004462:	6863      	ldr	r3, [r4, #4]
 8004464:	6123      	str	r3, [r4, #16]
 8004466:	2300      	movs	r3, #0
 8004468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800446c:	e7a8      	b.n	80043c0 <_printf_i+0x150>
 800446e:	6923      	ldr	r3, [r4, #16]
 8004470:	4632      	mov	r2, r6
 8004472:	4649      	mov	r1, r9
 8004474:	4640      	mov	r0, r8
 8004476:	47d0      	blx	sl
 8004478:	3001      	adds	r0, #1
 800447a:	d0ab      	beq.n	80043d4 <_printf_i+0x164>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	079b      	lsls	r3, r3, #30
 8004480:	d413      	bmi.n	80044aa <_printf_i+0x23a>
 8004482:	68e0      	ldr	r0, [r4, #12]
 8004484:	9b03      	ldr	r3, [sp, #12]
 8004486:	4298      	cmp	r0, r3
 8004488:	bfb8      	it	lt
 800448a:	4618      	movlt	r0, r3
 800448c:	e7a4      	b.n	80043d8 <_printf_i+0x168>
 800448e:	2301      	movs	r3, #1
 8004490:	4632      	mov	r2, r6
 8004492:	4649      	mov	r1, r9
 8004494:	4640      	mov	r0, r8
 8004496:	47d0      	blx	sl
 8004498:	3001      	adds	r0, #1
 800449a:	d09b      	beq.n	80043d4 <_printf_i+0x164>
 800449c:	3501      	adds	r5, #1
 800449e:	68e3      	ldr	r3, [r4, #12]
 80044a0:	9903      	ldr	r1, [sp, #12]
 80044a2:	1a5b      	subs	r3, r3, r1
 80044a4:	42ab      	cmp	r3, r5
 80044a6:	dcf2      	bgt.n	800448e <_printf_i+0x21e>
 80044a8:	e7eb      	b.n	8004482 <_printf_i+0x212>
 80044aa:	2500      	movs	r5, #0
 80044ac:	f104 0619 	add.w	r6, r4, #25
 80044b0:	e7f5      	b.n	800449e <_printf_i+0x22e>
 80044b2:	bf00      	nop
 80044b4:	0800698a 	.word	0x0800698a
 80044b8:	0800699b 	.word	0x0800699b

080044bc <siprintf>:
 80044bc:	b40e      	push	{r1, r2, r3}
 80044be:	b500      	push	{lr}
 80044c0:	b09c      	sub	sp, #112	; 0x70
 80044c2:	ab1d      	add	r3, sp, #116	; 0x74
 80044c4:	9002      	str	r0, [sp, #8]
 80044c6:	9006      	str	r0, [sp, #24]
 80044c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044cc:	4809      	ldr	r0, [pc, #36]	; (80044f4 <siprintf+0x38>)
 80044ce:	9107      	str	r1, [sp, #28]
 80044d0:	9104      	str	r1, [sp, #16]
 80044d2:	4909      	ldr	r1, [pc, #36]	; (80044f8 <siprintf+0x3c>)
 80044d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80044d8:	9105      	str	r1, [sp, #20]
 80044da:	6800      	ldr	r0, [r0, #0]
 80044dc:	9301      	str	r3, [sp, #4]
 80044de:	a902      	add	r1, sp, #8
 80044e0:	f001 fb34 	bl	8005b4c <_svfiprintf_r>
 80044e4:	9b02      	ldr	r3, [sp, #8]
 80044e6:	2200      	movs	r2, #0
 80044e8:	701a      	strb	r2, [r3, #0]
 80044ea:	b01c      	add	sp, #112	; 0x70
 80044ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80044f0:	b003      	add	sp, #12
 80044f2:	4770      	bx	lr
 80044f4:	20000010 	.word	0x20000010
 80044f8:	ffff0208 	.word	0xffff0208

080044fc <quorem>:
 80044fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004500:	6903      	ldr	r3, [r0, #16]
 8004502:	690c      	ldr	r4, [r1, #16]
 8004504:	42a3      	cmp	r3, r4
 8004506:	4607      	mov	r7, r0
 8004508:	f2c0 8081 	blt.w	800460e <quorem+0x112>
 800450c:	3c01      	subs	r4, #1
 800450e:	f101 0814 	add.w	r8, r1, #20
 8004512:	f100 0514 	add.w	r5, r0, #20
 8004516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800451a:	9301      	str	r3, [sp, #4]
 800451c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004524:	3301      	adds	r3, #1
 8004526:	429a      	cmp	r2, r3
 8004528:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800452c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004530:	fbb2 f6f3 	udiv	r6, r2, r3
 8004534:	d331      	bcc.n	800459a <quorem+0x9e>
 8004536:	f04f 0e00 	mov.w	lr, #0
 800453a:	4640      	mov	r0, r8
 800453c:	46ac      	mov	ip, r5
 800453e:	46f2      	mov	sl, lr
 8004540:	f850 2b04 	ldr.w	r2, [r0], #4
 8004544:	b293      	uxth	r3, r2
 8004546:	fb06 e303 	mla	r3, r6, r3, lr
 800454a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800454e:	b29b      	uxth	r3, r3
 8004550:	ebaa 0303 	sub.w	r3, sl, r3
 8004554:	0c12      	lsrs	r2, r2, #16
 8004556:	f8dc a000 	ldr.w	sl, [ip]
 800455a:	fb06 e202 	mla	r2, r6, r2, lr
 800455e:	fa13 f38a 	uxtah	r3, r3, sl
 8004562:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004566:	fa1f fa82 	uxth.w	sl, r2
 800456a:	f8dc 2000 	ldr.w	r2, [ip]
 800456e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004572:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004576:	b29b      	uxth	r3, r3
 8004578:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800457c:	4581      	cmp	r9, r0
 800457e:	f84c 3b04 	str.w	r3, [ip], #4
 8004582:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004586:	d2db      	bcs.n	8004540 <quorem+0x44>
 8004588:	f855 300b 	ldr.w	r3, [r5, fp]
 800458c:	b92b      	cbnz	r3, 800459a <quorem+0x9e>
 800458e:	9b01      	ldr	r3, [sp, #4]
 8004590:	3b04      	subs	r3, #4
 8004592:	429d      	cmp	r5, r3
 8004594:	461a      	mov	r2, r3
 8004596:	d32e      	bcc.n	80045f6 <quorem+0xfa>
 8004598:	613c      	str	r4, [r7, #16]
 800459a:	4638      	mov	r0, r7
 800459c:	f001 f8c0 	bl	8005720 <__mcmp>
 80045a0:	2800      	cmp	r0, #0
 80045a2:	db24      	blt.n	80045ee <quorem+0xf2>
 80045a4:	3601      	adds	r6, #1
 80045a6:	4628      	mov	r0, r5
 80045a8:	f04f 0c00 	mov.w	ip, #0
 80045ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80045b0:	f8d0 e000 	ldr.w	lr, [r0]
 80045b4:	b293      	uxth	r3, r2
 80045b6:	ebac 0303 	sub.w	r3, ip, r3
 80045ba:	0c12      	lsrs	r2, r2, #16
 80045bc:	fa13 f38e 	uxtah	r3, r3, lr
 80045c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80045c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045ce:	45c1      	cmp	r9, r8
 80045d0:	f840 3b04 	str.w	r3, [r0], #4
 80045d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80045d8:	d2e8      	bcs.n	80045ac <quorem+0xb0>
 80045da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045e2:	b922      	cbnz	r2, 80045ee <quorem+0xf2>
 80045e4:	3b04      	subs	r3, #4
 80045e6:	429d      	cmp	r5, r3
 80045e8:	461a      	mov	r2, r3
 80045ea:	d30a      	bcc.n	8004602 <quorem+0x106>
 80045ec:	613c      	str	r4, [r7, #16]
 80045ee:	4630      	mov	r0, r6
 80045f0:	b003      	add	sp, #12
 80045f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f6:	6812      	ldr	r2, [r2, #0]
 80045f8:	3b04      	subs	r3, #4
 80045fa:	2a00      	cmp	r2, #0
 80045fc:	d1cc      	bne.n	8004598 <quorem+0x9c>
 80045fe:	3c01      	subs	r4, #1
 8004600:	e7c7      	b.n	8004592 <quorem+0x96>
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	3b04      	subs	r3, #4
 8004606:	2a00      	cmp	r2, #0
 8004608:	d1f0      	bne.n	80045ec <quorem+0xf0>
 800460a:	3c01      	subs	r4, #1
 800460c:	e7eb      	b.n	80045e6 <quorem+0xea>
 800460e:	2000      	movs	r0, #0
 8004610:	e7ee      	b.n	80045f0 <quorem+0xf4>
 8004612:	0000      	movs	r0, r0
 8004614:	0000      	movs	r0, r0
	...

08004618 <_dtoa_r>:
 8004618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800461c:	ed2d 8b02 	vpush	{d8}
 8004620:	ec57 6b10 	vmov	r6, r7, d0
 8004624:	b095      	sub	sp, #84	; 0x54
 8004626:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004628:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800462c:	9105      	str	r1, [sp, #20]
 800462e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004632:	4604      	mov	r4, r0
 8004634:	9209      	str	r2, [sp, #36]	; 0x24
 8004636:	930f      	str	r3, [sp, #60]	; 0x3c
 8004638:	b975      	cbnz	r5, 8004658 <_dtoa_r+0x40>
 800463a:	2010      	movs	r0, #16
 800463c:	f000 fddc 	bl	80051f8 <malloc>
 8004640:	4602      	mov	r2, r0
 8004642:	6260      	str	r0, [r4, #36]	; 0x24
 8004644:	b920      	cbnz	r0, 8004650 <_dtoa_r+0x38>
 8004646:	4bb2      	ldr	r3, [pc, #712]	; (8004910 <_dtoa_r+0x2f8>)
 8004648:	21ea      	movs	r1, #234	; 0xea
 800464a:	48b2      	ldr	r0, [pc, #712]	; (8004914 <_dtoa_r+0x2fc>)
 800464c:	f001 fb8e 	bl	8005d6c <__assert_func>
 8004650:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004654:	6005      	str	r5, [r0, #0]
 8004656:	60c5      	str	r5, [r0, #12]
 8004658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800465a:	6819      	ldr	r1, [r3, #0]
 800465c:	b151      	cbz	r1, 8004674 <_dtoa_r+0x5c>
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	604a      	str	r2, [r1, #4]
 8004662:	2301      	movs	r3, #1
 8004664:	4093      	lsls	r3, r2
 8004666:	608b      	str	r3, [r1, #8]
 8004668:	4620      	mov	r0, r4
 800466a:	f000 fe1b 	bl	80052a4 <_Bfree>
 800466e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	1e3b      	subs	r3, r7, #0
 8004676:	bfb9      	ittee	lt
 8004678:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800467c:	9303      	strlt	r3, [sp, #12]
 800467e:	2300      	movge	r3, #0
 8004680:	f8c8 3000 	strge.w	r3, [r8]
 8004684:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004688:	4ba3      	ldr	r3, [pc, #652]	; (8004918 <_dtoa_r+0x300>)
 800468a:	bfbc      	itt	lt
 800468c:	2201      	movlt	r2, #1
 800468e:	f8c8 2000 	strlt.w	r2, [r8]
 8004692:	ea33 0309 	bics.w	r3, r3, r9
 8004696:	d11b      	bne.n	80046d0 <_dtoa_r+0xb8>
 8004698:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800469a:	f242 730f 	movw	r3, #9999	; 0x270f
 800469e:	6013      	str	r3, [r2, #0]
 80046a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80046a4:	4333      	orrs	r3, r6
 80046a6:	f000 857a 	beq.w	800519e <_dtoa_r+0xb86>
 80046aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046ac:	b963      	cbnz	r3, 80046c8 <_dtoa_r+0xb0>
 80046ae:	4b9b      	ldr	r3, [pc, #620]	; (800491c <_dtoa_r+0x304>)
 80046b0:	e024      	b.n	80046fc <_dtoa_r+0xe4>
 80046b2:	4b9b      	ldr	r3, [pc, #620]	; (8004920 <_dtoa_r+0x308>)
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	3308      	adds	r3, #8
 80046b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	9800      	ldr	r0, [sp, #0]
 80046be:	b015      	add	sp, #84	; 0x54
 80046c0:	ecbd 8b02 	vpop	{d8}
 80046c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c8:	4b94      	ldr	r3, [pc, #592]	; (800491c <_dtoa_r+0x304>)
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	3303      	adds	r3, #3
 80046ce:	e7f3      	b.n	80046b8 <_dtoa_r+0xa0>
 80046d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80046d4:	2200      	movs	r2, #0
 80046d6:	ec51 0b17 	vmov	r0, r1, d7
 80046da:	2300      	movs	r3, #0
 80046dc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80046e0:	f7fc fa12 	bl	8000b08 <__aeabi_dcmpeq>
 80046e4:	4680      	mov	r8, r0
 80046e6:	b158      	cbz	r0, 8004700 <_dtoa_r+0xe8>
 80046e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80046ea:	2301      	movs	r3, #1
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8551 	beq.w	8005198 <_dtoa_r+0xb80>
 80046f6:	488b      	ldr	r0, [pc, #556]	; (8004924 <_dtoa_r+0x30c>)
 80046f8:	6018      	str	r0, [r3, #0]
 80046fa:	1e43      	subs	r3, r0, #1
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	e7dd      	b.n	80046bc <_dtoa_r+0xa4>
 8004700:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004704:	aa12      	add	r2, sp, #72	; 0x48
 8004706:	a913      	add	r1, sp, #76	; 0x4c
 8004708:	4620      	mov	r0, r4
 800470a:	f001 f8ad 	bl	8005868 <__d2b>
 800470e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004712:	4683      	mov	fp, r0
 8004714:	2d00      	cmp	r5, #0
 8004716:	d07c      	beq.n	8004812 <_dtoa_r+0x1fa>
 8004718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800471a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800471e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004722:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004726:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800472a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800472e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004732:	4b7d      	ldr	r3, [pc, #500]	; (8004928 <_dtoa_r+0x310>)
 8004734:	2200      	movs	r2, #0
 8004736:	4630      	mov	r0, r6
 8004738:	4639      	mov	r1, r7
 800473a:	f7fb fdc5 	bl	80002c8 <__aeabi_dsub>
 800473e:	a36e      	add	r3, pc, #440	; (adr r3, 80048f8 <_dtoa_r+0x2e0>)
 8004740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004744:	f7fb ff78 	bl	8000638 <__aeabi_dmul>
 8004748:	a36d      	add	r3, pc, #436	; (adr r3, 8004900 <_dtoa_r+0x2e8>)
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f7fb fdbd 	bl	80002cc <__adddf3>
 8004752:	4606      	mov	r6, r0
 8004754:	4628      	mov	r0, r5
 8004756:	460f      	mov	r7, r1
 8004758:	f7fb ff04 	bl	8000564 <__aeabi_i2d>
 800475c:	a36a      	add	r3, pc, #424	; (adr r3, 8004908 <_dtoa_r+0x2f0>)
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	f7fb ff69 	bl	8000638 <__aeabi_dmul>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4630      	mov	r0, r6
 800476c:	4639      	mov	r1, r7
 800476e:	f7fb fdad 	bl	80002cc <__adddf3>
 8004772:	4606      	mov	r6, r0
 8004774:	460f      	mov	r7, r1
 8004776:	f7fc fa0f 	bl	8000b98 <__aeabi_d2iz>
 800477a:	2200      	movs	r2, #0
 800477c:	4682      	mov	sl, r0
 800477e:	2300      	movs	r3, #0
 8004780:	4630      	mov	r0, r6
 8004782:	4639      	mov	r1, r7
 8004784:	f7fc f9ca 	bl	8000b1c <__aeabi_dcmplt>
 8004788:	b148      	cbz	r0, 800479e <_dtoa_r+0x186>
 800478a:	4650      	mov	r0, sl
 800478c:	f7fb feea 	bl	8000564 <__aeabi_i2d>
 8004790:	4632      	mov	r2, r6
 8004792:	463b      	mov	r3, r7
 8004794:	f7fc f9b8 	bl	8000b08 <__aeabi_dcmpeq>
 8004798:	b908      	cbnz	r0, 800479e <_dtoa_r+0x186>
 800479a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800479e:	f1ba 0f16 	cmp.w	sl, #22
 80047a2:	d854      	bhi.n	800484e <_dtoa_r+0x236>
 80047a4:	4b61      	ldr	r3, [pc, #388]	; (800492c <_dtoa_r+0x314>)
 80047a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80047b2:	f7fc f9b3 	bl	8000b1c <__aeabi_dcmplt>
 80047b6:	2800      	cmp	r0, #0
 80047b8:	d04b      	beq.n	8004852 <_dtoa_r+0x23a>
 80047ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047be:	2300      	movs	r3, #0
 80047c0:	930e      	str	r3, [sp, #56]	; 0x38
 80047c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047c4:	1b5d      	subs	r5, r3, r5
 80047c6:	1e6b      	subs	r3, r5, #1
 80047c8:	9304      	str	r3, [sp, #16]
 80047ca:	bf43      	ittte	mi
 80047cc:	2300      	movmi	r3, #0
 80047ce:	f1c5 0801 	rsbmi	r8, r5, #1
 80047d2:	9304      	strmi	r3, [sp, #16]
 80047d4:	f04f 0800 	movpl.w	r8, #0
 80047d8:	f1ba 0f00 	cmp.w	sl, #0
 80047dc:	db3b      	blt.n	8004856 <_dtoa_r+0x23e>
 80047de:	9b04      	ldr	r3, [sp, #16]
 80047e0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80047e4:	4453      	add	r3, sl
 80047e6:	9304      	str	r3, [sp, #16]
 80047e8:	2300      	movs	r3, #0
 80047ea:	9306      	str	r3, [sp, #24]
 80047ec:	9b05      	ldr	r3, [sp, #20]
 80047ee:	2b09      	cmp	r3, #9
 80047f0:	d869      	bhi.n	80048c6 <_dtoa_r+0x2ae>
 80047f2:	2b05      	cmp	r3, #5
 80047f4:	bfc4      	itt	gt
 80047f6:	3b04      	subgt	r3, #4
 80047f8:	9305      	strgt	r3, [sp, #20]
 80047fa:	9b05      	ldr	r3, [sp, #20]
 80047fc:	f1a3 0302 	sub.w	r3, r3, #2
 8004800:	bfcc      	ite	gt
 8004802:	2500      	movgt	r5, #0
 8004804:	2501      	movle	r5, #1
 8004806:	2b03      	cmp	r3, #3
 8004808:	d869      	bhi.n	80048de <_dtoa_r+0x2c6>
 800480a:	e8df f003 	tbb	[pc, r3]
 800480e:	4e2c      	.short	0x4e2c
 8004810:	5a4c      	.short	0x5a4c
 8004812:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004816:	441d      	add	r5, r3
 8004818:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800481c:	2b20      	cmp	r3, #32
 800481e:	bfc1      	itttt	gt
 8004820:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004824:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004828:	fa09 f303 	lslgt.w	r3, r9, r3
 800482c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004830:	bfda      	itte	le
 8004832:	f1c3 0320 	rsble	r3, r3, #32
 8004836:	fa06 f003 	lslle.w	r0, r6, r3
 800483a:	4318      	orrgt	r0, r3
 800483c:	f7fb fe82 	bl	8000544 <__aeabi_ui2d>
 8004840:	2301      	movs	r3, #1
 8004842:	4606      	mov	r6, r0
 8004844:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004848:	3d01      	subs	r5, #1
 800484a:	9310      	str	r3, [sp, #64]	; 0x40
 800484c:	e771      	b.n	8004732 <_dtoa_r+0x11a>
 800484e:	2301      	movs	r3, #1
 8004850:	e7b6      	b.n	80047c0 <_dtoa_r+0x1a8>
 8004852:	900e      	str	r0, [sp, #56]	; 0x38
 8004854:	e7b5      	b.n	80047c2 <_dtoa_r+0x1aa>
 8004856:	f1ca 0300 	rsb	r3, sl, #0
 800485a:	9306      	str	r3, [sp, #24]
 800485c:	2300      	movs	r3, #0
 800485e:	eba8 080a 	sub.w	r8, r8, sl
 8004862:	930d      	str	r3, [sp, #52]	; 0x34
 8004864:	e7c2      	b.n	80047ec <_dtoa_r+0x1d4>
 8004866:	2300      	movs	r3, #0
 8004868:	9308      	str	r3, [sp, #32]
 800486a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800486c:	2b00      	cmp	r3, #0
 800486e:	dc39      	bgt.n	80048e4 <_dtoa_r+0x2cc>
 8004870:	f04f 0901 	mov.w	r9, #1
 8004874:	f8cd 9004 	str.w	r9, [sp, #4]
 8004878:	464b      	mov	r3, r9
 800487a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800487e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004880:	2200      	movs	r2, #0
 8004882:	6042      	str	r2, [r0, #4]
 8004884:	2204      	movs	r2, #4
 8004886:	f102 0614 	add.w	r6, r2, #20
 800488a:	429e      	cmp	r6, r3
 800488c:	6841      	ldr	r1, [r0, #4]
 800488e:	d92f      	bls.n	80048f0 <_dtoa_r+0x2d8>
 8004890:	4620      	mov	r0, r4
 8004892:	f000 fcc7 	bl	8005224 <_Balloc>
 8004896:	9000      	str	r0, [sp, #0]
 8004898:	2800      	cmp	r0, #0
 800489a:	d14b      	bne.n	8004934 <_dtoa_r+0x31c>
 800489c:	4b24      	ldr	r3, [pc, #144]	; (8004930 <_dtoa_r+0x318>)
 800489e:	4602      	mov	r2, r0
 80048a0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80048a4:	e6d1      	b.n	800464a <_dtoa_r+0x32>
 80048a6:	2301      	movs	r3, #1
 80048a8:	e7de      	b.n	8004868 <_dtoa_r+0x250>
 80048aa:	2300      	movs	r3, #0
 80048ac:	9308      	str	r3, [sp, #32]
 80048ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048b0:	eb0a 0903 	add.w	r9, sl, r3
 80048b4:	f109 0301 	add.w	r3, r9, #1
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	bfb8      	it	lt
 80048be:	2301      	movlt	r3, #1
 80048c0:	e7dd      	b.n	800487e <_dtoa_r+0x266>
 80048c2:	2301      	movs	r3, #1
 80048c4:	e7f2      	b.n	80048ac <_dtoa_r+0x294>
 80048c6:	2501      	movs	r5, #1
 80048c8:	2300      	movs	r3, #0
 80048ca:	9305      	str	r3, [sp, #20]
 80048cc:	9508      	str	r5, [sp, #32]
 80048ce:	f04f 39ff 	mov.w	r9, #4294967295
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80048d8:	2312      	movs	r3, #18
 80048da:	9209      	str	r2, [sp, #36]	; 0x24
 80048dc:	e7cf      	b.n	800487e <_dtoa_r+0x266>
 80048de:	2301      	movs	r3, #1
 80048e0:	9308      	str	r3, [sp, #32]
 80048e2:	e7f4      	b.n	80048ce <_dtoa_r+0x2b6>
 80048e4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80048e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80048ec:	464b      	mov	r3, r9
 80048ee:	e7c6      	b.n	800487e <_dtoa_r+0x266>
 80048f0:	3101      	adds	r1, #1
 80048f2:	6041      	str	r1, [r0, #4]
 80048f4:	0052      	lsls	r2, r2, #1
 80048f6:	e7c6      	b.n	8004886 <_dtoa_r+0x26e>
 80048f8:	636f4361 	.word	0x636f4361
 80048fc:	3fd287a7 	.word	0x3fd287a7
 8004900:	8b60c8b3 	.word	0x8b60c8b3
 8004904:	3fc68a28 	.word	0x3fc68a28
 8004908:	509f79fb 	.word	0x509f79fb
 800490c:	3fd34413 	.word	0x3fd34413
 8004910:	080069b9 	.word	0x080069b9
 8004914:	080069d0 	.word	0x080069d0
 8004918:	7ff00000 	.word	0x7ff00000
 800491c:	080069b5 	.word	0x080069b5
 8004920:	080069ac 	.word	0x080069ac
 8004924:	08006989 	.word	0x08006989
 8004928:	3ff80000 	.word	0x3ff80000
 800492c:	08006ac8 	.word	0x08006ac8
 8004930:	08006a2f 	.word	0x08006a2f
 8004934:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004936:	9a00      	ldr	r2, [sp, #0]
 8004938:	601a      	str	r2, [r3, #0]
 800493a:	9b01      	ldr	r3, [sp, #4]
 800493c:	2b0e      	cmp	r3, #14
 800493e:	f200 80ad 	bhi.w	8004a9c <_dtoa_r+0x484>
 8004942:	2d00      	cmp	r5, #0
 8004944:	f000 80aa 	beq.w	8004a9c <_dtoa_r+0x484>
 8004948:	f1ba 0f00 	cmp.w	sl, #0
 800494c:	dd36      	ble.n	80049bc <_dtoa_r+0x3a4>
 800494e:	4ac3      	ldr	r2, [pc, #780]	; (8004c5c <_dtoa_r+0x644>)
 8004950:	f00a 030f 	and.w	r3, sl, #15
 8004954:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004958:	ed93 7b00 	vldr	d7, [r3]
 800495c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004960:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004964:	eeb0 8a47 	vmov.f32	s16, s14
 8004968:	eef0 8a67 	vmov.f32	s17, s15
 800496c:	d016      	beq.n	800499c <_dtoa_r+0x384>
 800496e:	4bbc      	ldr	r3, [pc, #752]	; (8004c60 <_dtoa_r+0x648>)
 8004970:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004978:	f7fb ff88 	bl	800088c <__aeabi_ddiv>
 800497c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004980:	f007 070f 	and.w	r7, r7, #15
 8004984:	2503      	movs	r5, #3
 8004986:	4eb6      	ldr	r6, [pc, #728]	; (8004c60 <_dtoa_r+0x648>)
 8004988:	b957      	cbnz	r7, 80049a0 <_dtoa_r+0x388>
 800498a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800498e:	ec53 2b18 	vmov	r2, r3, d8
 8004992:	f7fb ff7b 	bl	800088c <__aeabi_ddiv>
 8004996:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800499a:	e029      	b.n	80049f0 <_dtoa_r+0x3d8>
 800499c:	2502      	movs	r5, #2
 800499e:	e7f2      	b.n	8004986 <_dtoa_r+0x36e>
 80049a0:	07f9      	lsls	r1, r7, #31
 80049a2:	d508      	bpl.n	80049b6 <_dtoa_r+0x39e>
 80049a4:	ec51 0b18 	vmov	r0, r1, d8
 80049a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049ac:	f7fb fe44 	bl	8000638 <__aeabi_dmul>
 80049b0:	ec41 0b18 	vmov	d8, r0, r1
 80049b4:	3501      	adds	r5, #1
 80049b6:	107f      	asrs	r7, r7, #1
 80049b8:	3608      	adds	r6, #8
 80049ba:	e7e5      	b.n	8004988 <_dtoa_r+0x370>
 80049bc:	f000 80a6 	beq.w	8004b0c <_dtoa_r+0x4f4>
 80049c0:	f1ca 0600 	rsb	r6, sl, #0
 80049c4:	4ba5      	ldr	r3, [pc, #660]	; (8004c5c <_dtoa_r+0x644>)
 80049c6:	4fa6      	ldr	r7, [pc, #664]	; (8004c60 <_dtoa_r+0x648>)
 80049c8:	f006 020f 	and.w	r2, r6, #15
 80049cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80049d8:	f7fb fe2e 	bl	8000638 <__aeabi_dmul>
 80049dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049e0:	1136      	asrs	r6, r6, #4
 80049e2:	2300      	movs	r3, #0
 80049e4:	2502      	movs	r5, #2
 80049e6:	2e00      	cmp	r6, #0
 80049e8:	f040 8085 	bne.w	8004af6 <_dtoa_r+0x4de>
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1d2      	bne.n	8004996 <_dtoa_r+0x37e>
 80049f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 808c 	beq.w	8004b10 <_dtoa_r+0x4f8>
 80049f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80049fc:	4b99      	ldr	r3, [pc, #612]	; (8004c64 <_dtoa_r+0x64c>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	4630      	mov	r0, r6
 8004a02:	4639      	mov	r1, r7
 8004a04:	f7fc f88a 	bl	8000b1c <__aeabi_dcmplt>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	f000 8081 	beq.w	8004b10 <_dtoa_r+0x4f8>
 8004a0e:	9b01      	ldr	r3, [sp, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d07d      	beq.n	8004b10 <_dtoa_r+0x4f8>
 8004a14:	f1b9 0f00 	cmp.w	r9, #0
 8004a18:	dd3c      	ble.n	8004a94 <_dtoa_r+0x47c>
 8004a1a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004a1e:	9307      	str	r3, [sp, #28]
 8004a20:	2200      	movs	r2, #0
 8004a22:	4b91      	ldr	r3, [pc, #580]	; (8004c68 <_dtoa_r+0x650>)
 8004a24:	4630      	mov	r0, r6
 8004a26:	4639      	mov	r1, r7
 8004a28:	f7fb fe06 	bl	8000638 <__aeabi_dmul>
 8004a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a30:	3501      	adds	r5, #1
 8004a32:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8004a36:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	f7fb fd92 	bl	8000564 <__aeabi_i2d>
 8004a40:	4632      	mov	r2, r6
 8004a42:	463b      	mov	r3, r7
 8004a44:	f7fb fdf8 	bl	8000638 <__aeabi_dmul>
 8004a48:	4b88      	ldr	r3, [pc, #544]	; (8004c6c <_dtoa_r+0x654>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f7fb fc3e 	bl	80002cc <__adddf3>
 8004a50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a58:	9303      	str	r3, [sp, #12]
 8004a5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d15c      	bne.n	8004b1a <_dtoa_r+0x502>
 8004a60:	4b83      	ldr	r3, [pc, #524]	; (8004c70 <_dtoa_r+0x658>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	4630      	mov	r0, r6
 8004a66:	4639      	mov	r1, r7
 8004a68:	f7fb fc2e 	bl	80002c8 <__aeabi_dsub>
 8004a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a70:	4606      	mov	r6, r0
 8004a72:	460f      	mov	r7, r1
 8004a74:	f7fc f870 	bl	8000b58 <__aeabi_dcmpgt>
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	f040 8296 	bne.w	8004faa <_dtoa_r+0x992>
 8004a7e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004a82:	4630      	mov	r0, r6
 8004a84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004a88:	4639      	mov	r1, r7
 8004a8a:	f7fc f847 	bl	8000b1c <__aeabi_dcmplt>
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	f040 8288 	bne.w	8004fa4 <_dtoa_r+0x98c>
 8004a94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f2c0 8158 	blt.w	8004d54 <_dtoa_r+0x73c>
 8004aa4:	f1ba 0f0e 	cmp.w	sl, #14
 8004aa8:	f300 8154 	bgt.w	8004d54 <_dtoa_r+0x73c>
 8004aac:	4b6b      	ldr	r3, [pc, #428]	; (8004c5c <_dtoa_r+0x644>)
 8004aae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004ab2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f280 80e3 	bge.w	8004c84 <_dtoa_r+0x66c>
 8004abe:	9b01      	ldr	r3, [sp, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f300 80df 	bgt.w	8004c84 <_dtoa_r+0x66c>
 8004ac6:	f040 826d 	bne.w	8004fa4 <_dtoa_r+0x98c>
 8004aca:	4b69      	ldr	r3, [pc, #420]	; (8004c70 <_dtoa_r+0x658>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	4640      	mov	r0, r8
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	f7fb fdb1 	bl	8000638 <__aeabi_dmul>
 8004ad6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ada:	f7fc f833 	bl	8000b44 <__aeabi_dcmpge>
 8004ade:	9e01      	ldr	r6, [sp, #4]
 8004ae0:	4637      	mov	r7, r6
 8004ae2:	2800      	cmp	r0, #0
 8004ae4:	f040 8243 	bne.w	8004f6e <_dtoa_r+0x956>
 8004ae8:	9d00      	ldr	r5, [sp, #0]
 8004aea:	2331      	movs	r3, #49	; 0x31
 8004aec:	f805 3b01 	strb.w	r3, [r5], #1
 8004af0:	f10a 0a01 	add.w	sl, sl, #1
 8004af4:	e23f      	b.n	8004f76 <_dtoa_r+0x95e>
 8004af6:	07f2      	lsls	r2, r6, #31
 8004af8:	d505      	bpl.n	8004b06 <_dtoa_r+0x4ee>
 8004afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004afe:	f7fb fd9b 	bl	8000638 <__aeabi_dmul>
 8004b02:	3501      	adds	r5, #1
 8004b04:	2301      	movs	r3, #1
 8004b06:	1076      	asrs	r6, r6, #1
 8004b08:	3708      	adds	r7, #8
 8004b0a:	e76c      	b.n	80049e6 <_dtoa_r+0x3ce>
 8004b0c:	2502      	movs	r5, #2
 8004b0e:	e76f      	b.n	80049f0 <_dtoa_r+0x3d8>
 8004b10:	9b01      	ldr	r3, [sp, #4]
 8004b12:	f8cd a01c 	str.w	sl, [sp, #28]
 8004b16:	930c      	str	r3, [sp, #48]	; 0x30
 8004b18:	e78d      	b.n	8004a36 <_dtoa_r+0x41e>
 8004b1a:	9900      	ldr	r1, [sp, #0]
 8004b1c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004b1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b20:	4b4e      	ldr	r3, [pc, #312]	; (8004c5c <_dtoa_r+0x644>)
 8004b22:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004b26:	4401      	add	r1, r0
 8004b28:	9102      	str	r1, [sp, #8]
 8004b2a:	9908      	ldr	r1, [sp, #32]
 8004b2c:	eeb0 8a47 	vmov.f32	s16, s14
 8004b30:	eef0 8a67 	vmov.f32	s17, s15
 8004b34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	d045      	beq.n	8004bcc <_dtoa_r+0x5b4>
 8004b40:	494c      	ldr	r1, [pc, #304]	; (8004c74 <_dtoa_r+0x65c>)
 8004b42:	2000      	movs	r0, #0
 8004b44:	f7fb fea2 	bl	800088c <__aeabi_ddiv>
 8004b48:	ec53 2b18 	vmov	r2, r3, d8
 8004b4c:	f7fb fbbc 	bl	80002c8 <__aeabi_dsub>
 8004b50:	9d00      	ldr	r5, [sp, #0]
 8004b52:	ec41 0b18 	vmov	d8, r0, r1
 8004b56:	4639      	mov	r1, r7
 8004b58:	4630      	mov	r0, r6
 8004b5a:	f7fc f81d 	bl	8000b98 <__aeabi_d2iz>
 8004b5e:	900c      	str	r0, [sp, #48]	; 0x30
 8004b60:	f7fb fd00 	bl	8000564 <__aeabi_i2d>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4630      	mov	r0, r6
 8004b6a:	4639      	mov	r1, r7
 8004b6c:	f7fb fbac 	bl	80002c8 <__aeabi_dsub>
 8004b70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b72:	3330      	adds	r3, #48	; 0x30
 8004b74:	f805 3b01 	strb.w	r3, [r5], #1
 8004b78:	ec53 2b18 	vmov	r2, r3, d8
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	460f      	mov	r7, r1
 8004b80:	f7fb ffcc 	bl	8000b1c <__aeabi_dcmplt>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d165      	bne.n	8004c54 <_dtoa_r+0x63c>
 8004b88:	4632      	mov	r2, r6
 8004b8a:	463b      	mov	r3, r7
 8004b8c:	4935      	ldr	r1, [pc, #212]	; (8004c64 <_dtoa_r+0x64c>)
 8004b8e:	2000      	movs	r0, #0
 8004b90:	f7fb fb9a 	bl	80002c8 <__aeabi_dsub>
 8004b94:	ec53 2b18 	vmov	r2, r3, d8
 8004b98:	f7fb ffc0 	bl	8000b1c <__aeabi_dcmplt>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	f040 80b9 	bne.w	8004d14 <_dtoa_r+0x6fc>
 8004ba2:	9b02      	ldr	r3, [sp, #8]
 8004ba4:	429d      	cmp	r5, r3
 8004ba6:	f43f af75 	beq.w	8004a94 <_dtoa_r+0x47c>
 8004baa:	4b2f      	ldr	r3, [pc, #188]	; (8004c68 <_dtoa_r+0x650>)
 8004bac:	ec51 0b18 	vmov	r0, r1, d8
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f7fb fd41 	bl	8000638 <__aeabi_dmul>
 8004bb6:	4b2c      	ldr	r3, [pc, #176]	; (8004c68 <_dtoa_r+0x650>)
 8004bb8:	ec41 0b18 	vmov	d8, r0, r1
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	4630      	mov	r0, r6
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	f7fb fd39 	bl	8000638 <__aeabi_dmul>
 8004bc6:	4606      	mov	r6, r0
 8004bc8:	460f      	mov	r7, r1
 8004bca:	e7c4      	b.n	8004b56 <_dtoa_r+0x53e>
 8004bcc:	ec51 0b17 	vmov	r0, r1, d7
 8004bd0:	f7fb fd32 	bl	8000638 <__aeabi_dmul>
 8004bd4:	9b02      	ldr	r3, [sp, #8]
 8004bd6:	9d00      	ldr	r5, [sp, #0]
 8004bd8:	930c      	str	r3, [sp, #48]	; 0x30
 8004bda:	ec41 0b18 	vmov	d8, r0, r1
 8004bde:	4639      	mov	r1, r7
 8004be0:	4630      	mov	r0, r6
 8004be2:	f7fb ffd9 	bl	8000b98 <__aeabi_d2iz>
 8004be6:	9011      	str	r0, [sp, #68]	; 0x44
 8004be8:	f7fb fcbc 	bl	8000564 <__aeabi_i2d>
 8004bec:	4602      	mov	r2, r0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4630      	mov	r0, r6
 8004bf2:	4639      	mov	r1, r7
 8004bf4:	f7fb fb68 	bl	80002c8 <__aeabi_dsub>
 8004bf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004bfa:	3330      	adds	r3, #48	; 0x30
 8004bfc:	f805 3b01 	strb.w	r3, [r5], #1
 8004c00:	9b02      	ldr	r3, [sp, #8]
 8004c02:	429d      	cmp	r5, r3
 8004c04:	4606      	mov	r6, r0
 8004c06:	460f      	mov	r7, r1
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	d134      	bne.n	8004c78 <_dtoa_r+0x660>
 8004c0e:	4b19      	ldr	r3, [pc, #100]	; (8004c74 <_dtoa_r+0x65c>)
 8004c10:	ec51 0b18 	vmov	r0, r1, d8
 8004c14:	f7fb fb5a 	bl	80002cc <__adddf3>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	4639      	mov	r1, r7
 8004c20:	f7fb ff9a 	bl	8000b58 <__aeabi_dcmpgt>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	d175      	bne.n	8004d14 <_dtoa_r+0x6fc>
 8004c28:	ec53 2b18 	vmov	r2, r3, d8
 8004c2c:	4911      	ldr	r1, [pc, #68]	; (8004c74 <_dtoa_r+0x65c>)
 8004c2e:	2000      	movs	r0, #0
 8004c30:	f7fb fb4a 	bl	80002c8 <__aeabi_dsub>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4630      	mov	r0, r6
 8004c3a:	4639      	mov	r1, r7
 8004c3c:	f7fb ff6e 	bl	8000b1c <__aeabi_dcmplt>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	f43f af27 	beq.w	8004a94 <_dtoa_r+0x47c>
 8004c46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c48:	1e6b      	subs	r3, r5, #1
 8004c4a:	930c      	str	r3, [sp, #48]	; 0x30
 8004c4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004c50:	2b30      	cmp	r3, #48	; 0x30
 8004c52:	d0f8      	beq.n	8004c46 <_dtoa_r+0x62e>
 8004c54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004c58:	e04a      	b.n	8004cf0 <_dtoa_r+0x6d8>
 8004c5a:	bf00      	nop
 8004c5c:	08006ac8 	.word	0x08006ac8
 8004c60:	08006aa0 	.word	0x08006aa0
 8004c64:	3ff00000 	.word	0x3ff00000
 8004c68:	40240000 	.word	0x40240000
 8004c6c:	401c0000 	.word	0x401c0000
 8004c70:	40140000 	.word	0x40140000
 8004c74:	3fe00000 	.word	0x3fe00000
 8004c78:	4baf      	ldr	r3, [pc, #700]	; (8004f38 <_dtoa_r+0x920>)
 8004c7a:	f7fb fcdd 	bl	8000638 <__aeabi_dmul>
 8004c7e:	4606      	mov	r6, r0
 8004c80:	460f      	mov	r7, r1
 8004c82:	e7ac      	b.n	8004bde <_dtoa_r+0x5c6>
 8004c84:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004c88:	9d00      	ldr	r5, [sp, #0]
 8004c8a:	4642      	mov	r2, r8
 8004c8c:	464b      	mov	r3, r9
 8004c8e:	4630      	mov	r0, r6
 8004c90:	4639      	mov	r1, r7
 8004c92:	f7fb fdfb 	bl	800088c <__aeabi_ddiv>
 8004c96:	f7fb ff7f 	bl	8000b98 <__aeabi_d2iz>
 8004c9a:	9002      	str	r0, [sp, #8]
 8004c9c:	f7fb fc62 	bl	8000564 <__aeabi_i2d>
 8004ca0:	4642      	mov	r2, r8
 8004ca2:	464b      	mov	r3, r9
 8004ca4:	f7fb fcc8 	bl	8000638 <__aeabi_dmul>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4630      	mov	r0, r6
 8004cae:	4639      	mov	r1, r7
 8004cb0:	f7fb fb0a 	bl	80002c8 <__aeabi_dsub>
 8004cb4:	9e02      	ldr	r6, [sp, #8]
 8004cb6:	9f01      	ldr	r7, [sp, #4]
 8004cb8:	3630      	adds	r6, #48	; 0x30
 8004cba:	f805 6b01 	strb.w	r6, [r5], #1
 8004cbe:	9e00      	ldr	r6, [sp, #0]
 8004cc0:	1bae      	subs	r6, r5, r6
 8004cc2:	42b7      	cmp	r7, r6
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	d137      	bne.n	8004d3a <_dtoa_r+0x722>
 8004cca:	f7fb faff 	bl	80002cc <__adddf3>
 8004cce:	4642      	mov	r2, r8
 8004cd0:	464b      	mov	r3, r9
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	460f      	mov	r7, r1
 8004cd6:	f7fb ff3f 	bl	8000b58 <__aeabi_dcmpgt>
 8004cda:	b9c8      	cbnz	r0, 8004d10 <_dtoa_r+0x6f8>
 8004cdc:	4642      	mov	r2, r8
 8004cde:	464b      	mov	r3, r9
 8004ce0:	4630      	mov	r0, r6
 8004ce2:	4639      	mov	r1, r7
 8004ce4:	f7fb ff10 	bl	8000b08 <__aeabi_dcmpeq>
 8004ce8:	b110      	cbz	r0, 8004cf0 <_dtoa_r+0x6d8>
 8004cea:	9b02      	ldr	r3, [sp, #8]
 8004cec:	07d9      	lsls	r1, r3, #31
 8004cee:	d40f      	bmi.n	8004d10 <_dtoa_r+0x6f8>
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	4659      	mov	r1, fp
 8004cf4:	f000 fad6 	bl	80052a4 <_Bfree>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	702b      	strb	r3, [r5, #0]
 8004cfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004cfe:	f10a 0001 	add.w	r0, sl, #1
 8004d02:	6018      	str	r0, [r3, #0]
 8004d04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f43f acd8 	beq.w	80046bc <_dtoa_r+0xa4>
 8004d0c:	601d      	str	r5, [r3, #0]
 8004d0e:	e4d5      	b.n	80046bc <_dtoa_r+0xa4>
 8004d10:	f8cd a01c 	str.w	sl, [sp, #28]
 8004d14:	462b      	mov	r3, r5
 8004d16:	461d      	mov	r5, r3
 8004d18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d1c:	2a39      	cmp	r2, #57	; 0x39
 8004d1e:	d108      	bne.n	8004d32 <_dtoa_r+0x71a>
 8004d20:	9a00      	ldr	r2, [sp, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d1f7      	bne.n	8004d16 <_dtoa_r+0x6fe>
 8004d26:	9a07      	ldr	r2, [sp, #28]
 8004d28:	9900      	ldr	r1, [sp, #0]
 8004d2a:	3201      	adds	r2, #1
 8004d2c:	9207      	str	r2, [sp, #28]
 8004d2e:	2230      	movs	r2, #48	; 0x30
 8004d30:	700a      	strb	r2, [r1, #0]
 8004d32:	781a      	ldrb	r2, [r3, #0]
 8004d34:	3201      	adds	r2, #1
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	e78c      	b.n	8004c54 <_dtoa_r+0x63c>
 8004d3a:	4b7f      	ldr	r3, [pc, #508]	; (8004f38 <_dtoa_r+0x920>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f7fb fc7b 	bl	8000638 <__aeabi_dmul>
 8004d42:	2200      	movs	r2, #0
 8004d44:	2300      	movs	r3, #0
 8004d46:	4606      	mov	r6, r0
 8004d48:	460f      	mov	r7, r1
 8004d4a:	f7fb fedd 	bl	8000b08 <__aeabi_dcmpeq>
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d09b      	beq.n	8004c8a <_dtoa_r+0x672>
 8004d52:	e7cd      	b.n	8004cf0 <_dtoa_r+0x6d8>
 8004d54:	9a08      	ldr	r2, [sp, #32]
 8004d56:	2a00      	cmp	r2, #0
 8004d58:	f000 80c4 	beq.w	8004ee4 <_dtoa_r+0x8cc>
 8004d5c:	9a05      	ldr	r2, [sp, #20]
 8004d5e:	2a01      	cmp	r2, #1
 8004d60:	f300 80a8 	bgt.w	8004eb4 <_dtoa_r+0x89c>
 8004d64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d66:	2a00      	cmp	r2, #0
 8004d68:	f000 80a0 	beq.w	8004eac <_dtoa_r+0x894>
 8004d6c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004d70:	9e06      	ldr	r6, [sp, #24]
 8004d72:	4645      	mov	r5, r8
 8004d74:	9a04      	ldr	r2, [sp, #16]
 8004d76:	2101      	movs	r1, #1
 8004d78:	441a      	add	r2, r3
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	4498      	add	r8, r3
 8004d7e:	9204      	str	r2, [sp, #16]
 8004d80:	f000 fb4c 	bl	800541c <__i2b>
 8004d84:	4607      	mov	r7, r0
 8004d86:	2d00      	cmp	r5, #0
 8004d88:	dd0b      	ble.n	8004da2 <_dtoa_r+0x78a>
 8004d8a:	9b04      	ldr	r3, [sp, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	dd08      	ble.n	8004da2 <_dtoa_r+0x78a>
 8004d90:	42ab      	cmp	r3, r5
 8004d92:	9a04      	ldr	r2, [sp, #16]
 8004d94:	bfa8      	it	ge
 8004d96:	462b      	movge	r3, r5
 8004d98:	eba8 0803 	sub.w	r8, r8, r3
 8004d9c:	1aed      	subs	r5, r5, r3
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	9304      	str	r3, [sp, #16]
 8004da2:	9b06      	ldr	r3, [sp, #24]
 8004da4:	b1fb      	cbz	r3, 8004de6 <_dtoa_r+0x7ce>
 8004da6:	9b08      	ldr	r3, [sp, #32]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f000 809f 	beq.w	8004eec <_dtoa_r+0x8d4>
 8004dae:	2e00      	cmp	r6, #0
 8004db0:	dd11      	ble.n	8004dd6 <_dtoa_r+0x7be>
 8004db2:	4639      	mov	r1, r7
 8004db4:	4632      	mov	r2, r6
 8004db6:	4620      	mov	r0, r4
 8004db8:	f000 fbec 	bl	8005594 <__pow5mult>
 8004dbc:	465a      	mov	r2, fp
 8004dbe:	4601      	mov	r1, r0
 8004dc0:	4607      	mov	r7, r0
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	f000 fb40 	bl	8005448 <__multiply>
 8004dc8:	4659      	mov	r1, fp
 8004dca:	9007      	str	r0, [sp, #28]
 8004dcc:	4620      	mov	r0, r4
 8004dce:	f000 fa69 	bl	80052a4 <_Bfree>
 8004dd2:	9b07      	ldr	r3, [sp, #28]
 8004dd4:	469b      	mov	fp, r3
 8004dd6:	9b06      	ldr	r3, [sp, #24]
 8004dd8:	1b9a      	subs	r2, r3, r6
 8004dda:	d004      	beq.n	8004de6 <_dtoa_r+0x7ce>
 8004ddc:	4659      	mov	r1, fp
 8004dde:	4620      	mov	r0, r4
 8004de0:	f000 fbd8 	bl	8005594 <__pow5mult>
 8004de4:	4683      	mov	fp, r0
 8004de6:	2101      	movs	r1, #1
 8004de8:	4620      	mov	r0, r4
 8004dea:	f000 fb17 	bl	800541c <__i2b>
 8004dee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	4606      	mov	r6, r0
 8004df4:	dd7c      	ble.n	8004ef0 <_dtoa_r+0x8d8>
 8004df6:	461a      	mov	r2, r3
 8004df8:	4601      	mov	r1, r0
 8004dfa:	4620      	mov	r0, r4
 8004dfc:	f000 fbca 	bl	8005594 <__pow5mult>
 8004e00:	9b05      	ldr	r3, [sp, #20]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	4606      	mov	r6, r0
 8004e06:	dd76      	ble.n	8004ef6 <_dtoa_r+0x8de>
 8004e08:	2300      	movs	r3, #0
 8004e0a:	9306      	str	r3, [sp, #24]
 8004e0c:	6933      	ldr	r3, [r6, #16]
 8004e0e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004e12:	6918      	ldr	r0, [r3, #16]
 8004e14:	f000 fab2 	bl	800537c <__hi0bits>
 8004e18:	f1c0 0020 	rsb	r0, r0, #32
 8004e1c:	9b04      	ldr	r3, [sp, #16]
 8004e1e:	4418      	add	r0, r3
 8004e20:	f010 001f 	ands.w	r0, r0, #31
 8004e24:	f000 8086 	beq.w	8004f34 <_dtoa_r+0x91c>
 8004e28:	f1c0 0320 	rsb	r3, r0, #32
 8004e2c:	2b04      	cmp	r3, #4
 8004e2e:	dd7f      	ble.n	8004f30 <_dtoa_r+0x918>
 8004e30:	f1c0 001c 	rsb	r0, r0, #28
 8004e34:	9b04      	ldr	r3, [sp, #16]
 8004e36:	4403      	add	r3, r0
 8004e38:	4480      	add	r8, r0
 8004e3a:	4405      	add	r5, r0
 8004e3c:	9304      	str	r3, [sp, #16]
 8004e3e:	f1b8 0f00 	cmp.w	r8, #0
 8004e42:	dd05      	ble.n	8004e50 <_dtoa_r+0x838>
 8004e44:	4659      	mov	r1, fp
 8004e46:	4642      	mov	r2, r8
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f000 fbfd 	bl	8005648 <__lshift>
 8004e4e:	4683      	mov	fp, r0
 8004e50:	9b04      	ldr	r3, [sp, #16]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	dd05      	ble.n	8004e62 <_dtoa_r+0x84a>
 8004e56:	4631      	mov	r1, r6
 8004e58:	461a      	mov	r2, r3
 8004e5a:	4620      	mov	r0, r4
 8004e5c:	f000 fbf4 	bl	8005648 <__lshift>
 8004e60:	4606      	mov	r6, r0
 8004e62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d069      	beq.n	8004f3c <_dtoa_r+0x924>
 8004e68:	4631      	mov	r1, r6
 8004e6a:	4658      	mov	r0, fp
 8004e6c:	f000 fc58 	bl	8005720 <__mcmp>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	da63      	bge.n	8004f3c <_dtoa_r+0x924>
 8004e74:	2300      	movs	r3, #0
 8004e76:	4659      	mov	r1, fp
 8004e78:	220a      	movs	r2, #10
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	f000 fa34 	bl	80052e8 <__multadd>
 8004e80:	9b08      	ldr	r3, [sp, #32]
 8004e82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e86:	4683      	mov	fp, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 818f 	beq.w	80051ac <_dtoa_r+0xb94>
 8004e8e:	4639      	mov	r1, r7
 8004e90:	2300      	movs	r3, #0
 8004e92:	220a      	movs	r2, #10
 8004e94:	4620      	mov	r0, r4
 8004e96:	f000 fa27 	bl	80052e8 <__multadd>
 8004e9a:	f1b9 0f00 	cmp.w	r9, #0
 8004e9e:	4607      	mov	r7, r0
 8004ea0:	f300 808e 	bgt.w	8004fc0 <_dtoa_r+0x9a8>
 8004ea4:	9b05      	ldr	r3, [sp, #20]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	dc50      	bgt.n	8004f4c <_dtoa_r+0x934>
 8004eaa:	e089      	b.n	8004fc0 <_dtoa_r+0x9a8>
 8004eac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004eae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004eb2:	e75d      	b.n	8004d70 <_dtoa_r+0x758>
 8004eb4:	9b01      	ldr	r3, [sp, #4]
 8004eb6:	1e5e      	subs	r6, r3, #1
 8004eb8:	9b06      	ldr	r3, [sp, #24]
 8004eba:	42b3      	cmp	r3, r6
 8004ebc:	bfbf      	itttt	lt
 8004ebe:	9b06      	ldrlt	r3, [sp, #24]
 8004ec0:	9606      	strlt	r6, [sp, #24]
 8004ec2:	1af2      	sublt	r2, r6, r3
 8004ec4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8004ec6:	bfb6      	itet	lt
 8004ec8:	189b      	addlt	r3, r3, r2
 8004eca:	1b9e      	subge	r6, r3, r6
 8004ecc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8004ece:	9b01      	ldr	r3, [sp, #4]
 8004ed0:	bfb8      	it	lt
 8004ed2:	2600      	movlt	r6, #0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bfb5      	itete	lt
 8004ed8:	eba8 0503 	sublt.w	r5, r8, r3
 8004edc:	9b01      	ldrge	r3, [sp, #4]
 8004ede:	2300      	movlt	r3, #0
 8004ee0:	4645      	movge	r5, r8
 8004ee2:	e747      	b.n	8004d74 <_dtoa_r+0x75c>
 8004ee4:	9e06      	ldr	r6, [sp, #24]
 8004ee6:	9f08      	ldr	r7, [sp, #32]
 8004ee8:	4645      	mov	r5, r8
 8004eea:	e74c      	b.n	8004d86 <_dtoa_r+0x76e>
 8004eec:	9a06      	ldr	r2, [sp, #24]
 8004eee:	e775      	b.n	8004ddc <_dtoa_r+0x7c4>
 8004ef0:	9b05      	ldr	r3, [sp, #20]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	dc18      	bgt.n	8004f28 <_dtoa_r+0x910>
 8004ef6:	9b02      	ldr	r3, [sp, #8]
 8004ef8:	b9b3      	cbnz	r3, 8004f28 <_dtoa_r+0x910>
 8004efa:	9b03      	ldr	r3, [sp, #12]
 8004efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f00:	b9a3      	cbnz	r3, 8004f2c <_dtoa_r+0x914>
 8004f02:	9b03      	ldr	r3, [sp, #12]
 8004f04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f08:	0d1b      	lsrs	r3, r3, #20
 8004f0a:	051b      	lsls	r3, r3, #20
 8004f0c:	b12b      	cbz	r3, 8004f1a <_dtoa_r+0x902>
 8004f0e:	9b04      	ldr	r3, [sp, #16]
 8004f10:	3301      	adds	r3, #1
 8004f12:	9304      	str	r3, [sp, #16]
 8004f14:	f108 0801 	add.w	r8, r8, #1
 8004f18:	2301      	movs	r3, #1
 8004f1a:	9306      	str	r3, [sp, #24]
 8004f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f47f af74 	bne.w	8004e0c <_dtoa_r+0x7f4>
 8004f24:	2001      	movs	r0, #1
 8004f26:	e779      	b.n	8004e1c <_dtoa_r+0x804>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e7f6      	b.n	8004f1a <_dtoa_r+0x902>
 8004f2c:	9b02      	ldr	r3, [sp, #8]
 8004f2e:	e7f4      	b.n	8004f1a <_dtoa_r+0x902>
 8004f30:	d085      	beq.n	8004e3e <_dtoa_r+0x826>
 8004f32:	4618      	mov	r0, r3
 8004f34:	301c      	adds	r0, #28
 8004f36:	e77d      	b.n	8004e34 <_dtoa_r+0x81c>
 8004f38:	40240000 	.word	0x40240000
 8004f3c:	9b01      	ldr	r3, [sp, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	dc38      	bgt.n	8004fb4 <_dtoa_r+0x99c>
 8004f42:	9b05      	ldr	r3, [sp, #20]
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	dd35      	ble.n	8004fb4 <_dtoa_r+0x99c>
 8004f48:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004f4c:	f1b9 0f00 	cmp.w	r9, #0
 8004f50:	d10d      	bne.n	8004f6e <_dtoa_r+0x956>
 8004f52:	4631      	mov	r1, r6
 8004f54:	464b      	mov	r3, r9
 8004f56:	2205      	movs	r2, #5
 8004f58:	4620      	mov	r0, r4
 8004f5a:	f000 f9c5 	bl	80052e8 <__multadd>
 8004f5e:	4601      	mov	r1, r0
 8004f60:	4606      	mov	r6, r0
 8004f62:	4658      	mov	r0, fp
 8004f64:	f000 fbdc 	bl	8005720 <__mcmp>
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	f73f adbd 	bgt.w	8004ae8 <_dtoa_r+0x4d0>
 8004f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f70:	9d00      	ldr	r5, [sp, #0]
 8004f72:	ea6f 0a03 	mvn.w	sl, r3
 8004f76:	f04f 0800 	mov.w	r8, #0
 8004f7a:	4631      	mov	r1, r6
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	f000 f991 	bl	80052a4 <_Bfree>
 8004f82:	2f00      	cmp	r7, #0
 8004f84:	f43f aeb4 	beq.w	8004cf0 <_dtoa_r+0x6d8>
 8004f88:	f1b8 0f00 	cmp.w	r8, #0
 8004f8c:	d005      	beq.n	8004f9a <_dtoa_r+0x982>
 8004f8e:	45b8      	cmp	r8, r7
 8004f90:	d003      	beq.n	8004f9a <_dtoa_r+0x982>
 8004f92:	4641      	mov	r1, r8
 8004f94:	4620      	mov	r0, r4
 8004f96:	f000 f985 	bl	80052a4 <_Bfree>
 8004f9a:	4639      	mov	r1, r7
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	f000 f981 	bl	80052a4 <_Bfree>
 8004fa2:	e6a5      	b.n	8004cf0 <_dtoa_r+0x6d8>
 8004fa4:	2600      	movs	r6, #0
 8004fa6:	4637      	mov	r7, r6
 8004fa8:	e7e1      	b.n	8004f6e <_dtoa_r+0x956>
 8004faa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004fac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004fb0:	4637      	mov	r7, r6
 8004fb2:	e599      	b.n	8004ae8 <_dtoa_r+0x4d0>
 8004fb4:	9b08      	ldr	r3, [sp, #32]
 8004fb6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 80fd 	beq.w	80051ba <_dtoa_r+0xba2>
 8004fc0:	2d00      	cmp	r5, #0
 8004fc2:	dd05      	ble.n	8004fd0 <_dtoa_r+0x9b8>
 8004fc4:	4639      	mov	r1, r7
 8004fc6:	462a      	mov	r2, r5
 8004fc8:	4620      	mov	r0, r4
 8004fca:	f000 fb3d 	bl	8005648 <__lshift>
 8004fce:	4607      	mov	r7, r0
 8004fd0:	9b06      	ldr	r3, [sp, #24]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d05c      	beq.n	8005090 <_dtoa_r+0xa78>
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f000 f923 	bl	8005224 <_Balloc>
 8004fde:	4605      	mov	r5, r0
 8004fe0:	b928      	cbnz	r0, 8004fee <_dtoa_r+0x9d6>
 8004fe2:	4b80      	ldr	r3, [pc, #512]	; (80051e4 <_dtoa_r+0xbcc>)
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004fea:	f7ff bb2e 	b.w	800464a <_dtoa_r+0x32>
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	3202      	adds	r2, #2
 8004ff2:	0092      	lsls	r2, r2, #2
 8004ff4:	f107 010c 	add.w	r1, r7, #12
 8004ff8:	300c      	adds	r0, #12
 8004ffa:	f000 f905 	bl	8005208 <memcpy>
 8004ffe:	2201      	movs	r2, #1
 8005000:	4629      	mov	r1, r5
 8005002:	4620      	mov	r0, r4
 8005004:	f000 fb20 	bl	8005648 <__lshift>
 8005008:	9b00      	ldr	r3, [sp, #0]
 800500a:	3301      	adds	r3, #1
 800500c:	9301      	str	r3, [sp, #4]
 800500e:	9b00      	ldr	r3, [sp, #0]
 8005010:	444b      	add	r3, r9
 8005012:	9307      	str	r3, [sp, #28]
 8005014:	9b02      	ldr	r3, [sp, #8]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	46b8      	mov	r8, r7
 800501c:	9306      	str	r3, [sp, #24]
 800501e:	4607      	mov	r7, r0
 8005020:	9b01      	ldr	r3, [sp, #4]
 8005022:	4631      	mov	r1, r6
 8005024:	3b01      	subs	r3, #1
 8005026:	4658      	mov	r0, fp
 8005028:	9302      	str	r3, [sp, #8]
 800502a:	f7ff fa67 	bl	80044fc <quorem>
 800502e:	4603      	mov	r3, r0
 8005030:	3330      	adds	r3, #48	; 0x30
 8005032:	9004      	str	r0, [sp, #16]
 8005034:	4641      	mov	r1, r8
 8005036:	4658      	mov	r0, fp
 8005038:	9308      	str	r3, [sp, #32]
 800503a:	f000 fb71 	bl	8005720 <__mcmp>
 800503e:	463a      	mov	r2, r7
 8005040:	4681      	mov	r9, r0
 8005042:	4631      	mov	r1, r6
 8005044:	4620      	mov	r0, r4
 8005046:	f000 fb87 	bl	8005758 <__mdiff>
 800504a:	68c2      	ldr	r2, [r0, #12]
 800504c:	9b08      	ldr	r3, [sp, #32]
 800504e:	4605      	mov	r5, r0
 8005050:	bb02      	cbnz	r2, 8005094 <_dtoa_r+0xa7c>
 8005052:	4601      	mov	r1, r0
 8005054:	4658      	mov	r0, fp
 8005056:	f000 fb63 	bl	8005720 <__mcmp>
 800505a:	9b08      	ldr	r3, [sp, #32]
 800505c:	4602      	mov	r2, r0
 800505e:	4629      	mov	r1, r5
 8005060:	4620      	mov	r0, r4
 8005062:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005066:	f000 f91d 	bl	80052a4 <_Bfree>
 800506a:	9b05      	ldr	r3, [sp, #20]
 800506c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800506e:	9d01      	ldr	r5, [sp, #4]
 8005070:	ea43 0102 	orr.w	r1, r3, r2
 8005074:	9b06      	ldr	r3, [sp, #24]
 8005076:	430b      	orrs	r3, r1
 8005078:	9b08      	ldr	r3, [sp, #32]
 800507a:	d10d      	bne.n	8005098 <_dtoa_r+0xa80>
 800507c:	2b39      	cmp	r3, #57	; 0x39
 800507e:	d029      	beq.n	80050d4 <_dtoa_r+0xabc>
 8005080:	f1b9 0f00 	cmp.w	r9, #0
 8005084:	dd01      	ble.n	800508a <_dtoa_r+0xa72>
 8005086:	9b04      	ldr	r3, [sp, #16]
 8005088:	3331      	adds	r3, #49	; 0x31
 800508a:	9a02      	ldr	r2, [sp, #8]
 800508c:	7013      	strb	r3, [r2, #0]
 800508e:	e774      	b.n	8004f7a <_dtoa_r+0x962>
 8005090:	4638      	mov	r0, r7
 8005092:	e7b9      	b.n	8005008 <_dtoa_r+0x9f0>
 8005094:	2201      	movs	r2, #1
 8005096:	e7e2      	b.n	800505e <_dtoa_r+0xa46>
 8005098:	f1b9 0f00 	cmp.w	r9, #0
 800509c:	db06      	blt.n	80050ac <_dtoa_r+0xa94>
 800509e:	9905      	ldr	r1, [sp, #20]
 80050a0:	ea41 0909 	orr.w	r9, r1, r9
 80050a4:	9906      	ldr	r1, [sp, #24]
 80050a6:	ea59 0101 	orrs.w	r1, r9, r1
 80050aa:	d120      	bne.n	80050ee <_dtoa_r+0xad6>
 80050ac:	2a00      	cmp	r2, #0
 80050ae:	ddec      	ble.n	800508a <_dtoa_r+0xa72>
 80050b0:	4659      	mov	r1, fp
 80050b2:	2201      	movs	r2, #1
 80050b4:	4620      	mov	r0, r4
 80050b6:	9301      	str	r3, [sp, #4]
 80050b8:	f000 fac6 	bl	8005648 <__lshift>
 80050bc:	4631      	mov	r1, r6
 80050be:	4683      	mov	fp, r0
 80050c0:	f000 fb2e 	bl	8005720 <__mcmp>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	9b01      	ldr	r3, [sp, #4]
 80050c8:	dc02      	bgt.n	80050d0 <_dtoa_r+0xab8>
 80050ca:	d1de      	bne.n	800508a <_dtoa_r+0xa72>
 80050cc:	07da      	lsls	r2, r3, #31
 80050ce:	d5dc      	bpl.n	800508a <_dtoa_r+0xa72>
 80050d0:	2b39      	cmp	r3, #57	; 0x39
 80050d2:	d1d8      	bne.n	8005086 <_dtoa_r+0xa6e>
 80050d4:	9a02      	ldr	r2, [sp, #8]
 80050d6:	2339      	movs	r3, #57	; 0x39
 80050d8:	7013      	strb	r3, [r2, #0]
 80050da:	462b      	mov	r3, r5
 80050dc:	461d      	mov	r5, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80050e4:	2a39      	cmp	r2, #57	; 0x39
 80050e6:	d050      	beq.n	800518a <_dtoa_r+0xb72>
 80050e8:	3201      	adds	r2, #1
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	e745      	b.n	8004f7a <_dtoa_r+0x962>
 80050ee:	2a00      	cmp	r2, #0
 80050f0:	dd03      	ble.n	80050fa <_dtoa_r+0xae2>
 80050f2:	2b39      	cmp	r3, #57	; 0x39
 80050f4:	d0ee      	beq.n	80050d4 <_dtoa_r+0xabc>
 80050f6:	3301      	adds	r3, #1
 80050f8:	e7c7      	b.n	800508a <_dtoa_r+0xa72>
 80050fa:	9a01      	ldr	r2, [sp, #4]
 80050fc:	9907      	ldr	r1, [sp, #28]
 80050fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005102:	428a      	cmp	r2, r1
 8005104:	d02a      	beq.n	800515c <_dtoa_r+0xb44>
 8005106:	4659      	mov	r1, fp
 8005108:	2300      	movs	r3, #0
 800510a:	220a      	movs	r2, #10
 800510c:	4620      	mov	r0, r4
 800510e:	f000 f8eb 	bl	80052e8 <__multadd>
 8005112:	45b8      	cmp	r8, r7
 8005114:	4683      	mov	fp, r0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	f04f 020a 	mov.w	r2, #10
 800511e:	4641      	mov	r1, r8
 8005120:	4620      	mov	r0, r4
 8005122:	d107      	bne.n	8005134 <_dtoa_r+0xb1c>
 8005124:	f000 f8e0 	bl	80052e8 <__multadd>
 8005128:	4680      	mov	r8, r0
 800512a:	4607      	mov	r7, r0
 800512c:	9b01      	ldr	r3, [sp, #4]
 800512e:	3301      	adds	r3, #1
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	e775      	b.n	8005020 <_dtoa_r+0xa08>
 8005134:	f000 f8d8 	bl	80052e8 <__multadd>
 8005138:	4639      	mov	r1, r7
 800513a:	4680      	mov	r8, r0
 800513c:	2300      	movs	r3, #0
 800513e:	220a      	movs	r2, #10
 8005140:	4620      	mov	r0, r4
 8005142:	f000 f8d1 	bl	80052e8 <__multadd>
 8005146:	4607      	mov	r7, r0
 8005148:	e7f0      	b.n	800512c <_dtoa_r+0xb14>
 800514a:	f1b9 0f00 	cmp.w	r9, #0
 800514e:	9a00      	ldr	r2, [sp, #0]
 8005150:	bfcc      	ite	gt
 8005152:	464d      	movgt	r5, r9
 8005154:	2501      	movle	r5, #1
 8005156:	4415      	add	r5, r2
 8005158:	f04f 0800 	mov.w	r8, #0
 800515c:	4659      	mov	r1, fp
 800515e:	2201      	movs	r2, #1
 8005160:	4620      	mov	r0, r4
 8005162:	9301      	str	r3, [sp, #4]
 8005164:	f000 fa70 	bl	8005648 <__lshift>
 8005168:	4631      	mov	r1, r6
 800516a:	4683      	mov	fp, r0
 800516c:	f000 fad8 	bl	8005720 <__mcmp>
 8005170:	2800      	cmp	r0, #0
 8005172:	dcb2      	bgt.n	80050da <_dtoa_r+0xac2>
 8005174:	d102      	bne.n	800517c <_dtoa_r+0xb64>
 8005176:	9b01      	ldr	r3, [sp, #4]
 8005178:	07db      	lsls	r3, r3, #31
 800517a:	d4ae      	bmi.n	80050da <_dtoa_r+0xac2>
 800517c:	462b      	mov	r3, r5
 800517e:	461d      	mov	r5, r3
 8005180:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005184:	2a30      	cmp	r2, #48	; 0x30
 8005186:	d0fa      	beq.n	800517e <_dtoa_r+0xb66>
 8005188:	e6f7      	b.n	8004f7a <_dtoa_r+0x962>
 800518a:	9a00      	ldr	r2, [sp, #0]
 800518c:	429a      	cmp	r2, r3
 800518e:	d1a5      	bne.n	80050dc <_dtoa_r+0xac4>
 8005190:	f10a 0a01 	add.w	sl, sl, #1
 8005194:	2331      	movs	r3, #49	; 0x31
 8005196:	e779      	b.n	800508c <_dtoa_r+0xa74>
 8005198:	4b13      	ldr	r3, [pc, #76]	; (80051e8 <_dtoa_r+0xbd0>)
 800519a:	f7ff baaf 	b.w	80046fc <_dtoa_r+0xe4>
 800519e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f47f aa86 	bne.w	80046b2 <_dtoa_r+0x9a>
 80051a6:	4b11      	ldr	r3, [pc, #68]	; (80051ec <_dtoa_r+0xbd4>)
 80051a8:	f7ff baa8 	b.w	80046fc <_dtoa_r+0xe4>
 80051ac:	f1b9 0f00 	cmp.w	r9, #0
 80051b0:	dc03      	bgt.n	80051ba <_dtoa_r+0xba2>
 80051b2:	9b05      	ldr	r3, [sp, #20]
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	f73f aec9 	bgt.w	8004f4c <_dtoa_r+0x934>
 80051ba:	9d00      	ldr	r5, [sp, #0]
 80051bc:	4631      	mov	r1, r6
 80051be:	4658      	mov	r0, fp
 80051c0:	f7ff f99c 	bl	80044fc <quorem>
 80051c4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80051c8:	f805 3b01 	strb.w	r3, [r5], #1
 80051cc:	9a00      	ldr	r2, [sp, #0]
 80051ce:	1aaa      	subs	r2, r5, r2
 80051d0:	4591      	cmp	r9, r2
 80051d2:	ddba      	ble.n	800514a <_dtoa_r+0xb32>
 80051d4:	4659      	mov	r1, fp
 80051d6:	2300      	movs	r3, #0
 80051d8:	220a      	movs	r2, #10
 80051da:	4620      	mov	r0, r4
 80051dc:	f000 f884 	bl	80052e8 <__multadd>
 80051e0:	4683      	mov	fp, r0
 80051e2:	e7eb      	b.n	80051bc <_dtoa_r+0xba4>
 80051e4:	08006a2f 	.word	0x08006a2f
 80051e8:	08006988 	.word	0x08006988
 80051ec:	080069ac 	.word	0x080069ac

080051f0 <_localeconv_r>:
 80051f0:	4800      	ldr	r0, [pc, #0]	; (80051f4 <_localeconv_r+0x4>)
 80051f2:	4770      	bx	lr
 80051f4:	20000164 	.word	0x20000164

080051f8 <malloc>:
 80051f8:	4b02      	ldr	r3, [pc, #8]	; (8005204 <malloc+0xc>)
 80051fa:	4601      	mov	r1, r0
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	f000 bbef 	b.w	80059e0 <_malloc_r>
 8005202:	bf00      	nop
 8005204:	20000010 	.word	0x20000010

08005208 <memcpy>:
 8005208:	440a      	add	r2, r1
 800520a:	4291      	cmp	r1, r2
 800520c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005210:	d100      	bne.n	8005214 <memcpy+0xc>
 8005212:	4770      	bx	lr
 8005214:	b510      	push	{r4, lr}
 8005216:	f811 4b01 	ldrb.w	r4, [r1], #1
 800521a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800521e:	4291      	cmp	r1, r2
 8005220:	d1f9      	bne.n	8005216 <memcpy+0xe>
 8005222:	bd10      	pop	{r4, pc}

08005224 <_Balloc>:
 8005224:	b570      	push	{r4, r5, r6, lr}
 8005226:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005228:	4604      	mov	r4, r0
 800522a:	460d      	mov	r5, r1
 800522c:	b976      	cbnz	r6, 800524c <_Balloc+0x28>
 800522e:	2010      	movs	r0, #16
 8005230:	f7ff ffe2 	bl	80051f8 <malloc>
 8005234:	4602      	mov	r2, r0
 8005236:	6260      	str	r0, [r4, #36]	; 0x24
 8005238:	b920      	cbnz	r0, 8005244 <_Balloc+0x20>
 800523a:	4b18      	ldr	r3, [pc, #96]	; (800529c <_Balloc+0x78>)
 800523c:	4818      	ldr	r0, [pc, #96]	; (80052a0 <_Balloc+0x7c>)
 800523e:	2166      	movs	r1, #102	; 0x66
 8005240:	f000 fd94 	bl	8005d6c <__assert_func>
 8005244:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005248:	6006      	str	r6, [r0, #0]
 800524a:	60c6      	str	r6, [r0, #12]
 800524c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800524e:	68f3      	ldr	r3, [r6, #12]
 8005250:	b183      	cbz	r3, 8005274 <_Balloc+0x50>
 8005252:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800525a:	b9b8      	cbnz	r0, 800528c <_Balloc+0x68>
 800525c:	2101      	movs	r1, #1
 800525e:	fa01 f605 	lsl.w	r6, r1, r5
 8005262:	1d72      	adds	r2, r6, #5
 8005264:	0092      	lsls	r2, r2, #2
 8005266:	4620      	mov	r0, r4
 8005268:	f000 fb5a 	bl	8005920 <_calloc_r>
 800526c:	b160      	cbz	r0, 8005288 <_Balloc+0x64>
 800526e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005272:	e00e      	b.n	8005292 <_Balloc+0x6e>
 8005274:	2221      	movs	r2, #33	; 0x21
 8005276:	2104      	movs	r1, #4
 8005278:	4620      	mov	r0, r4
 800527a:	f000 fb51 	bl	8005920 <_calloc_r>
 800527e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005280:	60f0      	str	r0, [r6, #12]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1e4      	bne.n	8005252 <_Balloc+0x2e>
 8005288:	2000      	movs	r0, #0
 800528a:	bd70      	pop	{r4, r5, r6, pc}
 800528c:	6802      	ldr	r2, [r0, #0]
 800528e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005292:	2300      	movs	r3, #0
 8005294:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005298:	e7f7      	b.n	800528a <_Balloc+0x66>
 800529a:	bf00      	nop
 800529c:	080069b9 	.word	0x080069b9
 80052a0:	08006a40 	.word	0x08006a40

080052a4 <_Bfree>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80052a8:	4605      	mov	r5, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	b976      	cbnz	r6, 80052cc <_Bfree+0x28>
 80052ae:	2010      	movs	r0, #16
 80052b0:	f7ff ffa2 	bl	80051f8 <malloc>
 80052b4:	4602      	mov	r2, r0
 80052b6:	6268      	str	r0, [r5, #36]	; 0x24
 80052b8:	b920      	cbnz	r0, 80052c4 <_Bfree+0x20>
 80052ba:	4b09      	ldr	r3, [pc, #36]	; (80052e0 <_Bfree+0x3c>)
 80052bc:	4809      	ldr	r0, [pc, #36]	; (80052e4 <_Bfree+0x40>)
 80052be:	218a      	movs	r1, #138	; 0x8a
 80052c0:	f000 fd54 	bl	8005d6c <__assert_func>
 80052c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052c8:	6006      	str	r6, [r0, #0]
 80052ca:	60c6      	str	r6, [r0, #12]
 80052cc:	b13c      	cbz	r4, 80052de <_Bfree+0x3a>
 80052ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80052d0:	6862      	ldr	r2, [r4, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052d8:	6021      	str	r1, [r4, #0]
 80052da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	080069b9 	.word	0x080069b9
 80052e4:	08006a40 	.word	0x08006a40

080052e8 <__multadd>:
 80052e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052ec:	690e      	ldr	r6, [r1, #16]
 80052ee:	4607      	mov	r7, r0
 80052f0:	4698      	mov	r8, r3
 80052f2:	460c      	mov	r4, r1
 80052f4:	f101 0014 	add.w	r0, r1, #20
 80052f8:	2300      	movs	r3, #0
 80052fa:	6805      	ldr	r5, [r0, #0]
 80052fc:	b2a9      	uxth	r1, r5
 80052fe:	fb02 8101 	mla	r1, r2, r1, r8
 8005302:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005306:	0c2d      	lsrs	r5, r5, #16
 8005308:	fb02 c505 	mla	r5, r2, r5, ip
 800530c:	b289      	uxth	r1, r1
 800530e:	3301      	adds	r3, #1
 8005310:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005314:	429e      	cmp	r6, r3
 8005316:	f840 1b04 	str.w	r1, [r0], #4
 800531a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800531e:	dcec      	bgt.n	80052fa <__multadd+0x12>
 8005320:	f1b8 0f00 	cmp.w	r8, #0
 8005324:	d022      	beq.n	800536c <__multadd+0x84>
 8005326:	68a3      	ldr	r3, [r4, #8]
 8005328:	42b3      	cmp	r3, r6
 800532a:	dc19      	bgt.n	8005360 <__multadd+0x78>
 800532c:	6861      	ldr	r1, [r4, #4]
 800532e:	4638      	mov	r0, r7
 8005330:	3101      	adds	r1, #1
 8005332:	f7ff ff77 	bl	8005224 <_Balloc>
 8005336:	4605      	mov	r5, r0
 8005338:	b928      	cbnz	r0, 8005346 <__multadd+0x5e>
 800533a:	4602      	mov	r2, r0
 800533c:	4b0d      	ldr	r3, [pc, #52]	; (8005374 <__multadd+0x8c>)
 800533e:	480e      	ldr	r0, [pc, #56]	; (8005378 <__multadd+0x90>)
 8005340:	21b5      	movs	r1, #181	; 0xb5
 8005342:	f000 fd13 	bl	8005d6c <__assert_func>
 8005346:	6922      	ldr	r2, [r4, #16]
 8005348:	3202      	adds	r2, #2
 800534a:	f104 010c 	add.w	r1, r4, #12
 800534e:	0092      	lsls	r2, r2, #2
 8005350:	300c      	adds	r0, #12
 8005352:	f7ff ff59 	bl	8005208 <memcpy>
 8005356:	4621      	mov	r1, r4
 8005358:	4638      	mov	r0, r7
 800535a:	f7ff ffa3 	bl	80052a4 <_Bfree>
 800535e:	462c      	mov	r4, r5
 8005360:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005364:	3601      	adds	r6, #1
 8005366:	f8c3 8014 	str.w	r8, [r3, #20]
 800536a:	6126      	str	r6, [r4, #16]
 800536c:	4620      	mov	r0, r4
 800536e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005372:	bf00      	nop
 8005374:	08006a2f 	.word	0x08006a2f
 8005378:	08006a40 	.word	0x08006a40

0800537c <__hi0bits>:
 800537c:	0c03      	lsrs	r3, r0, #16
 800537e:	041b      	lsls	r3, r3, #16
 8005380:	b9d3      	cbnz	r3, 80053b8 <__hi0bits+0x3c>
 8005382:	0400      	lsls	r0, r0, #16
 8005384:	2310      	movs	r3, #16
 8005386:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800538a:	bf04      	itt	eq
 800538c:	0200      	lsleq	r0, r0, #8
 800538e:	3308      	addeq	r3, #8
 8005390:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005394:	bf04      	itt	eq
 8005396:	0100      	lsleq	r0, r0, #4
 8005398:	3304      	addeq	r3, #4
 800539a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800539e:	bf04      	itt	eq
 80053a0:	0080      	lsleq	r0, r0, #2
 80053a2:	3302      	addeq	r3, #2
 80053a4:	2800      	cmp	r0, #0
 80053a6:	db05      	blt.n	80053b4 <__hi0bits+0x38>
 80053a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80053ac:	f103 0301 	add.w	r3, r3, #1
 80053b0:	bf08      	it	eq
 80053b2:	2320      	moveq	r3, #32
 80053b4:	4618      	mov	r0, r3
 80053b6:	4770      	bx	lr
 80053b8:	2300      	movs	r3, #0
 80053ba:	e7e4      	b.n	8005386 <__hi0bits+0xa>

080053bc <__lo0bits>:
 80053bc:	6803      	ldr	r3, [r0, #0]
 80053be:	f013 0207 	ands.w	r2, r3, #7
 80053c2:	4601      	mov	r1, r0
 80053c4:	d00b      	beq.n	80053de <__lo0bits+0x22>
 80053c6:	07da      	lsls	r2, r3, #31
 80053c8:	d424      	bmi.n	8005414 <__lo0bits+0x58>
 80053ca:	0798      	lsls	r0, r3, #30
 80053cc:	bf49      	itett	mi
 80053ce:	085b      	lsrmi	r3, r3, #1
 80053d0:	089b      	lsrpl	r3, r3, #2
 80053d2:	2001      	movmi	r0, #1
 80053d4:	600b      	strmi	r3, [r1, #0]
 80053d6:	bf5c      	itt	pl
 80053d8:	600b      	strpl	r3, [r1, #0]
 80053da:	2002      	movpl	r0, #2
 80053dc:	4770      	bx	lr
 80053de:	b298      	uxth	r0, r3
 80053e0:	b9b0      	cbnz	r0, 8005410 <__lo0bits+0x54>
 80053e2:	0c1b      	lsrs	r3, r3, #16
 80053e4:	2010      	movs	r0, #16
 80053e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80053ea:	bf04      	itt	eq
 80053ec:	0a1b      	lsreq	r3, r3, #8
 80053ee:	3008      	addeq	r0, #8
 80053f0:	071a      	lsls	r2, r3, #28
 80053f2:	bf04      	itt	eq
 80053f4:	091b      	lsreq	r3, r3, #4
 80053f6:	3004      	addeq	r0, #4
 80053f8:	079a      	lsls	r2, r3, #30
 80053fa:	bf04      	itt	eq
 80053fc:	089b      	lsreq	r3, r3, #2
 80053fe:	3002      	addeq	r0, #2
 8005400:	07da      	lsls	r2, r3, #31
 8005402:	d403      	bmi.n	800540c <__lo0bits+0x50>
 8005404:	085b      	lsrs	r3, r3, #1
 8005406:	f100 0001 	add.w	r0, r0, #1
 800540a:	d005      	beq.n	8005418 <__lo0bits+0x5c>
 800540c:	600b      	str	r3, [r1, #0]
 800540e:	4770      	bx	lr
 8005410:	4610      	mov	r0, r2
 8005412:	e7e8      	b.n	80053e6 <__lo0bits+0x2a>
 8005414:	2000      	movs	r0, #0
 8005416:	4770      	bx	lr
 8005418:	2020      	movs	r0, #32
 800541a:	4770      	bx	lr

0800541c <__i2b>:
 800541c:	b510      	push	{r4, lr}
 800541e:	460c      	mov	r4, r1
 8005420:	2101      	movs	r1, #1
 8005422:	f7ff feff 	bl	8005224 <_Balloc>
 8005426:	4602      	mov	r2, r0
 8005428:	b928      	cbnz	r0, 8005436 <__i2b+0x1a>
 800542a:	4b05      	ldr	r3, [pc, #20]	; (8005440 <__i2b+0x24>)
 800542c:	4805      	ldr	r0, [pc, #20]	; (8005444 <__i2b+0x28>)
 800542e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005432:	f000 fc9b 	bl	8005d6c <__assert_func>
 8005436:	2301      	movs	r3, #1
 8005438:	6144      	str	r4, [r0, #20]
 800543a:	6103      	str	r3, [r0, #16]
 800543c:	bd10      	pop	{r4, pc}
 800543e:	bf00      	nop
 8005440:	08006a2f 	.word	0x08006a2f
 8005444:	08006a40 	.word	0x08006a40

08005448 <__multiply>:
 8005448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544c:	4614      	mov	r4, r2
 800544e:	690a      	ldr	r2, [r1, #16]
 8005450:	6923      	ldr	r3, [r4, #16]
 8005452:	429a      	cmp	r2, r3
 8005454:	bfb8      	it	lt
 8005456:	460b      	movlt	r3, r1
 8005458:	460d      	mov	r5, r1
 800545a:	bfbc      	itt	lt
 800545c:	4625      	movlt	r5, r4
 800545e:	461c      	movlt	r4, r3
 8005460:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005464:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005468:	68ab      	ldr	r3, [r5, #8]
 800546a:	6869      	ldr	r1, [r5, #4]
 800546c:	eb0a 0709 	add.w	r7, sl, r9
 8005470:	42bb      	cmp	r3, r7
 8005472:	b085      	sub	sp, #20
 8005474:	bfb8      	it	lt
 8005476:	3101      	addlt	r1, #1
 8005478:	f7ff fed4 	bl	8005224 <_Balloc>
 800547c:	b930      	cbnz	r0, 800548c <__multiply+0x44>
 800547e:	4602      	mov	r2, r0
 8005480:	4b42      	ldr	r3, [pc, #264]	; (800558c <__multiply+0x144>)
 8005482:	4843      	ldr	r0, [pc, #268]	; (8005590 <__multiply+0x148>)
 8005484:	f240 115d 	movw	r1, #349	; 0x15d
 8005488:	f000 fc70 	bl	8005d6c <__assert_func>
 800548c:	f100 0614 	add.w	r6, r0, #20
 8005490:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005494:	4633      	mov	r3, r6
 8005496:	2200      	movs	r2, #0
 8005498:	4543      	cmp	r3, r8
 800549a:	d31e      	bcc.n	80054da <__multiply+0x92>
 800549c:	f105 0c14 	add.w	ip, r5, #20
 80054a0:	f104 0314 	add.w	r3, r4, #20
 80054a4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80054a8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80054ac:	9202      	str	r2, [sp, #8]
 80054ae:	ebac 0205 	sub.w	r2, ip, r5
 80054b2:	3a15      	subs	r2, #21
 80054b4:	f022 0203 	bic.w	r2, r2, #3
 80054b8:	3204      	adds	r2, #4
 80054ba:	f105 0115 	add.w	r1, r5, #21
 80054be:	458c      	cmp	ip, r1
 80054c0:	bf38      	it	cc
 80054c2:	2204      	movcc	r2, #4
 80054c4:	9201      	str	r2, [sp, #4]
 80054c6:	9a02      	ldr	r2, [sp, #8]
 80054c8:	9303      	str	r3, [sp, #12]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d808      	bhi.n	80054e0 <__multiply+0x98>
 80054ce:	2f00      	cmp	r7, #0
 80054d0:	dc55      	bgt.n	800557e <__multiply+0x136>
 80054d2:	6107      	str	r7, [r0, #16]
 80054d4:	b005      	add	sp, #20
 80054d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054da:	f843 2b04 	str.w	r2, [r3], #4
 80054de:	e7db      	b.n	8005498 <__multiply+0x50>
 80054e0:	f8b3 a000 	ldrh.w	sl, [r3]
 80054e4:	f1ba 0f00 	cmp.w	sl, #0
 80054e8:	d020      	beq.n	800552c <__multiply+0xe4>
 80054ea:	f105 0e14 	add.w	lr, r5, #20
 80054ee:	46b1      	mov	r9, r6
 80054f0:	2200      	movs	r2, #0
 80054f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80054f6:	f8d9 b000 	ldr.w	fp, [r9]
 80054fa:	b2a1      	uxth	r1, r4
 80054fc:	fa1f fb8b 	uxth.w	fp, fp
 8005500:	fb0a b101 	mla	r1, sl, r1, fp
 8005504:	4411      	add	r1, r2
 8005506:	f8d9 2000 	ldr.w	r2, [r9]
 800550a:	0c24      	lsrs	r4, r4, #16
 800550c:	0c12      	lsrs	r2, r2, #16
 800550e:	fb0a 2404 	mla	r4, sl, r4, r2
 8005512:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005516:	b289      	uxth	r1, r1
 8005518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800551c:	45f4      	cmp	ip, lr
 800551e:	f849 1b04 	str.w	r1, [r9], #4
 8005522:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005526:	d8e4      	bhi.n	80054f2 <__multiply+0xaa>
 8005528:	9901      	ldr	r1, [sp, #4]
 800552a:	5072      	str	r2, [r6, r1]
 800552c:	9a03      	ldr	r2, [sp, #12]
 800552e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005532:	3304      	adds	r3, #4
 8005534:	f1b9 0f00 	cmp.w	r9, #0
 8005538:	d01f      	beq.n	800557a <__multiply+0x132>
 800553a:	6834      	ldr	r4, [r6, #0]
 800553c:	f105 0114 	add.w	r1, r5, #20
 8005540:	46b6      	mov	lr, r6
 8005542:	f04f 0a00 	mov.w	sl, #0
 8005546:	880a      	ldrh	r2, [r1, #0]
 8005548:	f8be b002 	ldrh.w	fp, [lr, #2]
 800554c:	fb09 b202 	mla	r2, r9, r2, fp
 8005550:	4492      	add	sl, r2
 8005552:	b2a4      	uxth	r4, r4
 8005554:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005558:	f84e 4b04 	str.w	r4, [lr], #4
 800555c:	f851 4b04 	ldr.w	r4, [r1], #4
 8005560:	f8be 2000 	ldrh.w	r2, [lr]
 8005564:	0c24      	lsrs	r4, r4, #16
 8005566:	fb09 2404 	mla	r4, r9, r4, r2
 800556a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800556e:	458c      	cmp	ip, r1
 8005570:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005574:	d8e7      	bhi.n	8005546 <__multiply+0xfe>
 8005576:	9a01      	ldr	r2, [sp, #4]
 8005578:	50b4      	str	r4, [r6, r2]
 800557a:	3604      	adds	r6, #4
 800557c:	e7a3      	b.n	80054c6 <__multiply+0x7e>
 800557e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1a5      	bne.n	80054d2 <__multiply+0x8a>
 8005586:	3f01      	subs	r7, #1
 8005588:	e7a1      	b.n	80054ce <__multiply+0x86>
 800558a:	bf00      	nop
 800558c:	08006a2f 	.word	0x08006a2f
 8005590:	08006a40 	.word	0x08006a40

08005594 <__pow5mult>:
 8005594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005598:	4615      	mov	r5, r2
 800559a:	f012 0203 	ands.w	r2, r2, #3
 800559e:	4606      	mov	r6, r0
 80055a0:	460f      	mov	r7, r1
 80055a2:	d007      	beq.n	80055b4 <__pow5mult+0x20>
 80055a4:	4c25      	ldr	r4, [pc, #148]	; (800563c <__pow5mult+0xa8>)
 80055a6:	3a01      	subs	r2, #1
 80055a8:	2300      	movs	r3, #0
 80055aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80055ae:	f7ff fe9b 	bl	80052e8 <__multadd>
 80055b2:	4607      	mov	r7, r0
 80055b4:	10ad      	asrs	r5, r5, #2
 80055b6:	d03d      	beq.n	8005634 <__pow5mult+0xa0>
 80055b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80055ba:	b97c      	cbnz	r4, 80055dc <__pow5mult+0x48>
 80055bc:	2010      	movs	r0, #16
 80055be:	f7ff fe1b 	bl	80051f8 <malloc>
 80055c2:	4602      	mov	r2, r0
 80055c4:	6270      	str	r0, [r6, #36]	; 0x24
 80055c6:	b928      	cbnz	r0, 80055d4 <__pow5mult+0x40>
 80055c8:	4b1d      	ldr	r3, [pc, #116]	; (8005640 <__pow5mult+0xac>)
 80055ca:	481e      	ldr	r0, [pc, #120]	; (8005644 <__pow5mult+0xb0>)
 80055cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80055d0:	f000 fbcc 	bl	8005d6c <__assert_func>
 80055d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80055d8:	6004      	str	r4, [r0, #0]
 80055da:	60c4      	str	r4, [r0, #12]
 80055dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80055e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80055e4:	b94c      	cbnz	r4, 80055fa <__pow5mult+0x66>
 80055e6:	f240 2171 	movw	r1, #625	; 0x271
 80055ea:	4630      	mov	r0, r6
 80055ec:	f7ff ff16 	bl	800541c <__i2b>
 80055f0:	2300      	movs	r3, #0
 80055f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80055f6:	4604      	mov	r4, r0
 80055f8:	6003      	str	r3, [r0, #0]
 80055fa:	f04f 0900 	mov.w	r9, #0
 80055fe:	07eb      	lsls	r3, r5, #31
 8005600:	d50a      	bpl.n	8005618 <__pow5mult+0x84>
 8005602:	4639      	mov	r1, r7
 8005604:	4622      	mov	r2, r4
 8005606:	4630      	mov	r0, r6
 8005608:	f7ff ff1e 	bl	8005448 <__multiply>
 800560c:	4639      	mov	r1, r7
 800560e:	4680      	mov	r8, r0
 8005610:	4630      	mov	r0, r6
 8005612:	f7ff fe47 	bl	80052a4 <_Bfree>
 8005616:	4647      	mov	r7, r8
 8005618:	106d      	asrs	r5, r5, #1
 800561a:	d00b      	beq.n	8005634 <__pow5mult+0xa0>
 800561c:	6820      	ldr	r0, [r4, #0]
 800561e:	b938      	cbnz	r0, 8005630 <__pow5mult+0x9c>
 8005620:	4622      	mov	r2, r4
 8005622:	4621      	mov	r1, r4
 8005624:	4630      	mov	r0, r6
 8005626:	f7ff ff0f 	bl	8005448 <__multiply>
 800562a:	6020      	str	r0, [r4, #0]
 800562c:	f8c0 9000 	str.w	r9, [r0]
 8005630:	4604      	mov	r4, r0
 8005632:	e7e4      	b.n	80055fe <__pow5mult+0x6a>
 8005634:	4638      	mov	r0, r7
 8005636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800563a:	bf00      	nop
 800563c:	08006b90 	.word	0x08006b90
 8005640:	080069b9 	.word	0x080069b9
 8005644:	08006a40 	.word	0x08006a40

08005648 <__lshift>:
 8005648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800564c:	460c      	mov	r4, r1
 800564e:	6849      	ldr	r1, [r1, #4]
 8005650:	6923      	ldr	r3, [r4, #16]
 8005652:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005656:	68a3      	ldr	r3, [r4, #8]
 8005658:	4607      	mov	r7, r0
 800565a:	4691      	mov	r9, r2
 800565c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005660:	f108 0601 	add.w	r6, r8, #1
 8005664:	42b3      	cmp	r3, r6
 8005666:	db0b      	blt.n	8005680 <__lshift+0x38>
 8005668:	4638      	mov	r0, r7
 800566a:	f7ff fddb 	bl	8005224 <_Balloc>
 800566e:	4605      	mov	r5, r0
 8005670:	b948      	cbnz	r0, 8005686 <__lshift+0x3e>
 8005672:	4602      	mov	r2, r0
 8005674:	4b28      	ldr	r3, [pc, #160]	; (8005718 <__lshift+0xd0>)
 8005676:	4829      	ldr	r0, [pc, #164]	; (800571c <__lshift+0xd4>)
 8005678:	f240 11d9 	movw	r1, #473	; 0x1d9
 800567c:	f000 fb76 	bl	8005d6c <__assert_func>
 8005680:	3101      	adds	r1, #1
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	e7ee      	b.n	8005664 <__lshift+0x1c>
 8005686:	2300      	movs	r3, #0
 8005688:	f100 0114 	add.w	r1, r0, #20
 800568c:	f100 0210 	add.w	r2, r0, #16
 8005690:	4618      	mov	r0, r3
 8005692:	4553      	cmp	r3, sl
 8005694:	db33      	blt.n	80056fe <__lshift+0xb6>
 8005696:	6920      	ldr	r0, [r4, #16]
 8005698:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800569c:	f104 0314 	add.w	r3, r4, #20
 80056a0:	f019 091f 	ands.w	r9, r9, #31
 80056a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80056a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80056ac:	d02b      	beq.n	8005706 <__lshift+0xbe>
 80056ae:	f1c9 0e20 	rsb	lr, r9, #32
 80056b2:	468a      	mov	sl, r1
 80056b4:	2200      	movs	r2, #0
 80056b6:	6818      	ldr	r0, [r3, #0]
 80056b8:	fa00 f009 	lsl.w	r0, r0, r9
 80056bc:	4302      	orrs	r2, r0
 80056be:	f84a 2b04 	str.w	r2, [sl], #4
 80056c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80056c6:	459c      	cmp	ip, r3
 80056c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80056cc:	d8f3      	bhi.n	80056b6 <__lshift+0x6e>
 80056ce:	ebac 0304 	sub.w	r3, ip, r4
 80056d2:	3b15      	subs	r3, #21
 80056d4:	f023 0303 	bic.w	r3, r3, #3
 80056d8:	3304      	adds	r3, #4
 80056da:	f104 0015 	add.w	r0, r4, #21
 80056de:	4584      	cmp	ip, r0
 80056e0:	bf38      	it	cc
 80056e2:	2304      	movcc	r3, #4
 80056e4:	50ca      	str	r2, [r1, r3]
 80056e6:	b10a      	cbz	r2, 80056ec <__lshift+0xa4>
 80056e8:	f108 0602 	add.w	r6, r8, #2
 80056ec:	3e01      	subs	r6, #1
 80056ee:	4638      	mov	r0, r7
 80056f0:	612e      	str	r6, [r5, #16]
 80056f2:	4621      	mov	r1, r4
 80056f4:	f7ff fdd6 	bl	80052a4 <_Bfree>
 80056f8:	4628      	mov	r0, r5
 80056fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8005702:	3301      	adds	r3, #1
 8005704:	e7c5      	b.n	8005692 <__lshift+0x4a>
 8005706:	3904      	subs	r1, #4
 8005708:	f853 2b04 	ldr.w	r2, [r3], #4
 800570c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005710:	459c      	cmp	ip, r3
 8005712:	d8f9      	bhi.n	8005708 <__lshift+0xc0>
 8005714:	e7ea      	b.n	80056ec <__lshift+0xa4>
 8005716:	bf00      	nop
 8005718:	08006a2f 	.word	0x08006a2f
 800571c:	08006a40 	.word	0x08006a40

08005720 <__mcmp>:
 8005720:	b530      	push	{r4, r5, lr}
 8005722:	6902      	ldr	r2, [r0, #16]
 8005724:	690c      	ldr	r4, [r1, #16]
 8005726:	1b12      	subs	r2, r2, r4
 8005728:	d10e      	bne.n	8005748 <__mcmp+0x28>
 800572a:	f100 0314 	add.w	r3, r0, #20
 800572e:	3114      	adds	r1, #20
 8005730:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005734:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005738:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800573c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005740:	42a5      	cmp	r5, r4
 8005742:	d003      	beq.n	800574c <__mcmp+0x2c>
 8005744:	d305      	bcc.n	8005752 <__mcmp+0x32>
 8005746:	2201      	movs	r2, #1
 8005748:	4610      	mov	r0, r2
 800574a:	bd30      	pop	{r4, r5, pc}
 800574c:	4283      	cmp	r3, r0
 800574e:	d3f3      	bcc.n	8005738 <__mcmp+0x18>
 8005750:	e7fa      	b.n	8005748 <__mcmp+0x28>
 8005752:	f04f 32ff 	mov.w	r2, #4294967295
 8005756:	e7f7      	b.n	8005748 <__mcmp+0x28>

08005758 <__mdiff>:
 8005758:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575c:	460c      	mov	r4, r1
 800575e:	4606      	mov	r6, r0
 8005760:	4611      	mov	r1, r2
 8005762:	4620      	mov	r0, r4
 8005764:	4617      	mov	r7, r2
 8005766:	f7ff ffdb 	bl	8005720 <__mcmp>
 800576a:	1e05      	subs	r5, r0, #0
 800576c:	d110      	bne.n	8005790 <__mdiff+0x38>
 800576e:	4629      	mov	r1, r5
 8005770:	4630      	mov	r0, r6
 8005772:	f7ff fd57 	bl	8005224 <_Balloc>
 8005776:	b930      	cbnz	r0, 8005786 <__mdiff+0x2e>
 8005778:	4b39      	ldr	r3, [pc, #228]	; (8005860 <__mdiff+0x108>)
 800577a:	4602      	mov	r2, r0
 800577c:	f240 2132 	movw	r1, #562	; 0x232
 8005780:	4838      	ldr	r0, [pc, #224]	; (8005864 <__mdiff+0x10c>)
 8005782:	f000 faf3 	bl	8005d6c <__assert_func>
 8005786:	2301      	movs	r3, #1
 8005788:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800578c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005790:	bfa4      	itt	ge
 8005792:	463b      	movge	r3, r7
 8005794:	4627      	movge	r7, r4
 8005796:	4630      	mov	r0, r6
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	bfa6      	itte	ge
 800579c:	461c      	movge	r4, r3
 800579e:	2500      	movge	r5, #0
 80057a0:	2501      	movlt	r5, #1
 80057a2:	f7ff fd3f 	bl	8005224 <_Balloc>
 80057a6:	b920      	cbnz	r0, 80057b2 <__mdiff+0x5a>
 80057a8:	4b2d      	ldr	r3, [pc, #180]	; (8005860 <__mdiff+0x108>)
 80057aa:	4602      	mov	r2, r0
 80057ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80057b0:	e7e6      	b.n	8005780 <__mdiff+0x28>
 80057b2:	693e      	ldr	r6, [r7, #16]
 80057b4:	60c5      	str	r5, [r0, #12]
 80057b6:	6925      	ldr	r5, [r4, #16]
 80057b8:	f107 0114 	add.w	r1, r7, #20
 80057bc:	f104 0914 	add.w	r9, r4, #20
 80057c0:	f100 0e14 	add.w	lr, r0, #20
 80057c4:	f107 0210 	add.w	r2, r7, #16
 80057c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80057cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80057d0:	46f2      	mov	sl, lr
 80057d2:	2700      	movs	r7, #0
 80057d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80057d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80057dc:	fa1f f883 	uxth.w	r8, r3
 80057e0:	fa17 f78b 	uxtah	r7, r7, fp
 80057e4:	0c1b      	lsrs	r3, r3, #16
 80057e6:	eba7 0808 	sub.w	r8, r7, r8
 80057ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80057ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80057f2:	fa1f f888 	uxth.w	r8, r8
 80057f6:	141f      	asrs	r7, r3, #16
 80057f8:	454d      	cmp	r5, r9
 80057fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80057fe:	f84a 3b04 	str.w	r3, [sl], #4
 8005802:	d8e7      	bhi.n	80057d4 <__mdiff+0x7c>
 8005804:	1b2b      	subs	r3, r5, r4
 8005806:	3b15      	subs	r3, #21
 8005808:	f023 0303 	bic.w	r3, r3, #3
 800580c:	3304      	adds	r3, #4
 800580e:	3415      	adds	r4, #21
 8005810:	42a5      	cmp	r5, r4
 8005812:	bf38      	it	cc
 8005814:	2304      	movcc	r3, #4
 8005816:	4419      	add	r1, r3
 8005818:	4473      	add	r3, lr
 800581a:	469e      	mov	lr, r3
 800581c:	460d      	mov	r5, r1
 800581e:	4565      	cmp	r5, ip
 8005820:	d30e      	bcc.n	8005840 <__mdiff+0xe8>
 8005822:	f10c 0203 	add.w	r2, ip, #3
 8005826:	1a52      	subs	r2, r2, r1
 8005828:	f022 0203 	bic.w	r2, r2, #3
 800582c:	3903      	subs	r1, #3
 800582e:	458c      	cmp	ip, r1
 8005830:	bf38      	it	cc
 8005832:	2200      	movcc	r2, #0
 8005834:	441a      	add	r2, r3
 8005836:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800583a:	b17b      	cbz	r3, 800585c <__mdiff+0x104>
 800583c:	6106      	str	r6, [r0, #16]
 800583e:	e7a5      	b.n	800578c <__mdiff+0x34>
 8005840:	f855 8b04 	ldr.w	r8, [r5], #4
 8005844:	fa17 f488 	uxtah	r4, r7, r8
 8005848:	1422      	asrs	r2, r4, #16
 800584a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800584e:	b2a4      	uxth	r4, r4
 8005850:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005854:	f84e 4b04 	str.w	r4, [lr], #4
 8005858:	1417      	asrs	r7, r2, #16
 800585a:	e7e0      	b.n	800581e <__mdiff+0xc6>
 800585c:	3e01      	subs	r6, #1
 800585e:	e7ea      	b.n	8005836 <__mdiff+0xde>
 8005860:	08006a2f 	.word	0x08006a2f
 8005864:	08006a40 	.word	0x08006a40

08005868 <__d2b>:
 8005868:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800586c:	4689      	mov	r9, r1
 800586e:	2101      	movs	r1, #1
 8005870:	ec57 6b10 	vmov	r6, r7, d0
 8005874:	4690      	mov	r8, r2
 8005876:	f7ff fcd5 	bl	8005224 <_Balloc>
 800587a:	4604      	mov	r4, r0
 800587c:	b930      	cbnz	r0, 800588c <__d2b+0x24>
 800587e:	4602      	mov	r2, r0
 8005880:	4b25      	ldr	r3, [pc, #148]	; (8005918 <__d2b+0xb0>)
 8005882:	4826      	ldr	r0, [pc, #152]	; (800591c <__d2b+0xb4>)
 8005884:	f240 310a 	movw	r1, #778	; 0x30a
 8005888:	f000 fa70 	bl	8005d6c <__assert_func>
 800588c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005890:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005894:	bb35      	cbnz	r5, 80058e4 <__d2b+0x7c>
 8005896:	2e00      	cmp	r6, #0
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	d028      	beq.n	80058ee <__d2b+0x86>
 800589c:	4668      	mov	r0, sp
 800589e:	9600      	str	r6, [sp, #0]
 80058a0:	f7ff fd8c 	bl	80053bc <__lo0bits>
 80058a4:	9900      	ldr	r1, [sp, #0]
 80058a6:	b300      	cbz	r0, 80058ea <__d2b+0x82>
 80058a8:	9a01      	ldr	r2, [sp, #4]
 80058aa:	f1c0 0320 	rsb	r3, r0, #32
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	430b      	orrs	r3, r1
 80058b4:	40c2      	lsrs	r2, r0
 80058b6:	6163      	str	r3, [r4, #20]
 80058b8:	9201      	str	r2, [sp, #4]
 80058ba:	9b01      	ldr	r3, [sp, #4]
 80058bc:	61a3      	str	r3, [r4, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	bf14      	ite	ne
 80058c2:	2202      	movne	r2, #2
 80058c4:	2201      	moveq	r2, #1
 80058c6:	6122      	str	r2, [r4, #16]
 80058c8:	b1d5      	cbz	r5, 8005900 <__d2b+0x98>
 80058ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80058ce:	4405      	add	r5, r0
 80058d0:	f8c9 5000 	str.w	r5, [r9]
 80058d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80058d8:	f8c8 0000 	str.w	r0, [r8]
 80058dc:	4620      	mov	r0, r4
 80058de:	b003      	add	sp, #12
 80058e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058e8:	e7d5      	b.n	8005896 <__d2b+0x2e>
 80058ea:	6161      	str	r1, [r4, #20]
 80058ec:	e7e5      	b.n	80058ba <__d2b+0x52>
 80058ee:	a801      	add	r0, sp, #4
 80058f0:	f7ff fd64 	bl	80053bc <__lo0bits>
 80058f4:	9b01      	ldr	r3, [sp, #4]
 80058f6:	6163      	str	r3, [r4, #20]
 80058f8:	2201      	movs	r2, #1
 80058fa:	6122      	str	r2, [r4, #16]
 80058fc:	3020      	adds	r0, #32
 80058fe:	e7e3      	b.n	80058c8 <__d2b+0x60>
 8005900:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005904:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005908:	f8c9 0000 	str.w	r0, [r9]
 800590c:	6918      	ldr	r0, [r3, #16]
 800590e:	f7ff fd35 	bl	800537c <__hi0bits>
 8005912:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005916:	e7df      	b.n	80058d8 <__d2b+0x70>
 8005918:	08006a2f 	.word	0x08006a2f
 800591c:	08006a40 	.word	0x08006a40

08005920 <_calloc_r>:
 8005920:	b513      	push	{r0, r1, r4, lr}
 8005922:	434a      	muls	r2, r1
 8005924:	4611      	mov	r1, r2
 8005926:	9201      	str	r2, [sp, #4]
 8005928:	f000 f85a 	bl	80059e0 <_malloc_r>
 800592c:	4604      	mov	r4, r0
 800592e:	b118      	cbz	r0, 8005938 <_calloc_r+0x18>
 8005930:	9a01      	ldr	r2, [sp, #4]
 8005932:	2100      	movs	r1, #0
 8005934:	f7fe f950 	bl	8003bd8 <memset>
 8005938:	4620      	mov	r0, r4
 800593a:	b002      	add	sp, #8
 800593c:	bd10      	pop	{r4, pc}
	...

08005940 <_free_r>:
 8005940:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005942:	2900      	cmp	r1, #0
 8005944:	d048      	beq.n	80059d8 <_free_r+0x98>
 8005946:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800594a:	9001      	str	r0, [sp, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	f1a1 0404 	sub.w	r4, r1, #4
 8005952:	bfb8      	it	lt
 8005954:	18e4      	addlt	r4, r4, r3
 8005956:	f000 fa65 	bl	8005e24 <__malloc_lock>
 800595a:	4a20      	ldr	r2, [pc, #128]	; (80059dc <_free_r+0x9c>)
 800595c:	9801      	ldr	r0, [sp, #4]
 800595e:	6813      	ldr	r3, [r2, #0]
 8005960:	4615      	mov	r5, r2
 8005962:	b933      	cbnz	r3, 8005972 <_free_r+0x32>
 8005964:	6063      	str	r3, [r4, #4]
 8005966:	6014      	str	r4, [r2, #0]
 8005968:	b003      	add	sp, #12
 800596a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800596e:	f000 ba5f 	b.w	8005e30 <__malloc_unlock>
 8005972:	42a3      	cmp	r3, r4
 8005974:	d90b      	bls.n	800598e <_free_r+0x4e>
 8005976:	6821      	ldr	r1, [r4, #0]
 8005978:	1862      	adds	r2, r4, r1
 800597a:	4293      	cmp	r3, r2
 800597c:	bf04      	itt	eq
 800597e:	681a      	ldreq	r2, [r3, #0]
 8005980:	685b      	ldreq	r3, [r3, #4]
 8005982:	6063      	str	r3, [r4, #4]
 8005984:	bf04      	itt	eq
 8005986:	1852      	addeq	r2, r2, r1
 8005988:	6022      	streq	r2, [r4, #0]
 800598a:	602c      	str	r4, [r5, #0]
 800598c:	e7ec      	b.n	8005968 <_free_r+0x28>
 800598e:	461a      	mov	r2, r3
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	b10b      	cbz	r3, 8005998 <_free_r+0x58>
 8005994:	42a3      	cmp	r3, r4
 8005996:	d9fa      	bls.n	800598e <_free_r+0x4e>
 8005998:	6811      	ldr	r1, [r2, #0]
 800599a:	1855      	adds	r5, r2, r1
 800599c:	42a5      	cmp	r5, r4
 800599e:	d10b      	bne.n	80059b8 <_free_r+0x78>
 80059a0:	6824      	ldr	r4, [r4, #0]
 80059a2:	4421      	add	r1, r4
 80059a4:	1854      	adds	r4, r2, r1
 80059a6:	42a3      	cmp	r3, r4
 80059a8:	6011      	str	r1, [r2, #0]
 80059aa:	d1dd      	bne.n	8005968 <_free_r+0x28>
 80059ac:	681c      	ldr	r4, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	6053      	str	r3, [r2, #4]
 80059b2:	4421      	add	r1, r4
 80059b4:	6011      	str	r1, [r2, #0]
 80059b6:	e7d7      	b.n	8005968 <_free_r+0x28>
 80059b8:	d902      	bls.n	80059c0 <_free_r+0x80>
 80059ba:	230c      	movs	r3, #12
 80059bc:	6003      	str	r3, [r0, #0]
 80059be:	e7d3      	b.n	8005968 <_free_r+0x28>
 80059c0:	6825      	ldr	r5, [r4, #0]
 80059c2:	1961      	adds	r1, r4, r5
 80059c4:	428b      	cmp	r3, r1
 80059c6:	bf04      	itt	eq
 80059c8:	6819      	ldreq	r1, [r3, #0]
 80059ca:	685b      	ldreq	r3, [r3, #4]
 80059cc:	6063      	str	r3, [r4, #4]
 80059ce:	bf04      	itt	eq
 80059d0:	1949      	addeq	r1, r1, r5
 80059d2:	6021      	streq	r1, [r4, #0]
 80059d4:	6054      	str	r4, [r2, #4]
 80059d6:	e7c7      	b.n	8005968 <_free_r+0x28>
 80059d8:	b003      	add	sp, #12
 80059da:	bd30      	pop	{r4, r5, pc}
 80059dc:	2000020c 	.word	0x2000020c

080059e0 <_malloc_r>:
 80059e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e2:	1ccd      	adds	r5, r1, #3
 80059e4:	f025 0503 	bic.w	r5, r5, #3
 80059e8:	3508      	adds	r5, #8
 80059ea:	2d0c      	cmp	r5, #12
 80059ec:	bf38      	it	cc
 80059ee:	250c      	movcc	r5, #12
 80059f0:	2d00      	cmp	r5, #0
 80059f2:	4606      	mov	r6, r0
 80059f4:	db01      	blt.n	80059fa <_malloc_r+0x1a>
 80059f6:	42a9      	cmp	r1, r5
 80059f8:	d903      	bls.n	8005a02 <_malloc_r+0x22>
 80059fa:	230c      	movs	r3, #12
 80059fc:	6033      	str	r3, [r6, #0]
 80059fe:	2000      	movs	r0, #0
 8005a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a02:	f000 fa0f 	bl	8005e24 <__malloc_lock>
 8005a06:	4921      	ldr	r1, [pc, #132]	; (8005a8c <_malloc_r+0xac>)
 8005a08:	680a      	ldr	r2, [r1, #0]
 8005a0a:	4614      	mov	r4, r2
 8005a0c:	b99c      	cbnz	r4, 8005a36 <_malloc_r+0x56>
 8005a0e:	4f20      	ldr	r7, [pc, #128]	; (8005a90 <_malloc_r+0xb0>)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	b923      	cbnz	r3, 8005a1e <_malloc_r+0x3e>
 8005a14:	4621      	mov	r1, r4
 8005a16:	4630      	mov	r0, r6
 8005a18:	f000 f998 	bl	8005d4c <_sbrk_r>
 8005a1c:	6038      	str	r0, [r7, #0]
 8005a1e:	4629      	mov	r1, r5
 8005a20:	4630      	mov	r0, r6
 8005a22:	f000 f993 	bl	8005d4c <_sbrk_r>
 8005a26:	1c43      	adds	r3, r0, #1
 8005a28:	d123      	bne.n	8005a72 <_malloc_r+0x92>
 8005a2a:	230c      	movs	r3, #12
 8005a2c:	6033      	str	r3, [r6, #0]
 8005a2e:	4630      	mov	r0, r6
 8005a30:	f000 f9fe 	bl	8005e30 <__malloc_unlock>
 8005a34:	e7e3      	b.n	80059fe <_malloc_r+0x1e>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	1b5b      	subs	r3, r3, r5
 8005a3a:	d417      	bmi.n	8005a6c <_malloc_r+0x8c>
 8005a3c:	2b0b      	cmp	r3, #11
 8005a3e:	d903      	bls.n	8005a48 <_malloc_r+0x68>
 8005a40:	6023      	str	r3, [r4, #0]
 8005a42:	441c      	add	r4, r3
 8005a44:	6025      	str	r5, [r4, #0]
 8005a46:	e004      	b.n	8005a52 <_malloc_r+0x72>
 8005a48:	6863      	ldr	r3, [r4, #4]
 8005a4a:	42a2      	cmp	r2, r4
 8005a4c:	bf0c      	ite	eq
 8005a4e:	600b      	streq	r3, [r1, #0]
 8005a50:	6053      	strne	r3, [r2, #4]
 8005a52:	4630      	mov	r0, r6
 8005a54:	f000 f9ec 	bl	8005e30 <__malloc_unlock>
 8005a58:	f104 000b 	add.w	r0, r4, #11
 8005a5c:	1d23      	adds	r3, r4, #4
 8005a5e:	f020 0007 	bic.w	r0, r0, #7
 8005a62:	1ac2      	subs	r2, r0, r3
 8005a64:	d0cc      	beq.n	8005a00 <_malloc_r+0x20>
 8005a66:	1a1b      	subs	r3, r3, r0
 8005a68:	50a3      	str	r3, [r4, r2]
 8005a6a:	e7c9      	b.n	8005a00 <_malloc_r+0x20>
 8005a6c:	4622      	mov	r2, r4
 8005a6e:	6864      	ldr	r4, [r4, #4]
 8005a70:	e7cc      	b.n	8005a0c <_malloc_r+0x2c>
 8005a72:	1cc4      	adds	r4, r0, #3
 8005a74:	f024 0403 	bic.w	r4, r4, #3
 8005a78:	42a0      	cmp	r0, r4
 8005a7a:	d0e3      	beq.n	8005a44 <_malloc_r+0x64>
 8005a7c:	1a21      	subs	r1, r4, r0
 8005a7e:	4630      	mov	r0, r6
 8005a80:	f000 f964 	bl	8005d4c <_sbrk_r>
 8005a84:	3001      	adds	r0, #1
 8005a86:	d1dd      	bne.n	8005a44 <_malloc_r+0x64>
 8005a88:	e7cf      	b.n	8005a2a <_malloc_r+0x4a>
 8005a8a:	bf00      	nop
 8005a8c:	2000020c 	.word	0x2000020c
 8005a90:	20000210 	.word	0x20000210

08005a94 <__ssputs_r>:
 8005a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a98:	688e      	ldr	r6, [r1, #8]
 8005a9a:	429e      	cmp	r6, r3
 8005a9c:	4682      	mov	sl, r0
 8005a9e:	460c      	mov	r4, r1
 8005aa0:	4690      	mov	r8, r2
 8005aa2:	461f      	mov	r7, r3
 8005aa4:	d838      	bhi.n	8005b18 <__ssputs_r+0x84>
 8005aa6:	898a      	ldrh	r2, [r1, #12]
 8005aa8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005aac:	d032      	beq.n	8005b14 <__ssputs_r+0x80>
 8005aae:	6825      	ldr	r5, [r4, #0]
 8005ab0:	6909      	ldr	r1, [r1, #16]
 8005ab2:	eba5 0901 	sub.w	r9, r5, r1
 8005ab6:	6965      	ldr	r5, [r4, #20]
 8005ab8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005abc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	444b      	add	r3, r9
 8005ac4:	106d      	asrs	r5, r5, #1
 8005ac6:	429d      	cmp	r5, r3
 8005ac8:	bf38      	it	cc
 8005aca:	461d      	movcc	r5, r3
 8005acc:	0553      	lsls	r3, r2, #21
 8005ace:	d531      	bpl.n	8005b34 <__ssputs_r+0xa0>
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	f7ff ff85 	bl	80059e0 <_malloc_r>
 8005ad6:	4606      	mov	r6, r0
 8005ad8:	b950      	cbnz	r0, 8005af0 <__ssputs_r+0x5c>
 8005ada:	230c      	movs	r3, #12
 8005adc:	f8ca 3000 	str.w	r3, [sl]
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af0:	6921      	ldr	r1, [r4, #16]
 8005af2:	464a      	mov	r2, r9
 8005af4:	f7ff fb88 	bl	8005208 <memcpy>
 8005af8:	89a3      	ldrh	r3, [r4, #12]
 8005afa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005afe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b02:	81a3      	strh	r3, [r4, #12]
 8005b04:	6126      	str	r6, [r4, #16]
 8005b06:	6165      	str	r5, [r4, #20]
 8005b08:	444e      	add	r6, r9
 8005b0a:	eba5 0509 	sub.w	r5, r5, r9
 8005b0e:	6026      	str	r6, [r4, #0]
 8005b10:	60a5      	str	r5, [r4, #8]
 8005b12:	463e      	mov	r6, r7
 8005b14:	42be      	cmp	r6, r7
 8005b16:	d900      	bls.n	8005b1a <__ssputs_r+0x86>
 8005b18:	463e      	mov	r6, r7
 8005b1a:	4632      	mov	r2, r6
 8005b1c:	6820      	ldr	r0, [r4, #0]
 8005b1e:	4641      	mov	r1, r8
 8005b20:	f000 f966 	bl	8005df0 <memmove>
 8005b24:	68a3      	ldr	r3, [r4, #8]
 8005b26:	6822      	ldr	r2, [r4, #0]
 8005b28:	1b9b      	subs	r3, r3, r6
 8005b2a:	4432      	add	r2, r6
 8005b2c:	60a3      	str	r3, [r4, #8]
 8005b2e:	6022      	str	r2, [r4, #0]
 8005b30:	2000      	movs	r0, #0
 8005b32:	e7db      	b.n	8005aec <__ssputs_r+0x58>
 8005b34:	462a      	mov	r2, r5
 8005b36:	f000 f981 	bl	8005e3c <_realloc_r>
 8005b3a:	4606      	mov	r6, r0
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d1e1      	bne.n	8005b04 <__ssputs_r+0x70>
 8005b40:	6921      	ldr	r1, [r4, #16]
 8005b42:	4650      	mov	r0, sl
 8005b44:	f7ff fefc 	bl	8005940 <_free_r>
 8005b48:	e7c7      	b.n	8005ada <__ssputs_r+0x46>
	...

08005b4c <_svfiprintf_r>:
 8005b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b50:	4698      	mov	r8, r3
 8005b52:	898b      	ldrh	r3, [r1, #12]
 8005b54:	061b      	lsls	r3, r3, #24
 8005b56:	b09d      	sub	sp, #116	; 0x74
 8005b58:	4607      	mov	r7, r0
 8005b5a:	460d      	mov	r5, r1
 8005b5c:	4614      	mov	r4, r2
 8005b5e:	d50e      	bpl.n	8005b7e <_svfiprintf_r+0x32>
 8005b60:	690b      	ldr	r3, [r1, #16]
 8005b62:	b963      	cbnz	r3, 8005b7e <_svfiprintf_r+0x32>
 8005b64:	2140      	movs	r1, #64	; 0x40
 8005b66:	f7ff ff3b 	bl	80059e0 <_malloc_r>
 8005b6a:	6028      	str	r0, [r5, #0]
 8005b6c:	6128      	str	r0, [r5, #16]
 8005b6e:	b920      	cbnz	r0, 8005b7a <_svfiprintf_r+0x2e>
 8005b70:	230c      	movs	r3, #12
 8005b72:	603b      	str	r3, [r7, #0]
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	e0d1      	b.n	8005d1e <_svfiprintf_r+0x1d2>
 8005b7a:	2340      	movs	r3, #64	; 0x40
 8005b7c:	616b      	str	r3, [r5, #20]
 8005b7e:	2300      	movs	r3, #0
 8005b80:	9309      	str	r3, [sp, #36]	; 0x24
 8005b82:	2320      	movs	r3, #32
 8005b84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b88:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b8c:	2330      	movs	r3, #48	; 0x30
 8005b8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005d38 <_svfiprintf_r+0x1ec>
 8005b92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b96:	f04f 0901 	mov.w	r9, #1
 8005b9a:	4623      	mov	r3, r4
 8005b9c:	469a      	mov	sl, r3
 8005b9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ba2:	b10a      	cbz	r2, 8005ba8 <_svfiprintf_r+0x5c>
 8005ba4:	2a25      	cmp	r2, #37	; 0x25
 8005ba6:	d1f9      	bne.n	8005b9c <_svfiprintf_r+0x50>
 8005ba8:	ebba 0b04 	subs.w	fp, sl, r4
 8005bac:	d00b      	beq.n	8005bc6 <_svfiprintf_r+0x7a>
 8005bae:	465b      	mov	r3, fp
 8005bb0:	4622      	mov	r2, r4
 8005bb2:	4629      	mov	r1, r5
 8005bb4:	4638      	mov	r0, r7
 8005bb6:	f7ff ff6d 	bl	8005a94 <__ssputs_r>
 8005bba:	3001      	adds	r0, #1
 8005bbc:	f000 80aa 	beq.w	8005d14 <_svfiprintf_r+0x1c8>
 8005bc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bc2:	445a      	add	r2, fp
 8005bc4:	9209      	str	r2, [sp, #36]	; 0x24
 8005bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 80a2 	beq.w	8005d14 <_svfiprintf_r+0x1c8>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bda:	f10a 0a01 	add.w	sl, sl, #1
 8005bde:	9304      	str	r3, [sp, #16]
 8005be0:	9307      	str	r3, [sp, #28]
 8005be2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005be6:	931a      	str	r3, [sp, #104]	; 0x68
 8005be8:	4654      	mov	r4, sl
 8005bea:	2205      	movs	r2, #5
 8005bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bf0:	4851      	ldr	r0, [pc, #324]	; (8005d38 <_svfiprintf_r+0x1ec>)
 8005bf2:	f7fa fb15 	bl	8000220 <memchr>
 8005bf6:	9a04      	ldr	r2, [sp, #16]
 8005bf8:	b9d8      	cbnz	r0, 8005c32 <_svfiprintf_r+0xe6>
 8005bfa:	06d0      	lsls	r0, r2, #27
 8005bfc:	bf44      	itt	mi
 8005bfe:	2320      	movmi	r3, #32
 8005c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c04:	0711      	lsls	r1, r2, #28
 8005c06:	bf44      	itt	mi
 8005c08:	232b      	movmi	r3, #43	; 0x2b
 8005c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c0e:	f89a 3000 	ldrb.w	r3, [sl]
 8005c12:	2b2a      	cmp	r3, #42	; 0x2a
 8005c14:	d015      	beq.n	8005c42 <_svfiprintf_r+0xf6>
 8005c16:	9a07      	ldr	r2, [sp, #28]
 8005c18:	4654      	mov	r4, sl
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	f04f 0c0a 	mov.w	ip, #10
 8005c20:	4621      	mov	r1, r4
 8005c22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c26:	3b30      	subs	r3, #48	; 0x30
 8005c28:	2b09      	cmp	r3, #9
 8005c2a:	d94e      	bls.n	8005cca <_svfiprintf_r+0x17e>
 8005c2c:	b1b0      	cbz	r0, 8005c5c <_svfiprintf_r+0x110>
 8005c2e:	9207      	str	r2, [sp, #28]
 8005c30:	e014      	b.n	8005c5c <_svfiprintf_r+0x110>
 8005c32:	eba0 0308 	sub.w	r3, r0, r8
 8005c36:	fa09 f303 	lsl.w	r3, r9, r3
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	9304      	str	r3, [sp, #16]
 8005c3e:	46a2      	mov	sl, r4
 8005c40:	e7d2      	b.n	8005be8 <_svfiprintf_r+0x9c>
 8005c42:	9b03      	ldr	r3, [sp, #12]
 8005c44:	1d19      	adds	r1, r3, #4
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	9103      	str	r1, [sp, #12]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	bfbb      	ittet	lt
 8005c4e:	425b      	neglt	r3, r3
 8005c50:	f042 0202 	orrlt.w	r2, r2, #2
 8005c54:	9307      	strge	r3, [sp, #28]
 8005c56:	9307      	strlt	r3, [sp, #28]
 8005c58:	bfb8      	it	lt
 8005c5a:	9204      	strlt	r2, [sp, #16]
 8005c5c:	7823      	ldrb	r3, [r4, #0]
 8005c5e:	2b2e      	cmp	r3, #46	; 0x2e
 8005c60:	d10c      	bne.n	8005c7c <_svfiprintf_r+0x130>
 8005c62:	7863      	ldrb	r3, [r4, #1]
 8005c64:	2b2a      	cmp	r3, #42	; 0x2a
 8005c66:	d135      	bne.n	8005cd4 <_svfiprintf_r+0x188>
 8005c68:	9b03      	ldr	r3, [sp, #12]
 8005c6a:	1d1a      	adds	r2, r3, #4
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	9203      	str	r2, [sp, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	bfb8      	it	lt
 8005c74:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c78:	3402      	adds	r4, #2
 8005c7a:	9305      	str	r3, [sp, #20]
 8005c7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005d48 <_svfiprintf_r+0x1fc>
 8005c80:	7821      	ldrb	r1, [r4, #0]
 8005c82:	2203      	movs	r2, #3
 8005c84:	4650      	mov	r0, sl
 8005c86:	f7fa facb 	bl	8000220 <memchr>
 8005c8a:	b140      	cbz	r0, 8005c9e <_svfiprintf_r+0x152>
 8005c8c:	2340      	movs	r3, #64	; 0x40
 8005c8e:	eba0 000a 	sub.w	r0, r0, sl
 8005c92:	fa03 f000 	lsl.w	r0, r3, r0
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	4303      	orrs	r3, r0
 8005c9a:	3401      	adds	r4, #1
 8005c9c:	9304      	str	r3, [sp, #16]
 8005c9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ca2:	4826      	ldr	r0, [pc, #152]	; (8005d3c <_svfiprintf_r+0x1f0>)
 8005ca4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ca8:	2206      	movs	r2, #6
 8005caa:	f7fa fab9 	bl	8000220 <memchr>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d038      	beq.n	8005d24 <_svfiprintf_r+0x1d8>
 8005cb2:	4b23      	ldr	r3, [pc, #140]	; (8005d40 <_svfiprintf_r+0x1f4>)
 8005cb4:	bb1b      	cbnz	r3, 8005cfe <_svfiprintf_r+0x1b2>
 8005cb6:	9b03      	ldr	r3, [sp, #12]
 8005cb8:	3307      	adds	r3, #7
 8005cba:	f023 0307 	bic.w	r3, r3, #7
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	9303      	str	r3, [sp, #12]
 8005cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc4:	4433      	add	r3, r6
 8005cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cc8:	e767      	b.n	8005b9a <_svfiprintf_r+0x4e>
 8005cca:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cce:	460c      	mov	r4, r1
 8005cd0:	2001      	movs	r0, #1
 8005cd2:	e7a5      	b.n	8005c20 <_svfiprintf_r+0xd4>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	3401      	adds	r4, #1
 8005cd8:	9305      	str	r3, [sp, #20]
 8005cda:	4619      	mov	r1, r3
 8005cdc:	f04f 0c0a 	mov.w	ip, #10
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ce6:	3a30      	subs	r2, #48	; 0x30
 8005ce8:	2a09      	cmp	r2, #9
 8005cea:	d903      	bls.n	8005cf4 <_svfiprintf_r+0x1a8>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0c5      	beq.n	8005c7c <_svfiprintf_r+0x130>
 8005cf0:	9105      	str	r1, [sp, #20]
 8005cf2:	e7c3      	b.n	8005c7c <_svfiprintf_r+0x130>
 8005cf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cf8:	4604      	mov	r4, r0
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e7f0      	b.n	8005ce0 <_svfiprintf_r+0x194>
 8005cfe:	ab03      	add	r3, sp, #12
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	462a      	mov	r2, r5
 8005d04:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <_svfiprintf_r+0x1f8>)
 8005d06:	a904      	add	r1, sp, #16
 8005d08:	4638      	mov	r0, r7
 8005d0a:	f7fe f80d 	bl	8003d28 <_printf_float>
 8005d0e:	1c42      	adds	r2, r0, #1
 8005d10:	4606      	mov	r6, r0
 8005d12:	d1d6      	bne.n	8005cc2 <_svfiprintf_r+0x176>
 8005d14:	89ab      	ldrh	r3, [r5, #12]
 8005d16:	065b      	lsls	r3, r3, #25
 8005d18:	f53f af2c 	bmi.w	8005b74 <_svfiprintf_r+0x28>
 8005d1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d1e:	b01d      	add	sp, #116	; 0x74
 8005d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d24:	ab03      	add	r3, sp, #12
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	462a      	mov	r2, r5
 8005d2a:	4b06      	ldr	r3, [pc, #24]	; (8005d44 <_svfiprintf_r+0x1f8>)
 8005d2c:	a904      	add	r1, sp, #16
 8005d2e:	4638      	mov	r0, r7
 8005d30:	f7fe fa9e 	bl	8004270 <_printf_i>
 8005d34:	e7eb      	b.n	8005d0e <_svfiprintf_r+0x1c2>
 8005d36:	bf00      	nop
 8005d38:	08006b9c 	.word	0x08006b9c
 8005d3c:	08006ba6 	.word	0x08006ba6
 8005d40:	08003d29 	.word	0x08003d29
 8005d44:	08005a95 	.word	0x08005a95
 8005d48:	08006ba2 	.word	0x08006ba2

08005d4c <_sbrk_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	4d06      	ldr	r5, [pc, #24]	; (8005d68 <_sbrk_r+0x1c>)
 8005d50:	2300      	movs	r3, #0
 8005d52:	4604      	mov	r4, r0
 8005d54:	4608      	mov	r0, r1
 8005d56:	602b      	str	r3, [r5, #0]
 8005d58:	f7fb fc58 	bl	800160c <_sbrk>
 8005d5c:	1c43      	adds	r3, r0, #1
 8005d5e:	d102      	bne.n	8005d66 <_sbrk_r+0x1a>
 8005d60:	682b      	ldr	r3, [r5, #0]
 8005d62:	b103      	cbz	r3, 8005d66 <_sbrk_r+0x1a>
 8005d64:	6023      	str	r3, [r4, #0]
 8005d66:	bd38      	pop	{r3, r4, r5, pc}
 8005d68:	200002ec 	.word	0x200002ec

08005d6c <__assert_func>:
 8005d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d6e:	4614      	mov	r4, r2
 8005d70:	461a      	mov	r2, r3
 8005d72:	4b09      	ldr	r3, [pc, #36]	; (8005d98 <__assert_func+0x2c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4605      	mov	r5, r0
 8005d78:	68d8      	ldr	r0, [r3, #12]
 8005d7a:	b14c      	cbz	r4, 8005d90 <__assert_func+0x24>
 8005d7c:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <__assert_func+0x30>)
 8005d7e:	9100      	str	r1, [sp, #0]
 8005d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d84:	4906      	ldr	r1, [pc, #24]	; (8005da0 <__assert_func+0x34>)
 8005d86:	462b      	mov	r3, r5
 8005d88:	f000 f80e 	bl	8005da8 <fiprintf>
 8005d8c:	f000 faa4 	bl	80062d8 <abort>
 8005d90:	4b04      	ldr	r3, [pc, #16]	; (8005da4 <__assert_func+0x38>)
 8005d92:	461c      	mov	r4, r3
 8005d94:	e7f3      	b.n	8005d7e <__assert_func+0x12>
 8005d96:	bf00      	nop
 8005d98:	20000010 	.word	0x20000010
 8005d9c:	08006bad 	.word	0x08006bad
 8005da0:	08006bba 	.word	0x08006bba
 8005da4:	08006be8 	.word	0x08006be8

08005da8 <fiprintf>:
 8005da8:	b40e      	push	{r1, r2, r3}
 8005daa:	b503      	push	{r0, r1, lr}
 8005dac:	4601      	mov	r1, r0
 8005dae:	ab03      	add	r3, sp, #12
 8005db0:	4805      	ldr	r0, [pc, #20]	; (8005dc8 <fiprintf+0x20>)
 8005db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005db6:	6800      	ldr	r0, [r0, #0]
 8005db8:	9301      	str	r3, [sp, #4]
 8005dba:	f000 f88f 	bl	8005edc <_vfiprintf_r>
 8005dbe:	b002      	add	sp, #8
 8005dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dc4:	b003      	add	sp, #12
 8005dc6:	4770      	bx	lr
 8005dc8:	20000010 	.word	0x20000010

08005dcc <__ascii_mbtowc>:
 8005dcc:	b082      	sub	sp, #8
 8005dce:	b901      	cbnz	r1, 8005dd2 <__ascii_mbtowc+0x6>
 8005dd0:	a901      	add	r1, sp, #4
 8005dd2:	b142      	cbz	r2, 8005de6 <__ascii_mbtowc+0x1a>
 8005dd4:	b14b      	cbz	r3, 8005dea <__ascii_mbtowc+0x1e>
 8005dd6:	7813      	ldrb	r3, [r2, #0]
 8005dd8:	600b      	str	r3, [r1, #0]
 8005dda:	7812      	ldrb	r2, [r2, #0]
 8005ddc:	1e10      	subs	r0, r2, #0
 8005dde:	bf18      	it	ne
 8005de0:	2001      	movne	r0, #1
 8005de2:	b002      	add	sp, #8
 8005de4:	4770      	bx	lr
 8005de6:	4610      	mov	r0, r2
 8005de8:	e7fb      	b.n	8005de2 <__ascii_mbtowc+0x16>
 8005dea:	f06f 0001 	mvn.w	r0, #1
 8005dee:	e7f8      	b.n	8005de2 <__ascii_mbtowc+0x16>

08005df0 <memmove>:
 8005df0:	4288      	cmp	r0, r1
 8005df2:	b510      	push	{r4, lr}
 8005df4:	eb01 0402 	add.w	r4, r1, r2
 8005df8:	d902      	bls.n	8005e00 <memmove+0x10>
 8005dfa:	4284      	cmp	r4, r0
 8005dfc:	4623      	mov	r3, r4
 8005dfe:	d807      	bhi.n	8005e10 <memmove+0x20>
 8005e00:	1e43      	subs	r3, r0, #1
 8005e02:	42a1      	cmp	r1, r4
 8005e04:	d008      	beq.n	8005e18 <memmove+0x28>
 8005e06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e0e:	e7f8      	b.n	8005e02 <memmove+0x12>
 8005e10:	4402      	add	r2, r0
 8005e12:	4601      	mov	r1, r0
 8005e14:	428a      	cmp	r2, r1
 8005e16:	d100      	bne.n	8005e1a <memmove+0x2a>
 8005e18:	bd10      	pop	{r4, pc}
 8005e1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e22:	e7f7      	b.n	8005e14 <memmove+0x24>

08005e24 <__malloc_lock>:
 8005e24:	4801      	ldr	r0, [pc, #4]	; (8005e2c <__malloc_lock+0x8>)
 8005e26:	f000 bc17 	b.w	8006658 <__retarget_lock_acquire_recursive>
 8005e2a:	bf00      	nop
 8005e2c:	200002f4 	.word	0x200002f4

08005e30 <__malloc_unlock>:
 8005e30:	4801      	ldr	r0, [pc, #4]	; (8005e38 <__malloc_unlock+0x8>)
 8005e32:	f000 bc12 	b.w	800665a <__retarget_lock_release_recursive>
 8005e36:	bf00      	nop
 8005e38:	200002f4 	.word	0x200002f4

08005e3c <_realloc_r>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	4607      	mov	r7, r0
 8005e40:	4614      	mov	r4, r2
 8005e42:	460e      	mov	r6, r1
 8005e44:	b921      	cbnz	r1, 8005e50 <_realloc_r+0x14>
 8005e46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e4a:	4611      	mov	r1, r2
 8005e4c:	f7ff bdc8 	b.w	80059e0 <_malloc_r>
 8005e50:	b922      	cbnz	r2, 8005e5c <_realloc_r+0x20>
 8005e52:	f7ff fd75 	bl	8005940 <_free_r>
 8005e56:	4625      	mov	r5, r4
 8005e58:	4628      	mov	r0, r5
 8005e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e5c:	f000 fc62 	bl	8006724 <_malloc_usable_size_r>
 8005e60:	42a0      	cmp	r0, r4
 8005e62:	d20f      	bcs.n	8005e84 <_realloc_r+0x48>
 8005e64:	4621      	mov	r1, r4
 8005e66:	4638      	mov	r0, r7
 8005e68:	f7ff fdba 	bl	80059e0 <_malloc_r>
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	d0f2      	beq.n	8005e58 <_realloc_r+0x1c>
 8005e72:	4631      	mov	r1, r6
 8005e74:	4622      	mov	r2, r4
 8005e76:	f7ff f9c7 	bl	8005208 <memcpy>
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4638      	mov	r0, r7
 8005e7e:	f7ff fd5f 	bl	8005940 <_free_r>
 8005e82:	e7e9      	b.n	8005e58 <_realloc_r+0x1c>
 8005e84:	4635      	mov	r5, r6
 8005e86:	e7e7      	b.n	8005e58 <_realloc_r+0x1c>

08005e88 <__sfputc_r>:
 8005e88:	6893      	ldr	r3, [r2, #8]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	b410      	push	{r4}
 8005e90:	6093      	str	r3, [r2, #8]
 8005e92:	da08      	bge.n	8005ea6 <__sfputc_r+0x1e>
 8005e94:	6994      	ldr	r4, [r2, #24]
 8005e96:	42a3      	cmp	r3, r4
 8005e98:	db01      	blt.n	8005e9e <__sfputc_r+0x16>
 8005e9a:	290a      	cmp	r1, #10
 8005e9c:	d103      	bne.n	8005ea6 <__sfputc_r+0x1e>
 8005e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ea2:	f000 b94b 	b.w	800613c <__swbuf_r>
 8005ea6:	6813      	ldr	r3, [r2, #0]
 8005ea8:	1c58      	adds	r0, r3, #1
 8005eaa:	6010      	str	r0, [r2, #0]
 8005eac:	7019      	strb	r1, [r3, #0]
 8005eae:	4608      	mov	r0, r1
 8005eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <__sfputs_r>:
 8005eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb8:	4606      	mov	r6, r0
 8005eba:	460f      	mov	r7, r1
 8005ebc:	4614      	mov	r4, r2
 8005ebe:	18d5      	adds	r5, r2, r3
 8005ec0:	42ac      	cmp	r4, r5
 8005ec2:	d101      	bne.n	8005ec8 <__sfputs_r+0x12>
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	e007      	b.n	8005ed8 <__sfputs_r+0x22>
 8005ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ecc:	463a      	mov	r2, r7
 8005ece:	4630      	mov	r0, r6
 8005ed0:	f7ff ffda 	bl	8005e88 <__sfputc_r>
 8005ed4:	1c43      	adds	r3, r0, #1
 8005ed6:	d1f3      	bne.n	8005ec0 <__sfputs_r+0xa>
 8005ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005edc <_vfiprintf_r>:
 8005edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee0:	460d      	mov	r5, r1
 8005ee2:	b09d      	sub	sp, #116	; 0x74
 8005ee4:	4614      	mov	r4, r2
 8005ee6:	4698      	mov	r8, r3
 8005ee8:	4606      	mov	r6, r0
 8005eea:	b118      	cbz	r0, 8005ef4 <_vfiprintf_r+0x18>
 8005eec:	6983      	ldr	r3, [r0, #24]
 8005eee:	b90b      	cbnz	r3, 8005ef4 <_vfiprintf_r+0x18>
 8005ef0:	f000 fb14 	bl	800651c <__sinit>
 8005ef4:	4b89      	ldr	r3, [pc, #548]	; (800611c <_vfiprintf_r+0x240>)
 8005ef6:	429d      	cmp	r5, r3
 8005ef8:	d11b      	bne.n	8005f32 <_vfiprintf_r+0x56>
 8005efa:	6875      	ldr	r5, [r6, #4]
 8005efc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005efe:	07d9      	lsls	r1, r3, #31
 8005f00:	d405      	bmi.n	8005f0e <_vfiprintf_r+0x32>
 8005f02:	89ab      	ldrh	r3, [r5, #12]
 8005f04:	059a      	lsls	r2, r3, #22
 8005f06:	d402      	bmi.n	8005f0e <_vfiprintf_r+0x32>
 8005f08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f0a:	f000 fba5 	bl	8006658 <__retarget_lock_acquire_recursive>
 8005f0e:	89ab      	ldrh	r3, [r5, #12]
 8005f10:	071b      	lsls	r3, r3, #28
 8005f12:	d501      	bpl.n	8005f18 <_vfiprintf_r+0x3c>
 8005f14:	692b      	ldr	r3, [r5, #16]
 8005f16:	b9eb      	cbnz	r3, 8005f54 <_vfiprintf_r+0x78>
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	f000 f96e 	bl	80061fc <__swsetup_r>
 8005f20:	b1c0      	cbz	r0, 8005f54 <_vfiprintf_r+0x78>
 8005f22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f24:	07dc      	lsls	r4, r3, #31
 8005f26:	d50e      	bpl.n	8005f46 <_vfiprintf_r+0x6a>
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2c:	b01d      	add	sp, #116	; 0x74
 8005f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f32:	4b7b      	ldr	r3, [pc, #492]	; (8006120 <_vfiprintf_r+0x244>)
 8005f34:	429d      	cmp	r5, r3
 8005f36:	d101      	bne.n	8005f3c <_vfiprintf_r+0x60>
 8005f38:	68b5      	ldr	r5, [r6, #8]
 8005f3a:	e7df      	b.n	8005efc <_vfiprintf_r+0x20>
 8005f3c:	4b79      	ldr	r3, [pc, #484]	; (8006124 <_vfiprintf_r+0x248>)
 8005f3e:	429d      	cmp	r5, r3
 8005f40:	bf08      	it	eq
 8005f42:	68f5      	ldreq	r5, [r6, #12]
 8005f44:	e7da      	b.n	8005efc <_vfiprintf_r+0x20>
 8005f46:	89ab      	ldrh	r3, [r5, #12]
 8005f48:	0598      	lsls	r0, r3, #22
 8005f4a:	d4ed      	bmi.n	8005f28 <_vfiprintf_r+0x4c>
 8005f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f4e:	f000 fb84 	bl	800665a <__retarget_lock_release_recursive>
 8005f52:	e7e9      	b.n	8005f28 <_vfiprintf_r+0x4c>
 8005f54:	2300      	movs	r3, #0
 8005f56:	9309      	str	r3, [sp, #36]	; 0x24
 8005f58:	2320      	movs	r3, #32
 8005f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f62:	2330      	movs	r3, #48	; 0x30
 8005f64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006128 <_vfiprintf_r+0x24c>
 8005f68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f6c:	f04f 0901 	mov.w	r9, #1
 8005f70:	4623      	mov	r3, r4
 8005f72:	469a      	mov	sl, r3
 8005f74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f78:	b10a      	cbz	r2, 8005f7e <_vfiprintf_r+0xa2>
 8005f7a:	2a25      	cmp	r2, #37	; 0x25
 8005f7c:	d1f9      	bne.n	8005f72 <_vfiprintf_r+0x96>
 8005f7e:	ebba 0b04 	subs.w	fp, sl, r4
 8005f82:	d00b      	beq.n	8005f9c <_vfiprintf_r+0xc0>
 8005f84:	465b      	mov	r3, fp
 8005f86:	4622      	mov	r2, r4
 8005f88:	4629      	mov	r1, r5
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7ff ff93 	bl	8005eb6 <__sfputs_r>
 8005f90:	3001      	adds	r0, #1
 8005f92:	f000 80aa 	beq.w	80060ea <_vfiprintf_r+0x20e>
 8005f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f98:	445a      	add	r2, fp
 8005f9a:	9209      	str	r2, [sp, #36]	; 0x24
 8005f9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 80a2 	beq.w	80060ea <_vfiprintf_r+0x20e>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8005fac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fb0:	f10a 0a01 	add.w	sl, sl, #1
 8005fb4:	9304      	str	r3, [sp, #16]
 8005fb6:	9307      	str	r3, [sp, #28]
 8005fb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005fbc:	931a      	str	r3, [sp, #104]	; 0x68
 8005fbe:	4654      	mov	r4, sl
 8005fc0:	2205      	movs	r2, #5
 8005fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc6:	4858      	ldr	r0, [pc, #352]	; (8006128 <_vfiprintf_r+0x24c>)
 8005fc8:	f7fa f92a 	bl	8000220 <memchr>
 8005fcc:	9a04      	ldr	r2, [sp, #16]
 8005fce:	b9d8      	cbnz	r0, 8006008 <_vfiprintf_r+0x12c>
 8005fd0:	06d1      	lsls	r1, r2, #27
 8005fd2:	bf44      	itt	mi
 8005fd4:	2320      	movmi	r3, #32
 8005fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fda:	0713      	lsls	r3, r2, #28
 8005fdc:	bf44      	itt	mi
 8005fde:	232b      	movmi	r3, #43	; 0x2b
 8005fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8005fe8:	2b2a      	cmp	r3, #42	; 0x2a
 8005fea:	d015      	beq.n	8006018 <_vfiprintf_r+0x13c>
 8005fec:	9a07      	ldr	r2, [sp, #28]
 8005fee:	4654      	mov	r4, sl
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	f04f 0c0a 	mov.w	ip, #10
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ffc:	3b30      	subs	r3, #48	; 0x30
 8005ffe:	2b09      	cmp	r3, #9
 8006000:	d94e      	bls.n	80060a0 <_vfiprintf_r+0x1c4>
 8006002:	b1b0      	cbz	r0, 8006032 <_vfiprintf_r+0x156>
 8006004:	9207      	str	r2, [sp, #28]
 8006006:	e014      	b.n	8006032 <_vfiprintf_r+0x156>
 8006008:	eba0 0308 	sub.w	r3, r0, r8
 800600c:	fa09 f303 	lsl.w	r3, r9, r3
 8006010:	4313      	orrs	r3, r2
 8006012:	9304      	str	r3, [sp, #16]
 8006014:	46a2      	mov	sl, r4
 8006016:	e7d2      	b.n	8005fbe <_vfiprintf_r+0xe2>
 8006018:	9b03      	ldr	r3, [sp, #12]
 800601a:	1d19      	adds	r1, r3, #4
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	9103      	str	r1, [sp, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	bfbb      	ittet	lt
 8006024:	425b      	neglt	r3, r3
 8006026:	f042 0202 	orrlt.w	r2, r2, #2
 800602a:	9307      	strge	r3, [sp, #28]
 800602c:	9307      	strlt	r3, [sp, #28]
 800602e:	bfb8      	it	lt
 8006030:	9204      	strlt	r2, [sp, #16]
 8006032:	7823      	ldrb	r3, [r4, #0]
 8006034:	2b2e      	cmp	r3, #46	; 0x2e
 8006036:	d10c      	bne.n	8006052 <_vfiprintf_r+0x176>
 8006038:	7863      	ldrb	r3, [r4, #1]
 800603a:	2b2a      	cmp	r3, #42	; 0x2a
 800603c:	d135      	bne.n	80060aa <_vfiprintf_r+0x1ce>
 800603e:	9b03      	ldr	r3, [sp, #12]
 8006040:	1d1a      	adds	r2, r3, #4
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	9203      	str	r2, [sp, #12]
 8006046:	2b00      	cmp	r3, #0
 8006048:	bfb8      	it	lt
 800604a:	f04f 33ff 	movlt.w	r3, #4294967295
 800604e:	3402      	adds	r4, #2
 8006050:	9305      	str	r3, [sp, #20]
 8006052:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006138 <_vfiprintf_r+0x25c>
 8006056:	7821      	ldrb	r1, [r4, #0]
 8006058:	2203      	movs	r2, #3
 800605a:	4650      	mov	r0, sl
 800605c:	f7fa f8e0 	bl	8000220 <memchr>
 8006060:	b140      	cbz	r0, 8006074 <_vfiprintf_r+0x198>
 8006062:	2340      	movs	r3, #64	; 0x40
 8006064:	eba0 000a 	sub.w	r0, r0, sl
 8006068:	fa03 f000 	lsl.w	r0, r3, r0
 800606c:	9b04      	ldr	r3, [sp, #16]
 800606e:	4303      	orrs	r3, r0
 8006070:	3401      	adds	r4, #1
 8006072:	9304      	str	r3, [sp, #16]
 8006074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006078:	482c      	ldr	r0, [pc, #176]	; (800612c <_vfiprintf_r+0x250>)
 800607a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800607e:	2206      	movs	r2, #6
 8006080:	f7fa f8ce 	bl	8000220 <memchr>
 8006084:	2800      	cmp	r0, #0
 8006086:	d03f      	beq.n	8006108 <_vfiprintf_r+0x22c>
 8006088:	4b29      	ldr	r3, [pc, #164]	; (8006130 <_vfiprintf_r+0x254>)
 800608a:	bb1b      	cbnz	r3, 80060d4 <_vfiprintf_r+0x1f8>
 800608c:	9b03      	ldr	r3, [sp, #12]
 800608e:	3307      	adds	r3, #7
 8006090:	f023 0307 	bic.w	r3, r3, #7
 8006094:	3308      	adds	r3, #8
 8006096:	9303      	str	r3, [sp, #12]
 8006098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800609a:	443b      	add	r3, r7
 800609c:	9309      	str	r3, [sp, #36]	; 0x24
 800609e:	e767      	b.n	8005f70 <_vfiprintf_r+0x94>
 80060a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80060a4:	460c      	mov	r4, r1
 80060a6:	2001      	movs	r0, #1
 80060a8:	e7a5      	b.n	8005ff6 <_vfiprintf_r+0x11a>
 80060aa:	2300      	movs	r3, #0
 80060ac:	3401      	adds	r4, #1
 80060ae:	9305      	str	r3, [sp, #20]
 80060b0:	4619      	mov	r1, r3
 80060b2:	f04f 0c0a 	mov.w	ip, #10
 80060b6:	4620      	mov	r0, r4
 80060b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060bc:	3a30      	subs	r2, #48	; 0x30
 80060be:	2a09      	cmp	r2, #9
 80060c0:	d903      	bls.n	80060ca <_vfiprintf_r+0x1ee>
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d0c5      	beq.n	8006052 <_vfiprintf_r+0x176>
 80060c6:	9105      	str	r1, [sp, #20]
 80060c8:	e7c3      	b.n	8006052 <_vfiprintf_r+0x176>
 80060ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80060ce:	4604      	mov	r4, r0
 80060d0:	2301      	movs	r3, #1
 80060d2:	e7f0      	b.n	80060b6 <_vfiprintf_r+0x1da>
 80060d4:	ab03      	add	r3, sp, #12
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	462a      	mov	r2, r5
 80060da:	4b16      	ldr	r3, [pc, #88]	; (8006134 <_vfiprintf_r+0x258>)
 80060dc:	a904      	add	r1, sp, #16
 80060de:	4630      	mov	r0, r6
 80060e0:	f7fd fe22 	bl	8003d28 <_printf_float>
 80060e4:	4607      	mov	r7, r0
 80060e6:	1c78      	adds	r0, r7, #1
 80060e8:	d1d6      	bne.n	8006098 <_vfiprintf_r+0x1bc>
 80060ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060ec:	07d9      	lsls	r1, r3, #31
 80060ee:	d405      	bmi.n	80060fc <_vfiprintf_r+0x220>
 80060f0:	89ab      	ldrh	r3, [r5, #12]
 80060f2:	059a      	lsls	r2, r3, #22
 80060f4:	d402      	bmi.n	80060fc <_vfiprintf_r+0x220>
 80060f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060f8:	f000 faaf 	bl	800665a <__retarget_lock_release_recursive>
 80060fc:	89ab      	ldrh	r3, [r5, #12]
 80060fe:	065b      	lsls	r3, r3, #25
 8006100:	f53f af12 	bmi.w	8005f28 <_vfiprintf_r+0x4c>
 8006104:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006106:	e711      	b.n	8005f2c <_vfiprintf_r+0x50>
 8006108:	ab03      	add	r3, sp, #12
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	462a      	mov	r2, r5
 800610e:	4b09      	ldr	r3, [pc, #36]	; (8006134 <_vfiprintf_r+0x258>)
 8006110:	a904      	add	r1, sp, #16
 8006112:	4630      	mov	r0, r6
 8006114:	f7fe f8ac 	bl	8004270 <_printf_i>
 8006118:	e7e4      	b.n	80060e4 <_vfiprintf_r+0x208>
 800611a:	bf00      	nop
 800611c:	08006d14 	.word	0x08006d14
 8006120:	08006d34 	.word	0x08006d34
 8006124:	08006cf4 	.word	0x08006cf4
 8006128:	08006b9c 	.word	0x08006b9c
 800612c:	08006ba6 	.word	0x08006ba6
 8006130:	08003d29 	.word	0x08003d29
 8006134:	08005eb7 	.word	0x08005eb7
 8006138:	08006ba2 	.word	0x08006ba2

0800613c <__swbuf_r>:
 800613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613e:	460e      	mov	r6, r1
 8006140:	4614      	mov	r4, r2
 8006142:	4605      	mov	r5, r0
 8006144:	b118      	cbz	r0, 800614e <__swbuf_r+0x12>
 8006146:	6983      	ldr	r3, [r0, #24]
 8006148:	b90b      	cbnz	r3, 800614e <__swbuf_r+0x12>
 800614a:	f000 f9e7 	bl	800651c <__sinit>
 800614e:	4b21      	ldr	r3, [pc, #132]	; (80061d4 <__swbuf_r+0x98>)
 8006150:	429c      	cmp	r4, r3
 8006152:	d12b      	bne.n	80061ac <__swbuf_r+0x70>
 8006154:	686c      	ldr	r4, [r5, #4]
 8006156:	69a3      	ldr	r3, [r4, #24]
 8006158:	60a3      	str	r3, [r4, #8]
 800615a:	89a3      	ldrh	r3, [r4, #12]
 800615c:	071a      	lsls	r2, r3, #28
 800615e:	d52f      	bpl.n	80061c0 <__swbuf_r+0x84>
 8006160:	6923      	ldr	r3, [r4, #16]
 8006162:	b36b      	cbz	r3, 80061c0 <__swbuf_r+0x84>
 8006164:	6923      	ldr	r3, [r4, #16]
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	1ac0      	subs	r0, r0, r3
 800616a:	6963      	ldr	r3, [r4, #20]
 800616c:	b2f6      	uxtb	r6, r6
 800616e:	4283      	cmp	r3, r0
 8006170:	4637      	mov	r7, r6
 8006172:	dc04      	bgt.n	800617e <__swbuf_r+0x42>
 8006174:	4621      	mov	r1, r4
 8006176:	4628      	mov	r0, r5
 8006178:	f000 f93c 	bl	80063f4 <_fflush_r>
 800617c:	bb30      	cbnz	r0, 80061cc <__swbuf_r+0x90>
 800617e:	68a3      	ldr	r3, [r4, #8]
 8006180:	3b01      	subs	r3, #1
 8006182:	60a3      	str	r3, [r4, #8]
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	6022      	str	r2, [r4, #0]
 800618a:	701e      	strb	r6, [r3, #0]
 800618c:	6963      	ldr	r3, [r4, #20]
 800618e:	3001      	adds	r0, #1
 8006190:	4283      	cmp	r3, r0
 8006192:	d004      	beq.n	800619e <__swbuf_r+0x62>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	07db      	lsls	r3, r3, #31
 8006198:	d506      	bpl.n	80061a8 <__swbuf_r+0x6c>
 800619a:	2e0a      	cmp	r6, #10
 800619c:	d104      	bne.n	80061a8 <__swbuf_r+0x6c>
 800619e:	4621      	mov	r1, r4
 80061a0:	4628      	mov	r0, r5
 80061a2:	f000 f927 	bl	80063f4 <_fflush_r>
 80061a6:	b988      	cbnz	r0, 80061cc <__swbuf_r+0x90>
 80061a8:	4638      	mov	r0, r7
 80061aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ac:	4b0a      	ldr	r3, [pc, #40]	; (80061d8 <__swbuf_r+0x9c>)
 80061ae:	429c      	cmp	r4, r3
 80061b0:	d101      	bne.n	80061b6 <__swbuf_r+0x7a>
 80061b2:	68ac      	ldr	r4, [r5, #8]
 80061b4:	e7cf      	b.n	8006156 <__swbuf_r+0x1a>
 80061b6:	4b09      	ldr	r3, [pc, #36]	; (80061dc <__swbuf_r+0xa0>)
 80061b8:	429c      	cmp	r4, r3
 80061ba:	bf08      	it	eq
 80061bc:	68ec      	ldreq	r4, [r5, #12]
 80061be:	e7ca      	b.n	8006156 <__swbuf_r+0x1a>
 80061c0:	4621      	mov	r1, r4
 80061c2:	4628      	mov	r0, r5
 80061c4:	f000 f81a 	bl	80061fc <__swsetup_r>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d0cb      	beq.n	8006164 <__swbuf_r+0x28>
 80061cc:	f04f 37ff 	mov.w	r7, #4294967295
 80061d0:	e7ea      	b.n	80061a8 <__swbuf_r+0x6c>
 80061d2:	bf00      	nop
 80061d4:	08006d14 	.word	0x08006d14
 80061d8:	08006d34 	.word	0x08006d34
 80061dc:	08006cf4 	.word	0x08006cf4

080061e0 <__ascii_wctomb>:
 80061e0:	b149      	cbz	r1, 80061f6 <__ascii_wctomb+0x16>
 80061e2:	2aff      	cmp	r2, #255	; 0xff
 80061e4:	bf85      	ittet	hi
 80061e6:	238a      	movhi	r3, #138	; 0x8a
 80061e8:	6003      	strhi	r3, [r0, #0]
 80061ea:	700a      	strbls	r2, [r1, #0]
 80061ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80061f0:	bf98      	it	ls
 80061f2:	2001      	movls	r0, #1
 80061f4:	4770      	bx	lr
 80061f6:	4608      	mov	r0, r1
 80061f8:	4770      	bx	lr
	...

080061fc <__swsetup_r>:
 80061fc:	4b32      	ldr	r3, [pc, #200]	; (80062c8 <__swsetup_r+0xcc>)
 80061fe:	b570      	push	{r4, r5, r6, lr}
 8006200:	681d      	ldr	r5, [r3, #0]
 8006202:	4606      	mov	r6, r0
 8006204:	460c      	mov	r4, r1
 8006206:	b125      	cbz	r5, 8006212 <__swsetup_r+0x16>
 8006208:	69ab      	ldr	r3, [r5, #24]
 800620a:	b913      	cbnz	r3, 8006212 <__swsetup_r+0x16>
 800620c:	4628      	mov	r0, r5
 800620e:	f000 f985 	bl	800651c <__sinit>
 8006212:	4b2e      	ldr	r3, [pc, #184]	; (80062cc <__swsetup_r+0xd0>)
 8006214:	429c      	cmp	r4, r3
 8006216:	d10f      	bne.n	8006238 <__swsetup_r+0x3c>
 8006218:	686c      	ldr	r4, [r5, #4]
 800621a:	89a3      	ldrh	r3, [r4, #12]
 800621c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006220:	0719      	lsls	r1, r3, #28
 8006222:	d42c      	bmi.n	800627e <__swsetup_r+0x82>
 8006224:	06dd      	lsls	r5, r3, #27
 8006226:	d411      	bmi.n	800624c <__swsetup_r+0x50>
 8006228:	2309      	movs	r3, #9
 800622a:	6033      	str	r3, [r6, #0]
 800622c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006230:	81a3      	strh	r3, [r4, #12]
 8006232:	f04f 30ff 	mov.w	r0, #4294967295
 8006236:	e03e      	b.n	80062b6 <__swsetup_r+0xba>
 8006238:	4b25      	ldr	r3, [pc, #148]	; (80062d0 <__swsetup_r+0xd4>)
 800623a:	429c      	cmp	r4, r3
 800623c:	d101      	bne.n	8006242 <__swsetup_r+0x46>
 800623e:	68ac      	ldr	r4, [r5, #8]
 8006240:	e7eb      	b.n	800621a <__swsetup_r+0x1e>
 8006242:	4b24      	ldr	r3, [pc, #144]	; (80062d4 <__swsetup_r+0xd8>)
 8006244:	429c      	cmp	r4, r3
 8006246:	bf08      	it	eq
 8006248:	68ec      	ldreq	r4, [r5, #12]
 800624a:	e7e6      	b.n	800621a <__swsetup_r+0x1e>
 800624c:	0758      	lsls	r0, r3, #29
 800624e:	d512      	bpl.n	8006276 <__swsetup_r+0x7a>
 8006250:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006252:	b141      	cbz	r1, 8006266 <__swsetup_r+0x6a>
 8006254:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006258:	4299      	cmp	r1, r3
 800625a:	d002      	beq.n	8006262 <__swsetup_r+0x66>
 800625c:	4630      	mov	r0, r6
 800625e:	f7ff fb6f 	bl	8005940 <_free_r>
 8006262:	2300      	movs	r3, #0
 8006264:	6363      	str	r3, [r4, #52]	; 0x34
 8006266:	89a3      	ldrh	r3, [r4, #12]
 8006268:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	2300      	movs	r3, #0
 8006270:	6063      	str	r3, [r4, #4]
 8006272:	6923      	ldr	r3, [r4, #16]
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	89a3      	ldrh	r3, [r4, #12]
 8006278:	f043 0308 	orr.w	r3, r3, #8
 800627c:	81a3      	strh	r3, [r4, #12]
 800627e:	6923      	ldr	r3, [r4, #16]
 8006280:	b94b      	cbnz	r3, 8006296 <__swsetup_r+0x9a>
 8006282:	89a3      	ldrh	r3, [r4, #12]
 8006284:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800628c:	d003      	beq.n	8006296 <__swsetup_r+0x9a>
 800628e:	4621      	mov	r1, r4
 8006290:	4630      	mov	r0, r6
 8006292:	f000 fa07 	bl	80066a4 <__smakebuf_r>
 8006296:	89a0      	ldrh	r0, [r4, #12]
 8006298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800629c:	f010 0301 	ands.w	r3, r0, #1
 80062a0:	d00a      	beq.n	80062b8 <__swsetup_r+0xbc>
 80062a2:	2300      	movs	r3, #0
 80062a4:	60a3      	str	r3, [r4, #8]
 80062a6:	6963      	ldr	r3, [r4, #20]
 80062a8:	425b      	negs	r3, r3
 80062aa:	61a3      	str	r3, [r4, #24]
 80062ac:	6923      	ldr	r3, [r4, #16]
 80062ae:	b943      	cbnz	r3, 80062c2 <__swsetup_r+0xc6>
 80062b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062b4:	d1ba      	bne.n	800622c <__swsetup_r+0x30>
 80062b6:	bd70      	pop	{r4, r5, r6, pc}
 80062b8:	0781      	lsls	r1, r0, #30
 80062ba:	bf58      	it	pl
 80062bc:	6963      	ldrpl	r3, [r4, #20]
 80062be:	60a3      	str	r3, [r4, #8]
 80062c0:	e7f4      	b.n	80062ac <__swsetup_r+0xb0>
 80062c2:	2000      	movs	r0, #0
 80062c4:	e7f7      	b.n	80062b6 <__swsetup_r+0xba>
 80062c6:	bf00      	nop
 80062c8:	20000010 	.word	0x20000010
 80062cc:	08006d14 	.word	0x08006d14
 80062d0:	08006d34 	.word	0x08006d34
 80062d4:	08006cf4 	.word	0x08006cf4

080062d8 <abort>:
 80062d8:	b508      	push	{r3, lr}
 80062da:	2006      	movs	r0, #6
 80062dc:	f000 fa52 	bl	8006784 <raise>
 80062e0:	2001      	movs	r0, #1
 80062e2:	f7fb f91b 	bl	800151c <_exit>
	...

080062e8 <__sflush_r>:
 80062e8:	898a      	ldrh	r2, [r1, #12]
 80062ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ee:	4605      	mov	r5, r0
 80062f0:	0710      	lsls	r0, r2, #28
 80062f2:	460c      	mov	r4, r1
 80062f4:	d458      	bmi.n	80063a8 <__sflush_r+0xc0>
 80062f6:	684b      	ldr	r3, [r1, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	dc05      	bgt.n	8006308 <__sflush_r+0x20>
 80062fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80062fe:	2b00      	cmp	r3, #0
 8006300:	dc02      	bgt.n	8006308 <__sflush_r+0x20>
 8006302:	2000      	movs	r0, #0
 8006304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800630a:	2e00      	cmp	r6, #0
 800630c:	d0f9      	beq.n	8006302 <__sflush_r+0x1a>
 800630e:	2300      	movs	r3, #0
 8006310:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006314:	682f      	ldr	r7, [r5, #0]
 8006316:	602b      	str	r3, [r5, #0]
 8006318:	d032      	beq.n	8006380 <__sflush_r+0x98>
 800631a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800631c:	89a3      	ldrh	r3, [r4, #12]
 800631e:	075a      	lsls	r2, r3, #29
 8006320:	d505      	bpl.n	800632e <__sflush_r+0x46>
 8006322:	6863      	ldr	r3, [r4, #4]
 8006324:	1ac0      	subs	r0, r0, r3
 8006326:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006328:	b10b      	cbz	r3, 800632e <__sflush_r+0x46>
 800632a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800632c:	1ac0      	subs	r0, r0, r3
 800632e:	2300      	movs	r3, #0
 8006330:	4602      	mov	r2, r0
 8006332:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006334:	6a21      	ldr	r1, [r4, #32]
 8006336:	4628      	mov	r0, r5
 8006338:	47b0      	blx	r6
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	89a3      	ldrh	r3, [r4, #12]
 800633e:	d106      	bne.n	800634e <__sflush_r+0x66>
 8006340:	6829      	ldr	r1, [r5, #0]
 8006342:	291d      	cmp	r1, #29
 8006344:	d82c      	bhi.n	80063a0 <__sflush_r+0xb8>
 8006346:	4a2a      	ldr	r2, [pc, #168]	; (80063f0 <__sflush_r+0x108>)
 8006348:	40ca      	lsrs	r2, r1
 800634a:	07d6      	lsls	r6, r2, #31
 800634c:	d528      	bpl.n	80063a0 <__sflush_r+0xb8>
 800634e:	2200      	movs	r2, #0
 8006350:	6062      	str	r2, [r4, #4]
 8006352:	04d9      	lsls	r1, r3, #19
 8006354:	6922      	ldr	r2, [r4, #16]
 8006356:	6022      	str	r2, [r4, #0]
 8006358:	d504      	bpl.n	8006364 <__sflush_r+0x7c>
 800635a:	1c42      	adds	r2, r0, #1
 800635c:	d101      	bne.n	8006362 <__sflush_r+0x7a>
 800635e:	682b      	ldr	r3, [r5, #0]
 8006360:	b903      	cbnz	r3, 8006364 <__sflush_r+0x7c>
 8006362:	6560      	str	r0, [r4, #84]	; 0x54
 8006364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006366:	602f      	str	r7, [r5, #0]
 8006368:	2900      	cmp	r1, #0
 800636a:	d0ca      	beq.n	8006302 <__sflush_r+0x1a>
 800636c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006370:	4299      	cmp	r1, r3
 8006372:	d002      	beq.n	800637a <__sflush_r+0x92>
 8006374:	4628      	mov	r0, r5
 8006376:	f7ff fae3 	bl	8005940 <_free_r>
 800637a:	2000      	movs	r0, #0
 800637c:	6360      	str	r0, [r4, #52]	; 0x34
 800637e:	e7c1      	b.n	8006304 <__sflush_r+0x1c>
 8006380:	6a21      	ldr	r1, [r4, #32]
 8006382:	2301      	movs	r3, #1
 8006384:	4628      	mov	r0, r5
 8006386:	47b0      	blx	r6
 8006388:	1c41      	adds	r1, r0, #1
 800638a:	d1c7      	bne.n	800631c <__sflush_r+0x34>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d0c4      	beq.n	800631c <__sflush_r+0x34>
 8006392:	2b1d      	cmp	r3, #29
 8006394:	d001      	beq.n	800639a <__sflush_r+0xb2>
 8006396:	2b16      	cmp	r3, #22
 8006398:	d101      	bne.n	800639e <__sflush_r+0xb6>
 800639a:	602f      	str	r7, [r5, #0]
 800639c:	e7b1      	b.n	8006302 <__sflush_r+0x1a>
 800639e:	89a3      	ldrh	r3, [r4, #12]
 80063a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063a4:	81a3      	strh	r3, [r4, #12]
 80063a6:	e7ad      	b.n	8006304 <__sflush_r+0x1c>
 80063a8:	690f      	ldr	r7, [r1, #16]
 80063aa:	2f00      	cmp	r7, #0
 80063ac:	d0a9      	beq.n	8006302 <__sflush_r+0x1a>
 80063ae:	0793      	lsls	r3, r2, #30
 80063b0:	680e      	ldr	r6, [r1, #0]
 80063b2:	bf08      	it	eq
 80063b4:	694b      	ldreq	r3, [r1, #20]
 80063b6:	600f      	str	r7, [r1, #0]
 80063b8:	bf18      	it	ne
 80063ba:	2300      	movne	r3, #0
 80063bc:	eba6 0807 	sub.w	r8, r6, r7
 80063c0:	608b      	str	r3, [r1, #8]
 80063c2:	f1b8 0f00 	cmp.w	r8, #0
 80063c6:	dd9c      	ble.n	8006302 <__sflush_r+0x1a>
 80063c8:	6a21      	ldr	r1, [r4, #32]
 80063ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80063cc:	4643      	mov	r3, r8
 80063ce:	463a      	mov	r2, r7
 80063d0:	4628      	mov	r0, r5
 80063d2:	47b0      	blx	r6
 80063d4:	2800      	cmp	r0, #0
 80063d6:	dc06      	bgt.n	80063e6 <__sflush_r+0xfe>
 80063d8:	89a3      	ldrh	r3, [r4, #12]
 80063da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063de:	81a3      	strh	r3, [r4, #12]
 80063e0:	f04f 30ff 	mov.w	r0, #4294967295
 80063e4:	e78e      	b.n	8006304 <__sflush_r+0x1c>
 80063e6:	4407      	add	r7, r0
 80063e8:	eba8 0800 	sub.w	r8, r8, r0
 80063ec:	e7e9      	b.n	80063c2 <__sflush_r+0xda>
 80063ee:	bf00      	nop
 80063f0:	20400001 	.word	0x20400001

080063f4 <_fflush_r>:
 80063f4:	b538      	push	{r3, r4, r5, lr}
 80063f6:	690b      	ldr	r3, [r1, #16]
 80063f8:	4605      	mov	r5, r0
 80063fa:	460c      	mov	r4, r1
 80063fc:	b913      	cbnz	r3, 8006404 <_fflush_r+0x10>
 80063fe:	2500      	movs	r5, #0
 8006400:	4628      	mov	r0, r5
 8006402:	bd38      	pop	{r3, r4, r5, pc}
 8006404:	b118      	cbz	r0, 800640e <_fflush_r+0x1a>
 8006406:	6983      	ldr	r3, [r0, #24]
 8006408:	b90b      	cbnz	r3, 800640e <_fflush_r+0x1a>
 800640a:	f000 f887 	bl	800651c <__sinit>
 800640e:	4b14      	ldr	r3, [pc, #80]	; (8006460 <_fflush_r+0x6c>)
 8006410:	429c      	cmp	r4, r3
 8006412:	d11b      	bne.n	800644c <_fflush_r+0x58>
 8006414:	686c      	ldr	r4, [r5, #4]
 8006416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0ef      	beq.n	80063fe <_fflush_r+0xa>
 800641e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006420:	07d0      	lsls	r0, r2, #31
 8006422:	d404      	bmi.n	800642e <_fflush_r+0x3a>
 8006424:	0599      	lsls	r1, r3, #22
 8006426:	d402      	bmi.n	800642e <_fflush_r+0x3a>
 8006428:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800642a:	f000 f915 	bl	8006658 <__retarget_lock_acquire_recursive>
 800642e:	4628      	mov	r0, r5
 8006430:	4621      	mov	r1, r4
 8006432:	f7ff ff59 	bl	80062e8 <__sflush_r>
 8006436:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006438:	07da      	lsls	r2, r3, #31
 800643a:	4605      	mov	r5, r0
 800643c:	d4e0      	bmi.n	8006400 <_fflush_r+0xc>
 800643e:	89a3      	ldrh	r3, [r4, #12]
 8006440:	059b      	lsls	r3, r3, #22
 8006442:	d4dd      	bmi.n	8006400 <_fflush_r+0xc>
 8006444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006446:	f000 f908 	bl	800665a <__retarget_lock_release_recursive>
 800644a:	e7d9      	b.n	8006400 <_fflush_r+0xc>
 800644c:	4b05      	ldr	r3, [pc, #20]	; (8006464 <_fflush_r+0x70>)
 800644e:	429c      	cmp	r4, r3
 8006450:	d101      	bne.n	8006456 <_fflush_r+0x62>
 8006452:	68ac      	ldr	r4, [r5, #8]
 8006454:	e7df      	b.n	8006416 <_fflush_r+0x22>
 8006456:	4b04      	ldr	r3, [pc, #16]	; (8006468 <_fflush_r+0x74>)
 8006458:	429c      	cmp	r4, r3
 800645a:	bf08      	it	eq
 800645c:	68ec      	ldreq	r4, [r5, #12]
 800645e:	e7da      	b.n	8006416 <_fflush_r+0x22>
 8006460:	08006d14 	.word	0x08006d14
 8006464:	08006d34 	.word	0x08006d34
 8006468:	08006cf4 	.word	0x08006cf4

0800646c <std>:
 800646c:	2300      	movs	r3, #0
 800646e:	b510      	push	{r4, lr}
 8006470:	4604      	mov	r4, r0
 8006472:	e9c0 3300 	strd	r3, r3, [r0]
 8006476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800647a:	6083      	str	r3, [r0, #8]
 800647c:	8181      	strh	r1, [r0, #12]
 800647e:	6643      	str	r3, [r0, #100]	; 0x64
 8006480:	81c2      	strh	r2, [r0, #14]
 8006482:	6183      	str	r3, [r0, #24]
 8006484:	4619      	mov	r1, r3
 8006486:	2208      	movs	r2, #8
 8006488:	305c      	adds	r0, #92	; 0x5c
 800648a:	f7fd fba5 	bl	8003bd8 <memset>
 800648e:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <std+0x38>)
 8006490:	6263      	str	r3, [r4, #36]	; 0x24
 8006492:	4b05      	ldr	r3, [pc, #20]	; (80064a8 <std+0x3c>)
 8006494:	62a3      	str	r3, [r4, #40]	; 0x28
 8006496:	4b05      	ldr	r3, [pc, #20]	; (80064ac <std+0x40>)
 8006498:	62e3      	str	r3, [r4, #44]	; 0x2c
 800649a:	4b05      	ldr	r3, [pc, #20]	; (80064b0 <std+0x44>)
 800649c:	6224      	str	r4, [r4, #32]
 800649e:	6323      	str	r3, [r4, #48]	; 0x30
 80064a0:	bd10      	pop	{r4, pc}
 80064a2:	bf00      	nop
 80064a4:	080067bd 	.word	0x080067bd
 80064a8:	080067df 	.word	0x080067df
 80064ac:	08006817 	.word	0x08006817
 80064b0:	0800683b 	.word	0x0800683b

080064b4 <_cleanup_r>:
 80064b4:	4901      	ldr	r1, [pc, #4]	; (80064bc <_cleanup_r+0x8>)
 80064b6:	f000 b8af 	b.w	8006618 <_fwalk_reent>
 80064ba:	bf00      	nop
 80064bc:	080063f5 	.word	0x080063f5

080064c0 <__sfmoreglue>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	1e4a      	subs	r2, r1, #1
 80064c4:	2568      	movs	r5, #104	; 0x68
 80064c6:	4355      	muls	r5, r2
 80064c8:	460e      	mov	r6, r1
 80064ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064ce:	f7ff fa87 	bl	80059e0 <_malloc_r>
 80064d2:	4604      	mov	r4, r0
 80064d4:	b140      	cbz	r0, 80064e8 <__sfmoreglue+0x28>
 80064d6:	2100      	movs	r1, #0
 80064d8:	e9c0 1600 	strd	r1, r6, [r0]
 80064dc:	300c      	adds	r0, #12
 80064de:	60a0      	str	r0, [r4, #8]
 80064e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80064e4:	f7fd fb78 	bl	8003bd8 <memset>
 80064e8:	4620      	mov	r0, r4
 80064ea:	bd70      	pop	{r4, r5, r6, pc}

080064ec <__sfp_lock_acquire>:
 80064ec:	4801      	ldr	r0, [pc, #4]	; (80064f4 <__sfp_lock_acquire+0x8>)
 80064ee:	f000 b8b3 	b.w	8006658 <__retarget_lock_acquire_recursive>
 80064f2:	bf00      	nop
 80064f4:	200002f8 	.word	0x200002f8

080064f8 <__sfp_lock_release>:
 80064f8:	4801      	ldr	r0, [pc, #4]	; (8006500 <__sfp_lock_release+0x8>)
 80064fa:	f000 b8ae 	b.w	800665a <__retarget_lock_release_recursive>
 80064fe:	bf00      	nop
 8006500:	200002f8 	.word	0x200002f8

08006504 <__sinit_lock_acquire>:
 8006504:	4801      	ldr	r0, [pc, #4]	; (800650c <__sinit_lock_acquire+0x8>)
 8006506:	f000 b8a7 	b.w	8006658 <__retarget_lock_acquire_recursive>
 800650a:	bf00      	nop
 800650c:	200002f3 	.word	0x200002f3

08006510 <__sinit_lock_release>:
 8006510:	4801      	ldr	r0, [pc, #4]	; (8006518 <__sinit_lock_release+0x8>)
 8006512:	f000 b8a2 	b.w	800665a <__retarget_lock_release_recursive>
 8006516:	bf00      	nop
 8006518:	200002f3 	.word	0x200002f3

0800651c <__sinit>:
 800651c:	b510      	push	{r4, lr}
 800651e:	4604      	mov	r4, r0
 8006520:	f7ff fff0 	bl	8006504 <__sinit_lock_acquire>
 8006524:	69a3      	ldr	r3, [r4, #24]
 8006526:	b11b      	cbz	r3, 8006530 <__sinit+0x14>
 8006528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800652c:	f7ff bff0 	b.w	8006510 <__sinit_lock_release>
 8006530:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006534:	6523      	str	r3, [r4, #80]	; 0x50
 8006536:	4b13      	ldr	r3, [pc, #76]	; (8006584 <__sinit+0x68>)
 8006538:	4a13      	ldr	r2, [pc, #76]	; (8006588 <__sinit+0x6c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	62a2      	str	r2, [r4, #40]	; 0x28
 800653e:	42a3      	cmp	r3, r4
 8006540:	bf04      	itt	eq
 8006542:	2301      	moveq	r3, #1
 8006544:	61a3      	streq	r3, [r4, #24]
 8006546:	4620      	mov	r0, r4
 8006548:	f000 f820 	bl	800658c <__sfp>
 800654c:	6060      	str	r0, [r4, #4]
 800654e:	4620      	mov	r0, r4
 8006550:	f000 f81c 	bl	800658c <__sfp>
 8006554:	60a0      	str	r0, [r4, #8]
 8006556:	4620      	mov	r0, r4
 8006558:	f000 f818 	bl	800658c <__sfp>
 800655c:	2200      	movs	r2, #0
 800655e:	60e0      	str	r0, [r4, #12]
 8006560:	2104      	movs	r1, #4
 8006562:	6860      	ldr	r0, [r4, #4]
 8006564:	f7ff ff82 	bl	800646c <std>
 8006568:	68a0      	ldr	r0, [r4, #8]
 800656a:	2201      	movs	r2, #1
 800656c:	2109      	movs	r1, #9
 800656e:	f7ff ff7d 	bl	800646c <std>
 8006572:	68e0      	ldr	r0, [r4, #12]
 8006574:	2202      	movs	r2, #2
 8006576:	2112      	movs	r1, #18
 8006578:	f7ff ff78 	bl	800646c <std>
 800657c:	2301      	movs	r3, #1
 800657e:	61a3      	str	r3, [r4, #24]
 8006580:	e7d2      	b.n	8006528 <__sinit+0xc>
 8006582:	bf00      	nop
 8006584:	08006974 	.word	0x08006974
 8006588:	080064b5 	.word	0x080064b5

0800658c <__sfp>:
 800658c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658e:	4607      	mov	r7, r0
 8006590:	f7ff ffac 	bl	80064ec <__sfp_lock_acquire>
 8006594:	4b1e      	ldr	r3, [pc, #120]	; (8006610 <__sfp+0x84>)
 8006596:	681e      	ldr	r6, [r3, #0]
 8006598:	69b3      	ldr	r3, [r6, #24]
 800659a:	b913      	cbnz	r3, 80065a2 <__sfp+0x16>
 800659c:	4630      	mov	r0, r6
 800659e:	f7ff ffbd 	bl	800651c <__sinit>
 80065a2:	3648      	adds	r6, #72	; 0x48
 80065a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	d503      	bpl.n	80065b4 <__sfp+0x28>
 80065ac:	6833      	ldr	r3, [r6, #0]
 80065ae:	b30b      	cbz	r3, 80065f4 <__sfp+0x68>
 80065b0:	6836      	ldr	r6, [r6, #0]
 80065b2:	e7f7      	b.n	80065a4 <__sfp+0x18>
 80065b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065b8:	b9d5      	cbnz	r5, 80065f0 <__sfp+0x64>
 80065ba:	4b16      	ldr	r3, [pc, #88]	; (8006614 <__sfp+0x88>)
 80065bc:	60e3      	str	r3, [r4, #12]
 80065be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065c2:	6665      	str	r5, [r4, #100]	; 0x64
 80065c4:	f000 f847 	bl	8006656 <__retarget_lock_init_recursive>
 80065c8:	f7ff ff96 	bl	80064f8 <__sfp_lock_release>
 80065cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80065d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80065d4:	6025      	str	r5, [r4, #0]
 80065d6:	61a5      	str	r5, [r4, #24]
 80065d8:	2208      	movs	r2, #8
 80065da:	4629      	mov	r1, r5
 80065dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065e0:	f7fd fafa 	bl	8003bd8 <memset>
 80065e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80065e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80065ec:	4620      	mov	r0, r4
 80065ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065f0:	3468      	adds	r4, #104	; 0x68
 80065f2:	e7d9      	b.n	80065a8 <__sfp+0x1c>
 80065f4:	2104      	movs	r1, #4
 80065f6:	4638      	mov	r0, r7
 80065f8:	f7ff ff62 	bl	80064c0 <__sfmoreglue>
 80065fc:	4604      	mov	r4, r0
 80065fe:	6030      	str	r0, [r6, #0]
 8006600:	2800      	cmp	r0, #0
 8006602:	d1d5      	bne.n	80065b0 <__sfp+0x24>
 8006604:	f7ff ff78 	bl	80064f8 <__sfp_lock_release>
 8006608:	230c      	movs	r3, #12
 800660a:	603b      	str	r3, [r7, #0]
 800660c:	e7ee      	b.n	80065ec <__sfp+0x60>
 800660e:	bf00      	nop
 8006610:	08006974 	.word	0x08006974
 8006614:	ffff0001 	.word	0xffff0001

08006618 <_fwalk_reent>:
 8006618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800661c:	4606      	mov	r6, r0
 800661e:	4688      	mov	r8, r1
 8006620:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006624:	2700      	movs	r7, #0
 8006626:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800662a:	f1b9 0901 	subs.w	r9, r9, #1
 800662e:	d505      	bpl.n	800663c <_fwalk_reent+0x24>
 8006630:	6824      	ldr	r4, [r4, #0]
 8006632:	2c00      	cmp	r4, #0
 8006634:	d1f7      	bne.n	8006626 <_fwalk_reent+0xe>
 8006636:	4638      	mov	r0, r7
 8006638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800663c:	89ab      	ldrh	r3, [r5, #12]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d907      	bls.n	8006652 <_fwalk_reent+0x3a>
 8006642:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006646:	3301      	adds	r3, #1
 8006648:	d003      	beq.n	8006652 <_fwalk_reent+0x3a>
 800664a:	4629      	mov	r1, r5
 800664c:	4630      	mov	r0, r6
 800664e:	47c0      	blx	r8
 8006650:	4307      	orrs	r7, r0
 8006652:	3568      	adds	r5, #104	; 0x68
 8006654:	e7e9      	b.n	800662a <_fwalk_reent+0x12>

08006656 <__retarget_lock_init_recursive>:
 8006656:	4770      	bx	lr

08006658 <__retarget_lock_acquire_recursive>:
 8006658:	4770      	bx	lr

0800665a <__retarget_lock_release_recursive>:
 800665a:	4770      	bx	lr

0800665c <__swhatbuf_r>:
 800665c:	b570      	push	{r4, r5, r6, lr}
 800665e:	460e      	mov	r6, r1
 8006660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006664:	2900      	cmp	r1, #0
 8006666:	b096      	sub	sp, #88	; 0x58
 8006668:	4614      	mov	r4, r2
 800666a:	461d      	mov	r5, r3
 800666c:	da07      	bge.n	800667e <__swhatbuf_r+0x22>
 800666e:	2300      	movs	r3, #0
 8006670:	602b      	str	r3, [r5, #0]
 8006672:	89b3      	ldrh	r3, [r6, #12]
 8006674:	061a      	lsls	r2, r3, #24
 8006676:	d410      	bmi.n	800669a <__swhatbuf_r+0x3e>
 8006678:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800667c:	e00e      	b.n	800669c <__swhatbuf_r+0x40>
 800667e:	466a      	mov	r2, sp
 8006680:	f000 f902 	bl	8006888 <_fstat_r>
 8006684:	2800      	cmp	r0, #0
 8006686:	dbf2      	blt.n	800666e <__swhatbuf_r+0x12>
 8006688:	9a01      	ldr	r2, [sp, #4]
 800668a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800668e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006692:	425a      	negs	r2, r3
 8006694:	415a      	adcs	r2, r3
 8006696:	602a      	str	r2, [r5, #0]
 8006698:	e7ee      	b.n	8006678 <__swhatbuf_r+0x1c>
 800669a:	2340      	movs	r3, #64	; 0x40
 800669c:	2000      	movs	r0, #0
 800669e:	6023      	str	r3, [r4, #0]
 80066a0:	b016      	add	sp, #88	; 0x58
 80066a2:	bd70      	pop	{r4, r5, r6, pc}

080066a4 <__smakebuf_r>:
 80066a4:	898b      	ldrh	r3, [r1, #12]
 80066a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066a8:	079d      	lsls	r5, r3, #30
 80066aa:	4606      	mov	r6, r0
 80066ac:	460c      	mov	r4, r1
 80066ae:	d507      	bpl.n	80066c0 <__smakebuf_r+0x1c>
 80066b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	6123      	str	r3, [r4, #16]
 80066b8:	2301      	movs	r3, #1
 80066ba:	6163      	str	r3, [r4, #20]
 80066bc:	b002      	add	sp, #8
 80066be:	bd70      	pop	{r4, r5, r6, pc}
 80066c0:	ab01      	add	r3, sp, #4
 80066c2:	466a      	mov	r2, sp
 80066c4:	f7ff ffca 	bl	800665c <__swhatbuf_r>
 80066c8:	9900      	ldr	r1, [sp, #0]
 80066ca:	4605      	mov	r5, r0
 80066cc:	4630      	mov	r0, r6
 80066ce:	f7ff f987 	bl	80059e0 <_malloc_r>
 80066d2:	b948      	cbnz	r0, 80066e8 <__smakebuf_r+0x44>
 80066d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066d8:	059a      	lsls	r2, r3, #22
 80066da:	d4ef      	bmi.n	80066bc <__smakebuf_r+0x18>
 80066dc:	f023 0303 	bic.w	r3, r3, #3
 80066e0:	f043 0302 	orr.w	r3, r3, #2
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	e7e3      	b.n	80066b0 <__smakebuf_r+0xc>
 80066e8:	4b0d      	ldr	r3, [pc, #52]	; (8006720 <__smakebuf_r+0x7c>)
 80066ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80066ec:	89a3      	ldrh	r3, [r4, #12]
 80066ee:	6020      	str	r0, [r4, #0]
 80066f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	9b00      	ldr	r3, [sp, #0]
 80066f8:	6163      	str	r3, [r4, #20]
 80066fa:	9b01      	ldr	r3, [sp, #4]
 80066fc:	6120      	str	r0, [r4, #16]
 80066fe:	b15b      	cbz	r3, 8006718 <__smakebuf_r+0x74>
 8006700:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006704:	4630      	mov	r0, r6
 8006706:	f000 f8d1 	bl	80068ac <_isatty_r>
 800670a:	b128      	cbz	r0, 8006718 <__smakebuf_r+0x74>
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	f023 0303 	bic.w	r3, r3, #3
 8006712:	f043 0301 	orr.w	r3, r3, #1
 8006716:	81a3      	strh	r3, [r4, #12]
 8006718:	89a0      	ldrh	r0, [r4, #12]
 800671a:	4305      	orrs	r5, r0
 800671c:	81a5      	strh	r5, [r4, #12]
 800671e:	e7cd      	b.n	80066bc <__smakebuf_r+0x18>
 8006720:	080064b5 	.word	0x080064b5

08006724 <_malloc_usable_size_r>:
 8006724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006728:	1f18      	subs	r0, r3, #4
 800672a:	2b00      	cmp	r3, #0
 800672c:	bfbc      	itt	lt
 800672e:	580b      	ldrlt	r3, [r1, r0]
 8006730:	18c0      	addlt	r0, r0, r3
 8006732:	4770      	bx	lr

08006734 <_raise_r>:
 8006734:	291f      	cmp	r1, #31
 8006736:	b538      	push	{r3, r4, r5, lr}
 8006738:	4604      	mov	r4, r0
 800673a:	460d      	mov	r5, r1
 800673c:	d904      	bls.n	8006748 <_raise_r+0x14>
 800673e:	2316      	movs	r3, #22
 8006740:	6003      	str	r3, [r0, #0]
 8006742:	f04f 30ff 	mov.w	r0, #4294967295
 8006746:	bd38      	pop	{r3, r4, r5, pc}
 8006748:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800674a:	b112      	cbz	r2, 8006752 <_raise_r+0x1e>
 800674c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006750:	b94b      	cbnz	r3, 8006766 <_raise_r+0x32>
 8006752:	4620      	mov	r0, r4
 8006754:	f000 f830 	bl	80067b8 <_getpid_r>
 8006758:	462a      	mov	r2, r5
 800675a:	4601      	mov	r1, r0
 800675c:	4620      	mov	r0, r4
 800675e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006762:	f000 b817 	b.w	8006794 <_kill_r>
 8006766:	2b01      	cmp	r3, #1
 8006768:	d00a      	beq.n	8006780 <_raise_r+0x4c>
 800676a:	1c59      	adds	r1, r3, #1
 800676c:	d103      	bne.n	8006776 <_raise_r+0x42>
 800676e:	2316      	movs	r3, #22
 8006770:	6003      	str	r3, [r0, #0]
 8006772:	2001      	movs	r0, #1
 8006774:	e7e7      	b.n	8006746 <_raise_r+0x12>
 8006776:	2400      	movs	r4, #0
 8006778:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800677c:	4628      	mov	r0, r5
 800677e:	4798      	blx	r3
 8006780:	2000      	movs	r0, #0
 8006782:	e7e0      	b.n	8006746 <_raise_r+0x12>

08006784 <raise>:
 8006784:	4b02      	ldr	r3, [pc, #8]	; (8006790 <raise+0xc>)
 8006786:	4601      	mov	r1, r0
 8006788:	6818      	ldr	r0, [r3, #0]
 800678a:	f7ff bfd3 	b.w	8006734 <_raise_r>
 800678e:	bf00      	nop
 8006790:	20000010 	.word	0x20000010

08006794 <_kill_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	4d07      	ldr	r5, [pc, #28]	; (80067b4 <_kill_r+0x20>)
 8006798:	2300      	movs	r3, #0
 800679a:	4604      	mov	r4, r0
 800679c:	4608      	mov	r0, r1
 800679e:	4611      	mov	r1, r2
 80067a0:	602b      	str	r3, [r5, #0]
 80067a2:	f7fa feab 	bl	80014fc <_kill>
 80067a6:	1c43      	adds	r3, r0, #1
 80067a8:	d102      	bne.n	80067b0 <_kill_r+0x1c>
 80067aa:	682b      	ldr	r3, [r5, #0]
 80067ac:	b103      	cbz	r3, 80067b0 <_kill_r+0x1c>
 80067ae:	6023      	str	r3, [r4, #0]
 80067b0:	bd38      	pop	{r3, r4, r5, pc}
 80067b2:	bf00      	nop
 80067b4:	200002ec 	.word	0x200002ec

080067b8 <_getpid_r>:
 80067b8:	f7fa be98 	b.w	80014ec <_getpid>

080067bc <__sread>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	460c      	mov	r4, r1
 80067c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c4:	f000 f894 	bl	80068f0 <_read_r>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	bfab      	itete	ge
 80067cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067ce:	89a3      	ldrhlt	r3, [r4, #12]
 80067d0:	181b      	addge	r3, r3, r0
 80067d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067d6:	bfac      	ite	ge
 80067d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80067da:	81a3      	strhlt	r3, [r4, #12]
 80067dc:	bd10      	pop	{r4, pc}

080067de <__swrite>:
 80067de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e2:	461f      	mov	r7, r3
 80067e4:	898b      	ldrh	r3, [r1, #12]
 80067e6:	05db      	lsls	r3, r3, #23
 80067e8:	4605      	mov	r5, r0
 80067ea:	460c      	mov	r4, r1
 80067ec:	4616      	mov	r6, r2
 80067ee:	d505      	bpl.n	80067fc <__swrite+0x1e>
 80067f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f4:	2302      	movs	r3, #2
 80067f6:	2200      	movs	r2, #0
 80067f8:	f000 f868 	bl	80068cc <_lseek_r>
 80067fc:	89a3      	ldrh	r3, [r4, #12]
 80067fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006806:	81a3      	strh	r3, [r4, #12]
 8006808:	4632      	mov	r2, r6
 800680a:	463b      	mov	r3, r7
 800680c:	4628      	mov	r0, r5
 800680e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006812:	f000 b817 	b.w	8006844 <_write_r>

08006816 <__sseek>:
 8006816:	b510      	push	{r4, lr}
 8006818:	460c      	mov	r4, r1
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	f000 f855 	bl	80068cc <_lseek_r>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	89a3      	ldrh	r3, [r4, #12]
 8006826:	bf15      	itete	ne
 8006828:	6560      	strne	r0, [r4, #84]	; 0x54
 800682a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800682e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006832:	81a3      	strheq	r3, [r4, #12]
 8006834:	bf18      	it	ne
 8006836:	81a3      	strhne	r3, [r4, #12]
 8006838:	bd10      	pop	{r4, pc}

0800683a <__sclose>:
 800683a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683e:	f000 b813 	b.w	8006868 <_close_r>
	...

08006844 <_write_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4d07      	ldr	r5, [pc, #28]	; (8006864 <_write_r+0x20>)
 8006848:	4604      	mov	r4, r0
 800684a:	4608      	mov	r0, r1
 800684c:	4611      	mov	r1, r2
 800684e:	2200      	movs	r2, #0
 8006850:	602a      	str	r2, [r5, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	f7fa fe89 	bl	800156a <_write>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_write_r+0x1e>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_write_r+0x1e>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	200002ec 	.word	0x200002ec

08006868 <_close_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4d06      	ldr	r5, [pc, #24]	; (8006884 <_close_r+0x1c>)
 800686c:	2300      	movs	r3, #0
 800686e:	4604      	mov	r4, r0
 8006870:	4608      	mov	r0, r1
 8006872:	602b      	str	r3, [r5, #0]
 8006874:	f7fa fe95 	bl	80015a2 <_close>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_close_r+0x1a>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b103      	cbz	r3, 8006882 <_close_r+0x1a>
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	200002ec 	.word	0x200002ec

08006888 <_fstat_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4d07      	ldr	r5, [pc, #28]	; (80068a8 <_fstat_r+0x20>)
 800688c:	2300      	movs	r3, #0
 800688e:	4604      	mov	r4, r0
 8006890:	4608      	mov	r0, r1
 8006892:	4611      	mov	r1, r2
 8006894:	602b      	str	r3, [r5, #0]
 8006896:	f7fa fe90 	bl	80015ba <_fstat>
 800689a:	1c43      	adds	r3, r0, #1
 800689c:	d102      	bne.n	80068a4 <_fstat_r+0x1c>
 800689e:	682b      	ldr	r3, [r5, #0]
 80068a0:	b103      	cbz	r3, 80068a4 <_fstat_r+0x1c>
 80068a2:	6023      	str	r3, [r4, #0]
 80068a4:	bd38      	pop	{r3, r4, r5, pc}
 80068a6:	bf00      	nop
 80068a8:	200002ec 	.word	0x200002ec

080068ac <_isatty_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	4d06      	ldr	r5, [pc, #24]	; (80068c8 <_isatty_r+0x1c>)
 80068b0:	2300      	movs	r3, #0
 80068b2:	4604      	mov	r4, r0
 80068b4:	4608      	mov	r0, r1
 80068b6:	602b      	str	r3, [r5, #0]
 80068b8:	f7fa fe8f 	bl	80015da <_isatty>
 80068bc:	1c43      	adds	r3, r0, #1
 80068be:	d102      	bne.n	80068c6 <_isatty_r+0x1a>
 80068c0:	682b      	ldr	r3, [r5, #0]
 80068c2:	b103      	cbz	r3, 80068c6 <_isatty_r+0x1a>
 80068c4:	6023      	str	r3, [r4, #0]
 80068c6:	bd38      	pop	{r3, r4, r5, pc}
 80068c8:	200002ec 	.word	0x200002ec

080068cc <_lseek_r>:
 80068cc:	b538      	push	{r3, r4, r5, lr}
 80068ce:	4d07      	ldr	r5, [pc, #28]	; (80068ec <_lseek_r+0x20>)
 80068d0:	4604      	mov	r4, r0
 80068d2:	4608      	mov	r0, r1
 80068d4:	4611      	mov	r1, r2
 80068d6:	2200      	movs	r2, #0
 80068d8:	602a      	str	r2, [r5, #0]
 80068da:	461a      	mov	r2, r3
 80068dc:	f7fa fe88 	bl	80015f0 <_lseek>
 80068e0:	1c43      	adds	r3, r0, #1
 80068e2:	d102      	bne.n	80068ea <_lseek_r+0x1e>
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	b103      	cbz	r3, 80068ea <_lseek_r+0x1e>
 80068e8:	6023      	str	r3, [r4, #0]
 80068ea:	bd38      	pop	{r3, r4, r5, pc}
 80068ec:	200002ec 	.word	0x200002ec

080068f0 <_read_r>:
 80068f0:	b538      	push	{r3, r4, r5, lr}
 80068f2:	4d07      	ldr	r5, [pc, #28]	; (8006910 <_read_r+0x20>)
 80068f4:	4604      	mov	r4, r0
 80068f6:	4608      	mov	r0, r1
 80068f8:	4611      	mov	r1, r2
 80068fa:	2200      	movs	r2, #0
 80068fc:	602a      	str	r2, [r5, #0]
 80068fe:	461a      	mov	r2, r3
 8006900:	f7fa fe16 	bl	8001530 <_read>
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d102      	bne.n	800690e <_read_r+0x1e>
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	b103      	cbz	r3, 800690e <_read_r+0x1e>
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	bd38      	pop	{r3, r4, r5, pc}
 8006910:	200002ec 	.word	0x200002ec

08006914 <_init>:
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	bf00      	nop
 8006918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691a:	bc08      	pop	{r3}
 800691c:	469e      	mov	lr, r3
 800691e:	4770      	bx	lr

08006920 <_fini>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	bf00      	nop
 8006924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006926:	bc08      	pop	{r3}
 8006928:	469e      	mov	lr, r3
 800692a:	4770      	bx	lr
