// Seed: 3556412464
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = id_2;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5 = 1;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1, id_1
  );
  always @(*) begin
    wait (id_1);
  end
endmodule
module module_3;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
