[
    {
        "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.",
        "CounterMask": "1",
        "EventCode": "0xcd",
        "EventName": "ARITH.FPDIV_ACTIVE",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results",
        "EventCode": "0xc8",
        "EventName": "FP_FLOPS_RETIRED.DP",
        "PEBS": "1",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results",
        "EventCode": "0xc8",
        "EventName": "FP_FLOPS_RETIRED.SP",
        "PEBS": "1",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
        "EventCode": "0xc3",
        "EventName": "MACHINE_CLEARS.FP_ASSIST",
        "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.",
        "SampleAfterValue": "20003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",
        "EventCode": "0xc2",
        "EventName": "UOPS_RETIRED.FPDIV",
        "PEBS": "1",
        "SampleAfterValue": "2000003",
        "UMask": "0x8"
    }
]
