Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id AF632AA0224
	for <lists+qemu-devel@lfdr.de>; Tue, 29 Apr 2025 07:57:09 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1u9dx8-0003p1-5O; Tue, 29 Apr 2025 01:56:22 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1u9dx0-0003oW-L2
 for qemu-devel@nongnu.org; Tue, 29 Apr 2025 01:56:15 -0400
Received: from mgamail.intel.com ([198.175.65.10])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1u9dwx-0003er-0A
 for qemu-devel@nongnu.org; Tue, 29 Apr 2025 01:56:14 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1745906171; x=1777442171;
 h=message-id:date:mime-version:subject:to:cc:references:
 from:in-reply-to:content-transfer-encoding;
 bh=Tu+vQM2FZn7coLoq40tbMIWVd6GUqk7JnawDfSdnBm0=;
 b=HboanY/CGOFGJdqpasG7V1yJtUfHewMETT58Z0xW/XOb1caeurqVELxb
 Z/Y2dsg/z8PN1H8rfHfrGw4VIWWy4TjAgwvJc75wpgcbx1pYgRUG933et
 eZtEZf029SU+IAODUADx5RszWKTxO4NTULNIwAaFOSfXLg12/LL2XJQiX
 e0mmcGAsOKo6qo5/r/Jykj21xeEoGjueW5DOUAzceQJnbEMM16ImB80sC
 PP3+OoVz+zuc980w/I29fJHh+Axx8RVKkf5S6MuvXFihzl4AHw4DvQFFS
 2+GO94Gxt4xMb2mM8QG9/AtSYGbcm7SLQq4XIw+/EY/BAYwnc34/RK8gw Q==;
X-CSE-ConnectionGUID: H8IasbGjTo2C5FHkvGsT/g==
X-CSE-MsgGUID: mTaMpIIhS9Gb0uHFqs2Oyw==
X-IronPort-AV: E=McAfee;i="6700,10204,11417"; a="64935162"
X-IronPort-AV: E=Sophos;i="6.15,248,1739865600"; d="scan'208";a="64935162"
Received: from orviesa004.jf.intel.com ([10.64.159.144])
 by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 28 Apr 2025 22:56:05 -0700
X-CSE-ConnectionGUID: BjVxhGz9TMmgDbqZtKEujA==
X-CSE-MsgGUID: 6heALCXkRlyl0zRvWVXZHQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.15,248,1739865600"; d="scan'208";a="138718582"
Received: from xiaoyaol-hp-g830.ccr.corp.intel.com (HELO [10.124.247.1])
 ([10.124.247.1])
 by orviesa004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 28 Apr 2025 22:56:02 -0700
Message-ID: <4a1cfda7-4077-4754-b5a5-40db744419b4@intel.com>
Date: Tue, 29 Apr 2025 13:55:59 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [Bug] QEMU TCG warnings after commit c6bd2dd63420 - HTT / CMP_LEG
 bits
To: Ewan Hai <ewanhai-oc@zhaoxin.com>, Zhao Liu <zhao1.liu@intel.com>,
 Paolo Bonzini <pbonzini@redhat.com>
Cc: yeeli@zhaoxin.com, cobechen@zhaoxin.com, ewanhai@zhaoxin.com,
 MaryFeng@zhaoxin.com, Runaguo@zhaoxin.com, Xanderchen@zhaoxin.com,
 Alansong@zhaoxin.com, qemu-devel@nongnu.org
References: <c111d9f9-2914-4b41-811a-b3a9ad0d83a9@zhaoxin.com>
Content-Language: en-US
From: Xiaoyao Li <xiaoyao.li@intel.com>
In-Reply-To: <c111d9f9-2914-4b41-811a-b3a9ad0d83a9@zhaoxin.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=198.175.65.10; envelope-from=xiaoyao.li@intel.com;
 helo=mgamail.intel.com
X-Spam_score_int: -38
X-Spam_score: -3.9
X-Spam_bar: ---
X-Spam_report: (-3.9 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.484,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 HK_RANDOM_ENVFROM=0.001, HK_RANDOM_FROM=0.999, RCVD_IN_DNSWL_MED=-2.3,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 4/29/2025 11:02 AM, Ewan Hai wrote:
> Hi Community,
> 
> This email contains 3 bugs appear to share the same root cause.
> 
> [1] We ran into the following warnings when running QEMU v10.0.0 in TCG 
> mode:
> 
> qemu-system-x86_64 \
>    -machine q35 \
>    -m 4G -smp 4 \
>    -kernel ./arch/x86/boot/bzImage \
>    -bios /usr/share/ovmf/OVMF.fd \
>    -drive file=~/kernel/rootfs.ext4,index=0,format=raw,media=disk \
>    -drive file=~/kernel/swap.img,index=1,format=raw,media=disk \
>    -nographic \
>    -append 'root=/dev/sda rw resume=/dev/sdb console=ttyS0 nokaslr'
> 
> qemu-system-x86_64: warning: TCG doesn't support requested feature: 
> CPUID.01H:EDX.ht [bit 28]
> qemu-system-x86_64: warning: TCG doesn't support requested feature: 
> CPUID.80000001H:ECX.cmp-legacy [bit 1]
> (repeats 4 times, once per vCPU)
> 
> Tracing the history shows that commit c6bd2dd63420 "i386/cpu: Set up 
> CPUID_HT in x86_cpu_expand_features() instead of cpu_x86_cpuid()" is 
> what introduced the warnings.
> 
> Since that commit, TCG unconditionally advertises HTT (CPUID 1 EDX[28]) 
> and CMP_LEG (CPUID 8000_0001 ECX[1]). Because TCG itself has no SMT 
> support, these bits trigger the warnings above.
> 
> [2] Also, Zhao pointed me to a similar report on GitLab:
> https://gitlab.com/qemu-project/qemu/-/issues/2894
> The symptoms there look identical to what we're seeing.
> 
> By convention we file one issue per email, but these two appear to share 
> the same root cause, so I'm describing them together here.

It was caused by my two patches. I think the fix can be as follow.
If no objection from the community, I can submit the formal patch.

diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index 1f970aa4daa6..fb95aadd6161 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -776,11 +776,12 @@ void x86_cpu_vendor_words2str(char *dst, uint32_t 
vendor1,
            CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
            CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
            CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
-          CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE)
+          CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE | \
+          CPUID_HT)
            /* partly implemented:
            CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
            /* missing:
-          CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
+          CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_TM, CPUID_PBE */

  /*
   * Kernel-only features that can be shown to usermode programs even if
@@ -848,7 +849,8 @@ void x86_cpu_vendor_words2str(char *dst, uint32_t 
vendor1,

  #define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
            CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A | \
-          CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_KERNEL_FEATURES)
+          CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_KERNEL_FEATURES | \
+          CPUID_EXT3_CMP_LEG)

  #define TCG_EXT4_FEATURES 0

> [3] My colleague Alan noticed what appears to be a related problem: if 
> we launch a guest with '-cpu <model>,-ht --enable-kvm', which means 
> explicitly removing the ht flag, but the guest still reports HT(cat / 
> proc/cpuinfo in linux guest) enabled. In other words, under KVM the ht 
> bit seems to be forced on even when the user tries to disable it.

This has been the behavior of QEMU for many years, not some regression 
introduced by my patches. We can discuss how to address it separately.

> Best regards,
> Ewan


