#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct 20 13:51:11 2023
# Process ID: 22816
# Current directory: F:/FPGA_Project/05_ip_2port_ram/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29968 F:\FPGA_Project\05_ip_2port_ram\prj\ip_1port_ram.xpr
# Log file: F:/FPGA_Project/05_ip_2port_ram/prj/vivado.log
# Journal file: F:/FPGA_Project/05_ip_2port_ram/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.xpr
INFO: [Project 1-313] Project file moved from 'F:/FPGA_Project/04_ip_1port_ram/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 16
[Fri Oct 20 13:57:10 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ip_2port_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_ip_2port_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Compiling module blk_mem_gen_0
# -- Compiling module ip_2port_ram
# -- Compiling module ram_rw
# -- Compiling module tb_ip_2port_ram
# 
# Top level modules:
# 	tb_ip_2port_ram
# End time: 16:25:51 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Oct 20,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:25:51 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Program launched (PID=10340)
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ip_2port_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_ip_2port_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:49 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module ip_2port_ram
# -- Compiling module ram_rw
# -- Skipping module tb_ip_2port_ram
# 
# Top level modules:
# 	tb_ip_2port_ram
# End time: 16:33:49 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:49 on Oct 20,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:33:49 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Program launched (PID=4364)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {128}] [get_ips blk_mem_gen_0]
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 16
[Fri Oct 20 16:39:11 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {256}] [get_ips blk_mem_gen_0]
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 16
[Fri Oct 20 16:40:38 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ip_2port_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_ip_2port_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:45:06 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Compiling module blk_mem_gen_0
# -- Compiling module ip_2port_ram
# -- Compiling module ram_rw
# -- Skipping module tb_ip_2port_ram
# 
# Top level modules:
# 	tb_ip_2port_ram
# End time: 16:45:06 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:45:06 on Oct 20,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:45:06 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Program launched (PID=9408)
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ip_2port_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_ip_2port_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:50:39 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Skipping module blk_mem_gen_0
# -- Compiling module ip_2port_ram
# ** Error: (vlog-13069) ../../../../../rtl/ram_rw.v(53): near "else": syntax error, unexpected else.
# ** Error: ../../../../../rtl/ram_rw.v(63): (vlog-2730) Undefined variable: 'ram_en'.
# -- Skipping module tb_ip_2port_ram
# End time: 16:50:39 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_ip_2port_ram_compile.do line 21
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:50:39 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Skipping module blk_mem_gen_0
# -- Compiling module ip_2port_ram
# ** Error: (vlog-13069) ../../../../../rtl/ram_rw.v(53): near "else": syntax error, unexpected else.
# ** Error: ../../../../../rtl/ram_rw.v(63): (vlog-2730) Undefined variable: 'ram_en'.
# -- Skipping module tb_ip_2port_ram
# End time: 16:50:39 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {D:\modeltech64_2020.4\win64\vlog.EXE} -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\modeltech64_2020.4\\win64\\vlog  -incr -work xil_defaultlib  \
# "../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1275.438 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1275.438 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ip_2port_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_ip_2port_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:52:08 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module ip_2port_ram
# ** Error: ../../../../../rtl/ram_rw.v(63): (vlog-2730) Undefined variable: 'ram_en'.
# -- Skipping module tb_ip_2port_ram
# End time: 16:52:08 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_ip_2port_ram_compile.do line 21
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:52:08 on Oct 20,2023
# vlog -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../../../rtl/ip_1port_ram.v ../../../../../rtl/ram_rw.v ../../../../../sim/tb/tb_ip_1port_ram.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module ip_2port_ram
# ** Error: ../../../../../rtl/ram_rw.v(63): (vlog-2730) Undefined variable: 'ram_en'.
# -- Skipping module tb_ip_2port_ram
# End time: 16:52:08 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {D:\modeltech64_2020.4\win64\vlog.EXE} -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\modeltech64_2020.4\\win64\\vlog  -incr -work xil_defaultlib  \
# "../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1275.438 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:24 . Memory (MB): peak = 1275.438 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 16:53:34 2023...
