$date
	Thu Oct 16 21:17:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bka_v2_test $end
$var reg 16 ! A [15:0] $end
$upscope $end
$scope module bka_v2_test $end
$var reg 16 " B [15:0] $end
$upscope $end
$scope module bka_v2_test $end
$var reg 1 # Cin $end
$upscope $end
$scope module bka_v2_test $end
$var wire 16 $ S [15:0] $end
$upscope $end
$scope module bka_v2_test $end
$var wire 1 % Cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
b0 "
b0 !
$end
#10
1%
b110111000100110 $
1#
b1000010000011101 !
b1110101000001000 "
#21
b1111000000010101 $
0#
b1111001100101111 !
b1111110011100110 "
#32
b1000100010100111 $
b1001010001111111 !
b1111010000101000 "
#43
0%
b1011000110100101 $
1#
b1000111110000101 !
b10001000011111 "
#54
b1100111101011111 $
0#
b11100111101100 !
b1001010101110011 "
#65
1%
b10011100001111 $
b1011010010100110 !
b111001001101001 "
#76
0%
b1010000011000100 $
b11110101001010 !
b110001101111010 "
#87
1%
b110001101100000 $
b111101101101010 !
b1110011111110110 "
#98
1%
b111011010001 $
b101000100101111 !
b1011110110100010 "
#109
0%
b1010101000101000 $
1#
b110110001001111 !
b11110111011000 "
#120
1%
b11000000011110 $
0#
b111000000111110 !
b1011111111100000 "
#131
0%
b1111010100111010 $
1#
b10000110001 !
b1111000100001000 "
#142
1%
b101111010000 $
b1100011101000001 !
b100010010001110 "
#153
0%
b101101000000101 $
b1101011001111 !
b11111100110101 "
#164
1%
b11000010010010 $
0#
b100011100000100 !
b1110100110001110 "
#175
0%
b1100100101001011 $
1#
b1010011011111101 !
b10001001001101 "
#186
b1100010001101011 $
b1011100111110111 !
b101001110011 "
#197
b111010111100000 $
0#
b1110010100111 !
b101100100111001 "
#208
b1011110001110011 $
1%
b1111100110000000 !
b1100001011110011 "
#219
b1011111001001100 $
0%
b110000010001011 !
b101110111000001 "
#230
