<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.900.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)
Date: Mon May  4 22:46:21 2020 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>FIFO_CDC_test</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          657</cell>
 <cell>            5</cell>
 <cell>          662</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>          309</cell>
 <cell>          309</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          657</cell>
 <cell>          322</cell>
 <cell>          979</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          657</cell>
 <cell>            5</cell>
 <cell>          662</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>          309</cell>
 <cell>          309</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          657</cell>
 <cell>          322</cell>
 <cell>          979</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>FCCC_C0_0/FCCC_C0_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          385</cell>
 <cell>            0</cell>
 <cell>          385</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>          174</cell>
 <cell>          174</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          385</cell>
 <cell>          174</cell>
 <cell>          559</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          385</cell>
 <cell>            0</cell>
 <cell>          385</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>          174</cell>
 <cell>          174</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          385</cell>
 <cell>          174</cell>
 <cell>          559</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[0]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[10]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[1]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[2]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[3]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[4]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[5]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[6]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[7]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[8]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[9]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_ON[0]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_ON[1]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[0]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[10]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[11]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[12]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[13]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[14]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[15]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[16]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[17]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[18]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[19]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[1]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[20]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[21]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[22]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[23]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[24]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[25]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[26]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[27]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[28]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[29]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[2]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[30]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[31]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[3]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[4]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[5]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[6]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[7]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[8]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[9]:ALn</item>
 <item>FIFO_CDC_0/W_IS_ON:ALn</item>
 <item>FIFO_CDC_0/W_WEN:ALn</item>
 <item>FIFO_CDC_0/W_bytes[0]:ALn</item>
 <item>FIFO_CDC_0/W_bytes[1]:ALn</item>
 <item>FIFO_CDC_0/W_cnt_clr:ALn</item>
 <item>FIFO_CDC_0/W_incr_cntr:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[3]:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[0]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[10]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[1]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[2]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[3]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[4]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[5]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[6]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[7]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[8]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_W/bin_cntr[9]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_ON[0]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_ON[1]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[0]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[10]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[11]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[12]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[13]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[14]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[15]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[16]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[17]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[18]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[19]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[1]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[20]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[21]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[22]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[23]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[24]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[25]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[26]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[27]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[28]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[29]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[2]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[30]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[31]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[3]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[4]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[5]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[6]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[7]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[8]:ALn</item>
 <item>FIFO_CDC_0/W_DATA_sig[9]:ALn</item>
 <item>FIFO_CDC_0/W_IS_ON:ALn</item>
 <item>FIFO_CDC_0/W_WEN:ALn</item>
 <item>FIFO_CDC_0/W_bytes[0]:ALn</item>
 <item>FIFO_CDC_0/W_bytes[1]:ALn</item>
 <item>FIFO_CDC_0/W_cnt_clr:ALn</item>
 <item>FIFO_CDC_0/W_incr_cntr:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_logic_s.W_adr_gray_2[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_W_sync.W_raddr_1[3]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>FCCC_C0_0/FCCC_C0_0/GL1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          272</cell>
 <cell>            5</cell>
 <cell>          277</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>          135</cell>
 <cell>          135</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          272</cell>
 <cell>          148</cell>
 <cell>          420</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          272</cell>
 <cell>            5</cell>
 <cell>          277</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>          135</cell>
 <cell>          135</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          272</cell>
 <cell>          148</cell>
 <cell>          420</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Board_Buttons[0]</item>
 <item>Board_Buttons[1]</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Board_Buttons[0]</item>
 <item>Board_Buttons[1]</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Board_LEDs[0]</item>
 <item>Board_LEDs[1]</item>
 <item>Board_LEDs[2]</item>
 <item>Board_LEDs[3]</item>
 <item>Board_LEDs[4]</item>
 <item>Board_LEDs[5]</item>
 <item>Board_LEDs[6]</item>
 <item>Board_LEDs[7]</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Board_LEDs[0]</item>
 <item>Board_LEDs[1]</item>
 <item>Board_LEDs[2]</item>
 <item>Board_LEDs[3]</item>
 <item>Board_LEDs[4]</item>
 <item>Board_LEDs[5]</item>
 <item>Board_LEDs[6]</item>
 <item>Board_LEDs[7]</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>fifo_read_test_0/R_EN:EN</item>
 <item>fifo_read_test_0/buttons_last[0]:D</item>
 <item>fifo_read_test_0/buttons_last[0]:EN</item>
 <item>fifo_read_test_0/buttons_last[1]:D</item>
 <item>fifo_read_test_0/buttons_last[1]:EN</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[0]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[10]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[1]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[2]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[3]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[4]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[5]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[6]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[7]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[8]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[9]:ALn</item>
 <item>FIFO_CDC_0/INT_IS_ON:ALn</item>
 <item>FIFO_CDC_0/R_IS_ON:ALn</item>
 <item>FIFO_CDC_0/R_RDY_sig:ALn</item>
 <item>FIFO_CDC_0/R_bytes[0]:ALn</item>
 <item>FIFO_CDC_0/R_bytes[1]:ALn</item>
 <item>FIFO_CDC_0/R_cnt_clr:ALn</item>
 <item>FIFO_CDC_0/R_incr_cntr_strtup:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_IS_ON[0]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_IS_ON[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[9]:ALn</item>
 <item>FIFO_CDC_0/strtup_cnt_r[0]:ALn</item>
 <item>FIFO_CDC_0/strtup_cnt_r[1]:ALn</item>
 <item>fifo_read_test_0/BYTES[0]:ALn</item>
 <item>fifo_read_test_0/BYTES[1]:ALn</item>
 <item>fifo_read_test_0/FIFO_ON:ALn</item>
 <item>fifo_read_test_0/FIFO_READY_sig2:ALn</item>
 <item>fifo_read_test_0/FIFO_READY_sig:ALn</item>
 <item>fifo_read_test_0/LEDs[0]:ALn</item>
 <item>fifo_read_test_0/LEDs[1]:ALn</item>
 <item>fifo_read_test_0/LEDs[2]:ALn</item>
 <item>fifo_read_test_0/LEDs[3]:ALn</item>
 <item>fifo_read_test_0/LEDs[4]:ALn</item>
 <item>fifo_read_test_0/LEDs[5]:ALn</item>
 <item>fifo_read_test_0/LEDs[6]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>fifo_read_test_0/R_EN:EN</item>
 <item>fifo_read_test_0/buttons_last[0]:D</item>
 <item>fifo_read_test_0/buttons_last[0]:EN</item>
 <item>fifo_read_test_0/buttons_last[1]:D</item>
 <item>fifo_read_test_0/buttons_last[1]:EN</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[0]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[10]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[1]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[2]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[3]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[4]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[5]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[6]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[7]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[8]:ALn</item>
 <item>FIFO_CDC_0/Gray_Code_Counter_R/bin_cntr[9]:ALn</item>
 <item>FIFO_CDC_0/INT_IS_ON:ALn</item>
 <item>FIFO_CDC_0/R_IS_ON:ALn</item>
 <item>FIFO_CDC_0/R_RDY_sig:ALn</item>
 <item>FIFO_CDC_0/R_bytes[0]:ALn</item>
 <item>FIFO_CDC_0/R_bytes[1]:ALn</item>
 <item>FIFO_CDC_0/R_cnt_clr:ALn</item>
 <item>FIFO_CDC_0/R_incr_cntr_strtup:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_IS_ON[0]:ALn</item>
 <item>FIFO_CDC_0/SLVDOM_IS_ON[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_logic_s.R_adr_gray_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_1[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_0[9]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[0]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[10]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[1]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[2]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[3]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[4]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[5]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[6]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[7]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[8]:ALn</item>
 <item>FIFO_CDC_0/p_R_sync.R_waddr_next_1[9]:ALn</item>
 <item>FIFO_CDC_0/strtup_cnt_r[0]:ALn</item>
 <item>FIFO_CDC_0/strtup_cnt_r[1]:ALn</item>
 <item>fifo_read_test_0/BYTES[0]:ALn</item>
 <item>fifo_read_test_0/BYTES[1]:ALn</item>
 <item>fifo_read_test_0/FIFO_ON:ALn</item>
 <item>fifo_read_test_0/FIFO_READY_sig2:ALn</item>
 <item>fifo_read_test_0/FIFO_READY_sig:ALn</item>
 <item>fifo_read_test_0/LEDs[0]:ALn</item>
 <item>fifo_read_test_0/LEDs[1]:ALn</item>
 <item>fifo_read_test_0/LEDs[2]:ALn</item>
 <item>fifo_read_test_0/LEDs[3]:ALn</item>
 <item>fifo_read_test_0/LEDs[4]:ALn</item>
 <item>fifo_read_test_0/LEDs[5]:ALn</item>
 <item>fifo_read_test_0/LEDs[6]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
