Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Fri Jun 26 20:09:03 2015
| Host             : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file KC705_fmc150_power_routed.rpt -pb KC705_fmc150_power_summary_routed.pb
| Design           : KC705_fmc150
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.389 |
| Dynamic (W)              | 1.221 |
| Device Static (W)        | 0.168 |
| Total Off-Chip Power (W) | 0.012 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 82.5  |
| Junction Temperature (C) | 27.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.117 |       13 |       --- |             --- |
| Slice Logic              |     0.045 |    16425 |       --- |             --- |
|   LUT as Logic           |     0.035 |     3456 |    203800 |            1.69 |
|   Register               |     0.006 |     9161 |    407600 |            2.24 |
|   LUT as Distributed RAM |     0.003 |      312 |     64000 |            0.48 |
|   LUT as Shift Register  |     0.001 |      710 |     64000 |            1.10 |
|   CARRY4                 |    <0.001 |      144 |     50950 |            0.28 |
|   F7/F8 Muxes            |    <0.001 |       70 |    203800 |            0.03 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      829 |       --- |             --- |
| Signals                  |     0.101 |    12552 |       --- |             --- |
| Block RAM                |     0.166 |     18.5 |       445 |            4.15 |
| MMCM                     |     0.217 |        2 |        10 |           20.00 |
| DSPs                     |     0.045 |       32 |       840 |            3.80 |
| I/O                      |     0.529 |       98 |       500 |           19.60 |
| Static Power             |     0.168 |          |           |                 |
| Total                    |     1.389 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.546 |       0.471 |      0.075 |
| Vccaux    |       1.800 |     0.238 |       0.209 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.147 |       0.146 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.004 |       0.003 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.014 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+--------------------------------------+-----------------+
| Clock                                                   | Domain                               | Constraint (ns) |
+---------------------------------------------------------+--------------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK         |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE       |            60.0 |
| CLK_OUT3_mmcm_adac                                      | mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac |             4.1 |
| CLK_OUT2_mmcm_adac                                      | mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac |             8.1 |
| CLK_OUT1_mmcm_adac                                      | mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac |            65.1 |
| CLK_OUT4_mmcm_adac                                      | mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac |             2.0 |
| CLK_OUT2_mmcm                                           | mmcm_inst/U0/CLK_OUT2_mmcm           |             5.0 |
| clkfbout_mmcm_adac                                      | mmcm_adac_inst/U0/clkfbout_mmcm_adac |             4.1 |
| sysclk_p                                                | clk_in1                              |             5.0 |
| sysclk_p                                                | sysclk_p                             |             5.0 |
| clk_ab_p                                                | clk_ab_p                             |             4.1 |
| CLK_OUT1_mmcm                                           | mmcm_inst/U0/CLK_OUT1_mmcm           |            10.0 |
| clkfbout_mmcm                                           | mmcm_inst/U0/clkfbout_mmcm           |             5.0 |
+---------------------------------------------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                         | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------+-----------+
| KC705_fmc150                                                                                                                 |     1.221 |
|   ADC_auto_calibration_chA                                                                                                   |     0.002 |
|   ADC_auto_calibration_chB                                                                                                   |     0.001 |
|   DUC_DDC_inst                                                                                                               |     0.415 |
|     DDS_inst                                                                                                                 |     0.000 |
|       U0                                                                                                                     |     0.000 |
|     SP_DDS_inst                                                                                                              |     0.135 |
|       U0                                                                                                                     |     0.135 |
|         i_synth                                                                                                              |     0.135 |
|           i_dds                                                                                                              |     0.135 |
|             I_SINCOS.i_std_rom.i_rom                                                                                         |     0.135 |
|               i_rtl.i_quarter_table.i_addr_reg_c                                                                             |    <0.001 |
|               i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del                                                           |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                                            |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                                            |    <0.001 |
|     ddc_umts_k7_inst                                                                                                         |     0.159 |
|       complex_mixer_ddc_i                                                                                                    |     0.037 |
|         complex_mult                                                                                                         |     0.010 |
|           U0                                                                                                                 |     0.010 |
|             i_synth                                                                                                          |     0.010 |
|               i_synth                                                                                                        |     0.010 |
|                 four_mult_structure.use_dsp.i_dsp                                                                            |     0.010 |
|                   re_im                                                                                                      |     0.010 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Aidelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Ardelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Aidelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Ardelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Bidelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Brdelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Bidelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Brdelay0                                             |     0.000 |
|                     use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay                              |     0.000 |
|                     use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay                              |     0.000 |
|         dds0                                                                                                                 |     0.025 |
|           U0                                                                                                                 |     0.025 |
|             i_synth                                                                                                          |     0.025 |
|               i_dds                                                                                                          |     0.025 |
|                 I_PHASEGEN.i_raster_accum.i_accum                                                                            |     0.001 |
|                   i_ph_consolidate_stage4                                                                                    |    <0.001 |
|                   i_phase_adjust.i_ph_adj_minus_mod_stage2                                                                   |    <0.001 |
|                   i_phase_adjust.i_ph_adj_stage3                                                                             |    <0.001 |
|                 I_SINCOS.i_std_rom.i_rom                                                                                     |     0.024 |
|                   i_rtl.i_double_table.i_addr_reg_a                                                                          |    <0.001 |
|                   i_rtl.i_double_table.i_addr_reg_b                                                                          |    <0.001 |
|               i_has_nd_rdy_pipe.valid_phase_read_del                                                                         |    <0.001 |
|       ddc_imf1_i                                                                                                             |     0.030 |
|         U0                                                                                                                   |     0.030 |
|           i_synth                                                                                                            |     0.030 |
|             g_halfband_decimation.i_halfband_decimation                                                                      |     0.030 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_ipbuff.i_ipbuff                                                                     |     0.001 |
|                 gen_dram.ram_reg_0_15_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_16_16                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_17_17                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_18_18                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_19_19                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_20_20                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_21_21                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_22_22                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_23_23                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_24_24                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_25_25                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_26_26                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_27_27                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_28_28                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_29_29                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_30_30                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_31_31                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_32_32                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_33_33                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_34_34                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_35_35                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_9_9                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.002 |
|                 g_individual.i_mem_a                                                                                         |     0.002 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |     0.002 |
|                 i_addsub_mult_accum                                                                                          |     0.002 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |     0.002 |
|                 i_addsub_mult_accum                                                                                          |     0.002 |
|               g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly                                             |    <0.001 |
|               g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo                                                 |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_sym_addr                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_src                                                                           |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_buff                                                                          |     0.001 |
|                 gen_dram.ram_reg_0_15_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_16_16                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_17_17                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_18_18                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_19_19                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_20_20                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_21_21                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_22_22                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_23_23                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_24_24                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_25_25                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_26_26                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_27_27                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_28_28                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_29_29                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_30_30                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_31_31                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_32_32                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_33_33                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_34_34                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_35_35                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_9_9                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_buff_read                                                                     |    <0.001 |
|       ddc_imf2_i                                                                                                             |     0.042 |
|         U0                                                                                                                   |     0.042 |
|           i_synth                                                                                                            |     0.042 |
|             g_halfband_decimation.i_halfband_decimation                                                                      |     0.042 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_ipbuff.i_ipbuff                                                                     |     0.001 |
|                 gen_dram.ram_reg_0_15_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_16_16                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_17_17                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_18_18                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_19_19                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_20_20                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_21_21                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_22_22                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_23_23                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_24_24                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_25_25                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_26_26                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_27_27                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_28_28                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_29_29                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_30_30                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_31_31                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_32_32                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_33_33                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_34_34                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_35_35                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_9_9                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.001 |
|                 g_individual.i_mem_a                                                                                         |     0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |     0.007 |
|                 i_addsub_mult_accum                                                                                          |     0.006 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |     0.007 |
|                 i_addsub_mult_accum                                                                                          |     0.006 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly                                             |    <0.001 |
|               g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo                                                 |     0.003 |
|                 fifo0                                                                                                        |     0.003 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_sym_addr                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_src                                                                           |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_buff                                                                          |     0.001 |
|                 gen_dram.ram_reg_0_15_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_16_16                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_17_17                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_18_18                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_19_19                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_20_20                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_21_21                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_22_22                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_23_23                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_24_24                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_25_25                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_26_26                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_27_27                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_28_28                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_29_29                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_30_30                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_31_31                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_32_32                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_33_33                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_34_34                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_35_35                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_15_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_15_9_9                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_buff_read                                                                     |    <0.001 |
|       ddc_srrc_i                                                                                                             |     0.049 |
|         U0                                                                                                                   |     0.049 |
|           i_synth                                                                                                            |     0.049 |
|             g_polyphase_decimation.i_polyphase_decimation                                                                    |     0.049 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                                          |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                                           |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly                              |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly      |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly                              |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly      |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff                        |     0.002 |
|                 i_bypass_phase                                                                                               |    <0.001 |
|                 i_mem_allign                                                                                                 |    <0.001 |
|                 i_old_data_clred_dly                                                                                         |    <0.001 |
|                 i_phase_mem                                                                                                  |    <0.001 |
|                   gen_dram.ram_reg_0_7_0_0                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_10_10                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_11_11                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_12_12                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_13_13                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_14_14                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_15_15                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_16_16                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_17_17                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_18_18                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_1_1                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_2_2                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_3_3                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_4_4                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_5_5                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_6_6                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_7_7                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_8_8                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_9_9                                                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum                                     |     0.005 |
|                 i_add_accum                                                                                                  |     0.005 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_coef.i_coef_addr                        |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].g_coef.i_coef_addr                        |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].g_add_bypass.i_pre_add_bypass             |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].g_coef.i_coef_addr                        |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem                                                       |     0.006 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |     0.003 |
|                 g_individual.i_mem_a                                                                                         |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem                                                       |     0.002 |
|                 g_individual.i_mem_a                                                                                         |     0.002 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_data.i_data_casc_dly                              |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly      |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_data.i_data_casc_dly                              |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly      |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff                        |     0.003 |
|                 i_bypass_phase                                                                                               |    <0.001 |
|                 i_mem_allign                                                                                                 |    <0.001 |
|                 i_old_data_clred_dly                                                                                         |    <0.001 |
|                 i_phase_mem                                                                                                  |    <0.001 |
|                   gen_dram.ram_reg_0_7_0_0                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_10_10                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_11_11                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_12_12                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_13_13                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_14_14                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_15_15                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_16_16                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_17_17                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_18_18                                                                                 |    <0.001 |
|                   gen_dram.ram_reg_0_7_1_1                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_2_2                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_3_3                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_4_4                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_5_5                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_6_6                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_7_7                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_8_8                                                                                   |    <0.001 |
|                   gen_dram.ram_reg_0_7_9_9                                                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum                                     |     0.005 |
|                 i_add_accum                                                                                                  |     0.005 |
|               g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[0].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[1].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[2].g_add_bypass.i_pre_add_bypass             |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[2].i_madd                                    |    <0.001 |
|                 i_addsub_mult_add                                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_wrap_buff_re                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_wrap_buff_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_first_phase_dly                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|     duc_umts_k7_inst                                                                                                         |     0.117 |
|       complex_mixer_duc                                                                                                      |     0.022 |
|         complex_mult                                                                                                         |     0.006 |
|           U0                                                                                                                 |     0.006 |
|             i_synth                                                                                                          |     0.006 |
|               i_nd_to_rdy                                                                                                    |    <0.001 |
|               i_synth                                                                                                        |    <0.001 |
|                 four_mult_structure.use_dsp.i_dsp                                                                            |    <0.001 |
|                   re_im                                                                                                      |    <0.001 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Aidelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Ardelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Aidelay0                                             |     0.000 |
|                     use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Ardelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Bidelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Brdelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Bidelay0                                             |     0.000 |
|                     use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Brdelay0                                             |     0.000 |
|                     use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay                              |    <0.001 |
|                     use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay                              |    <0.001 |
|               i_with_throttle.i_has_2to1.i_2to1                                                                              |     0.004 |
|               i_with_throttle.i_output_fifo                                                                                  |     0.002 |
|                 fifo0                                                                                                        |     0.002 |
|         dds0                                                                                                                 |     0.014 |
|           U0                                                                                                                 |     0.014 |
|             i_synth                                                                                                          |     0.014 |
|               i_dds                                                                                                          |     0.013 |
|                 I_PHASEGEN.i_raster_accum.i_accum                                                                            |    <0.001 |
|                   i_common.i_ph_inc_minus_mod_stage1                                                                         |    <0.001 |
|                   i_common.i_ph_inc_stage1                                                                                   |    <0.001 |
|                   i_ph_consolidate_stage4                                                                                    |    <0.001 |
|                   i_phase_adjust.i_ph_adj_minus_mod_stage2                                                                   |    <0.001 |
|                   i_phase_adjust.i_ph_adj_stage3                                                                             |    <0.001 |
|                 I_SINCOS.i_final_cos                                                                                         |    <0.001 |
|                 I_SINCOS.i_final_sin                                                                                         |    <0.001 |
|                 I_SINCOS.i_std_rom.i_rom                                                                                     |     0.011 |
|                   i_rtl.i_double_table.i_addr_reg_a                                                                          |    <0.001 |
|                   i_rtl.i_double_table.i_addr_reg_b                                                                          |    <0.001 |
|               i_has_nd_rdy_pipe.valid_phase_read_del                                                                         |    <0.001 |
|       duc_imf1_i                                                                                                             |     0.035 |
|         U0                                                                                                                   |     0.035 |
|           i_synth                                                                                                            |     0.035 |
|             g_halfband_interpolation.i_halfband_interpolation                                                                |     0.035 |
|               g_opbuff.i_buffer                                                                                              |     0.005 |
|                 gen_dram.ram_reg_0_3_0_0                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_10_10                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_11_11                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_12_12                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_13_13                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_14_14                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_15_15                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_16_16                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_18_18                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_19_19                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_1_1                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_20_20                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_21_21                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_22_22                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_23_23                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_24_24                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_25_25                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_26_26                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_27_27                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_28_28                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_29_29                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_2_2                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_30_30                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_31_31                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_32_32                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_33_33                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_34_34                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_3_3                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_4_4                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_5_5                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_6_6                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_7_7                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_8_8                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_9_9                                                                                     |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                                          |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.002 |
|                 g_individual.i_mem_a                                                                                         |     0.002 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |     0.007 |
|                 i_addsub_mult_accum                                                                                          |     0.006 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |     0.007 |
|                 i_addsub_mult_accum                                                                                          |     0.006 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_centre_tap                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_sym_addr                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|       duc_imf2_i                                                                                                             |     0.023 |
|         U0                                                                                                                   |     0.023 |
|           i_synth                                                                                                            |     0.023 |
|             g_halfband_interpolation.i_halfband_interpolation                                                                |     0.023 |
|               g_opbuff.i_buffer                                                                                              |     0.002 |
|                 gen_dram.ram_reg_0_3_0_0                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_10_10                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_11_11                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_12_12                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_13_13                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_14_14                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_15_15                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_16_16                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_18_18                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_19_19                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_1_1                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_20_20                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_21_21                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_22_22                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_23_23                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_24_24                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_25_25                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_26_26                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_27_27                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_28_28                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_29_29                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_2_2                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_30_30                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_31_31                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_32_32                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_33_33                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_34_34                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_3_3                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_4_4                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_5_5                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_6_6                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_7_7                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_8_8                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_9_9                                                                                     |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                                          |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.001 |
|                 g_individual.i_mem_a                                                                                         |     0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |     0.003 |
|                 i_addsub_mult_accum                                                                                          |     0.002 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |     0.003 |
|                 i_addsub_mult_accum                                                                                          |     0.002 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_centre_tap                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_sym_addr                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|       duc_imf3_i                                                                                                             |     0.017 |
|         U0                                                                                                                   |     0.017 |
|           i_synth                                                                                                            |     0.017 |
|             g_halfband_interpolation.i_halfband_interpolation                                                                |     0.017 |
|               g_opbuff.i_buffer                                                                                              |     0.001 |
|                 gen_dram.ram_reg_0_3_0_0                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_10_10                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_11_11                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_12_12                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_13_13                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_14_14                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_15_15                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_16_16                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_17_17                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_19_19                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_1_1                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_20_20                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_21_21                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_22_22                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_23_23                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_24_24                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_25_25                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_26_26                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_27_27                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_28_28                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_29_29                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_2_2                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_30_30                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_31_31                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_32_32                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_33_33                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_34_34                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_35_35                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_36_36                                                                                   |    <0.001 |
|                 gen_dram.ram_reg_0_3_3_3                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_4_4                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_5_5                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_6_6                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_7_7                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_8_8                                                                                     |    <0.001 |
|                 gen_dram.ram_reg_0_3_9_9                                                                                     |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                                          |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.001 |
|                 g_individual.i_mem_a                                                                                         |     0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder                                                        |    <0.001 |
|                 i_rounder                                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |    <0.001 |
|                 i_addsub_mult_accum                                                                                          |    <0.001 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder                                                        |    <0.001 |
|                 i_rounder                                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |    <0.001 |
|                 i_addsub_mult_accum                                                                                          |    <0.001 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass                                                    |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_centre_tap                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_sym_addr                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                                            |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|       duc_srrc_i                                                                                                             |     0.019 |
|         U0                                                                                                                   |     0.019 |
|           i_synth                                                                                                            |     0.019 |
|             g_polyphase_interpolation.i_polyphase_interpolation                                                              |     0.019 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                                          |     0.003 |
|                 fifo0                                                                                                        |     0.002 |
|               g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                                           |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data_sym                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data_sym                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op                                                            |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe                                                           |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.003 |
|                 g_individual.i_mem_a                                                                                         |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder                                                        |    <0.001 |
|                 i_rounder                                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                                            |     0.001 |
|                 i_addsub_mult_accum                                                                                          |    <0.001 |
|                 i_coefin_int                                                                                                 |     0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder                                                        |    <0.001 |
|                 i_rounder                                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum                                                            |    <0.001 |
|                 i_addsub_mult_accum                                                                                          |    <0.001 |
|                 i_coefin_int                                                                                                 |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                                                  |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|   dbg_hub                                                                                                                    |     0.005 |
|     inst                                                                                                                     |     0.005 |
|       UUT_MASTER                                                                                                             |     0.004 |
|         U_ICON_INTERFACE                                                                                                     |     0.003 |
|           U_CMD1                                                                                                             |    <0.001 |
|           U_CMD2                                                                                                             |    <0.001 |
|           U_CMD3                                                                                                             |    <0.001 |
|           U_CMD4                                                                                                             |    <0.001 |
|           U_CMD5                                                                                                             |    <0.001 |
|           U_CMD6_RD                                                                                                          |    <0.001 |
|             U_RD_FIFO                                                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                                                                                  |    <0.001 |
|                 inst_fifo_gen                                                                                                |    <0.001 |
|                   gconvfifo.rf                                                                                               |    <0.001 |
|                     grf.rf                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                         gr1.rfwft                                                                                            |    <0.001 |
|                         gras.rsts                                                                                            |    <0.001 |
|                         rpntr                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                         gwas.wsts                                                                                            |    <0.001 |
|                         wpntr                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                         gdm.dm                                                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                  |    <0.001 |
|                       rstblk                                                                                                 |    <0.001 |
|           U_CMD6_WR                                                                                                          |    <0.001 |
|             U_WR_FIFO                                                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                                                                                  |    <0.001 |
|                 inst_fifo_gen                                                                                                |    <0.001 |
|                   gconvfifo.rf                                                                                               |    <0.001 |
|                     grf.rf                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                         gras.rsts                                                                                            |    <0.001 |
|                         rpntr                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                         gwas.wsts                                                                                            |    <0.001 |
|                         wpntr                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                         gdm.dm                                                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                  |    <0.001 |
|                       rstblk                                                                                                 |    <0.001 |
|           U_CMD7_CTL                                                                                                         |    <0.001 |
|           U_CMD7_STAT                                                                                                        |    <0.001 |
|           U_STATIC_STATUS                                                                                                    |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                            |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                       |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                |     0.001 |
|           U_CLR_ERROR_FLAG                                                                                                   |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                    |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                      |    <0.001 |
|           U_TIMER                                                                                                            |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                        |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                                                   |    <0.001 |
|       U_ICON                                                                                                                 |    <0.001 |
|         U_CMD                                                                                                                |    <0.001 |
|         U_STAT                                                                                                               |    <0.001 |
|         U_SYNC                                                                                                               |    <0.001 |
|       bscan_inst                                                                                                             |    <0.001 |
|   fmc150_spi_ctrl_inst                                                                                                       |     0.009 |
|     ads62p49_ctrl_inst                                                                                                       |     0.001 |
|       ads62p49_init_mem_inst                                                                                                 |    <0.001 |
|         U0                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                   |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|               valid.cstr                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                             |    <0.001 |
|                   prim_init.ram                                                                                              |    <0.001 |
|       fmc150_stellar_cmd_inst                                                                                                |    <0.001 |
|         p2p0                                                                                                                 |    <0.001 |
|         p2p1                                                                                                                 |    <0.001 |
|         p2p2                                                                                                                 |    <0.001 |
|       pulse2pulse_inst0                                                                                                      |    <0.001 |
|       pulse2pulse_inst1                                                                                                      |    <0.001 |
|     amc7823_ctrl_inst                                                                                                        |     0.002 |
|       amc7823_init_mem_inst                                                                                                  |    <0.001 |
|         U0                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                   |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|               valid.cstr                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                             |    <0.001 |
|                   prim_init.ram                                                                                              |    <0.001 |
|       fmc150_stellar_cmd_inst                                                                                                |    <0.001 |
|         p2p0                                                                                                                 |    <0.001 |
|         p2p1                                                                                                                 |    <0.001 |
|         p2p2                                                                                                                 |    <0.001 |
|       pulse2pulse_inst0                                                                                                      |    <0.001 |
|       pulse2pulse_inst1                                                                                                      |    <0.001 |
|     cdce72010_ctrl_inst                                                                                                      |     0.004 |
|       cdce72010_init_mem_ext_inst                                                                                            |    <0.001 |
|         U0                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                   |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|               valid.cstr                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                             |    <0.001 |
|                   prim_init.ram                                                                                              |    <0.001 |
|       cdce72010_init_mem_int_inst                                                                                            |    <0.001 |
|         U0                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                   |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|               valid.cstr                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                             |    <0.001 |
|                   prim_init.ram                                                                                              |    <0.001 |
|       fmc150_stellar_cmd_inst                                                                                                |    <0.001 |
|         p2p0                                                                                                                 |    <0.001 |
|         p2p1                                                                                                                 |    <0.001 |
|         p2p2                                                                                                                 |    <0.001 |
|       pulse2pulse_inst0                                                                                                      |    <0.001 |
|       pulse2pulse_inst1                                                                                                      |    <0.001 |
|     dac3283_ctrl_inst                                                                                                        |     0.001 |
|       dac3283_init_mem_inst                                                                                                  |    <0.001 |
|         U0                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                   |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|               valid.cstr                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                             |    <0.001 |
|                   prim_init.ram                                                                                              |    <0.001 |
|       fmc150_stellar_cmd_inst                                                                                                |    <0.001 |
|         p2p0                                                                                                                 |    <0.001 |
|         p2p1                                                                                                                 |    <0.001 |
|         p2p2                                                                                                                 |    <0.001 |
|       pulse2pulse_inst0                                                                                                      |    <0.001 |
|       pulse2pulse_inst1                                                                                                      |    <0.001 |
|   ila_dac_baseband_ADC                                                                                                       |     0.018 |
|     U0                                                                                                                       |     0.018 |
|       ila_core_inst                                                                                                          |     0.018 |
|         ila_trace_memory_inst                                                                                                |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                           |     0.002 |
|             inst_blk_mem_gen                                                                                                 |     0.002 |
|               gnativebmg.native_blk_mem_gen                                                                                  |     0.002 |
|                 valid.cstr                                                                                                   |     0.002 |
|                   ramloop[0].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                          |    <0.001 |
|                   ramloop[1].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                          |    <0.001 |
|                   ramloop[2].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                          |    <0.001 |
|                   ramloop[3].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                          |    <0.001 |
|                   ramloop[4].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                          |    <0.001 |
|         u_ila_cap_ctrl                                                                                                       |     0.003 |
|           U_CDONE                                                                                                            |    <0.001 |
|           U_NS0                                                                                                              |    <0.001 |
|           U_NS1                                                                                                              |    <0.001 |
|           u_cap_addrgen                                                                                                      |     0.003 |
|             U_CMPRESET                                                                                                       |    <0.001 |
|             u_cap_sample_counter                                                                                             |    <0.001 |
|               U_SCE                                                                                                          |    <0.001 |
|               U_SCMPCE                                                                                                       |    <0.001 |
|               U_SCRST                                                                                                        |    <0.001 |
|               u_scnt_cmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|             u_cap_window_counter                                                                                             |     0.001 |
|               U_WCE                                                                                                          |    <0.001 |
|               U_WHCMPCE                                                                                                      |    <0.001 |
|               U_WLCMPCE                                                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                                                    |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                                                    |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                |    <0.001 |
|                   DUT                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |    <0.001 |
|                       u_srlA                                                                                                 |    <0.001 |
|                       u_srlB                                                                                                 |    <0.001 |
|                       u_srlC                                                                                                 |    <0.001 |
|                       u_srlD                                                                                                 |    <0.001 |
|         u_ila_regs                                                                                                           |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                                               |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           MU_STATUS[6].mu_width_reg                                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                                                       |    <0.001 |
|           reg_0                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_1                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_11                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_13                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_14                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_15                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_16                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_17                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_18                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_19                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_1a                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_2                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_3                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_4                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_6                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_7                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_8                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_80                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_81                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_82                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_83                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_84                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_85                                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_88d                                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_88f                                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_9                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_a                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_b                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_c                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_d                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_e                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_f                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|           reg_srl_fff                                                                                                        |    <0.001 |
|           reg_stream_ffd                                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                               |    <0.001 |
|           reg_stream_ffe                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                                                     |    <0.001 |
|           arm_detection_inst                                                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                       |    <0.001 |
|           halt_detection_inst                                                                                                |    <0.001 |
|         u_trig                                                                                                               |     0.004 |
|           U_TM                                                                                                               |     0.003 |
|             G_NMU[0].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[1].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[2].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[3].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[4].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[5].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|             G_NMU[6].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                 DUT                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                     u_srlA                                                                                                   |    <0.001 |
|                     u_srlB                                                                                                   |    <0.001 |
|                     u_srlC                                                                                                   |    <0.001 |
|                     u_srlD                                                                                                   |    <0.001 |
|           genblk1[0].U_TC                                                                                                    |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|               DUT                                                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                   u_srlA                                                                                                     |    <0.001 |
|                   u_srlB                                                                                                     |    <0.001 |
|                   u_srlC                                                                                                     |    <0.001 |
|                   u_srlD                                                                                                     |    <0.001 |
|         xsdb_memory_read_inst                                                                                                |    <0.001 |
|   mmcm_adac_inst                                                                                                             |     0.115 |
|     U0                                                                                                                       |     0.115 |
|   mmcm_inst                                                                                                                  |     0.110 |
|     U0                                                                                                                       |     0.110 |
|   vio_inst                                                                                                                   |     0.005 |
|     inst                                                                                                                     |     0.005 |
|       DECODER_INST                                                                                                           |    <0.001 |
|       PROBE_IN_INST                                                                                                          |     0.003 |
|       PROBE_IN_WIDTH_INST                                                                                                    |    <0.001 |
|       PROBE_OUT_ALL_INST                                                                                                     |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[6].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[7].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[8].PROBE_OUT0_INST                                                                                       |    <0.001 |
|         G_PROBE_OUT[9].PROBE_OUT0_INST                                                                                       |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                                                                                   |    <0.001 |
|       U_XSDB_SLAVE                                                                                                           |    <0.001 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+


