 II 
   
  
	
           !  
" # $ ! % & ' 	( ) * +, - . /  0 ' 0 1 +2 3 4 5 6 7 
89: ; < = >
?@ A B C D E F G D E 	( ) H I B  J KL M NO P Q  GSMP R SQ
 GPRSO T Q CDMA2000/WCDMA (UMTS)	U V 802.11a/b/g/nW X (Bluetooth)YZ
K[ \ G ] ^ _ H I C D E < = > ?+D E < = 
` a b@ c2 D E < d e
(Transceiver)Zf e g h i j k 3 l m no p q r s t u v w x a y2 3 z c2 
{| f e  } C ~  (  x $ !     YYZ f e   < =   d  
 ! (  D E g h    K E { . V    { i j   ZM N{
 
 GSM/DCS 	.   {  ( 
  
Z K 
  ¡ ¢£  ¤ ¥ 
Z{ 900MHz  d  2 ¦ { § ¨ © ª « ¬ (SAW) ­ ¬  { ® ¯ ) ° ±  (LNA)
 { 5 800MHz  d  ² ³¬  Za b{ ´  µ i ¶ · ¸ ¹ º » ¼ ½ ¾ 	. (SDR)
¿  J KL Z½ ¾ 	. d À e ¹ * Á ¬ 
?D E ² Â Ã Ä ¸ { 8
Å Æ
ÇÈ    G É Ê Ã I » ZË ' ½ ¾ 	. Ì Í ! Î Ï  Ð @ A Ñ D E 
` E s t
Ò , ( ) Ó Ô Z CMOS g º Õ > Ò Ö ½ ¾ 	. × Ø Ù Ú Û C e Ü  
¥ ' 	.  ZØ Ý Þ ß à ² á " 4 5 Ñ â ãä å ² æç è³» èé 
ê ë ì í îï ß
½ ¾ 	d À e ð ñ ï ß ò ó ² @ A ô æç èâ ã. Vò õ + 
6 7 ö ÷ ò ó +ø
 ù Ü ú û üSOCýH þ   {^  j  í ² . Vï ß +ZÄ 	 
  ¹  
2 ê ë ì í Reusable-IP²   ÷  » y¥ ' ^ _ ð ñ ×   +   ²     Z 
½ ¾   	. (Software-Defined Radio, SDR)²  z ¿ !    À  ! {< d e ' "
5 â ] 	( ) < = H I Fig. 1îy{ Ì Í · SDR d e b{SDR^ _
   ( ) ^ _ ¹  " 5 Direct-Conversion9Low-IF² Za bbß à î # ß  ²
$ % s t T & '  Ê Ã  Û ¹ (  d e @ A ® ( (Lowpass)  (  (Bandpass)  ² t )
*Z 
BPF
Zero/Low-IF RX with baseband A/D conversion
LNA
LP/BP 
ADC
LP/BP 
ADC
I
Q
DSP
BasebandFront end Digital domain
Mixer
LO
 
 
Fig. 1+SDR  d e  
 
 
: ½ ¾ 	d À e èâ ãä å è® ¯ ) ° ±  è¹   2 ê ë ì í
 2 
 
y¦ J â ãä å ê ë ì í '  ½ ¾ 	d À e Ò K , r á -   . ] D E
	( ) H I  ( M N+GSM/EDGEèBluetoothèWCDMAè802.11a/b/g/nèWi-Fi+WiMAX
YY)cA b	d À e ô ¦ " 5 ½ ¾ 	. ² â ãä å  ·  À é e ( / ß à
{)èJ â ãä å ê ë ì í ² ½ ¾ 	 d e - 0( / ß à P )è " 5 ½ ¾ 	. ² â ã
ä å èG H I + 1 ?æç â ã 2 *  ( / ß à T )+ 5 ½ ¾ 	. ² â ãä å èG H
I $ % s t 3 T & ' æç â ã 2 *  ï ß ( / ß à  ) '   » É D E ^ _  4  5
6 7 8 Z 9 4 [  á - : ;  < = 	( ) H I b	d À e ï ß  800MHz~6GHz
 > 
` [  
` ? @ ¦ C ë A H I * +¥ ' ¹  2 
` Z 
 
            
 
5 CMOS ò ó Õ > Ò Ö 
 B C D 5 GaAs/BJT > . V ¹  CMOS ' 
[   ¦ {  > æç ) 7 ö ÷  + 
) 7 ö ÷  Za y E Ò CMOSg º ¹ *
   F ± â ã. V æç è³» èé 
. V¢a yF G G 	·   
 1 
H D Ñ 5 E Ò CMOS g º   Zbß à < cÑ  90nm9 65nm E Ò g º ò ó   
J â ãä å ê ë ì í ² ½ ¾ 	 d e - 0 . VZa bß à Û 2 â ãä å ² æç è
³» èé 
ê ë ì í I ¡ J  CMOS F ± â ã. V  * â ã. Vä å 9 J K 
] æç è³» èé 
. V G 	·   
 1  Z 
Ø ß à îï ß ½ ¾ 	d À e ¥ ' ¹ *   G 
èD E ( ) " # 	d À e
 Ä  Û   ^ _  E { ð ñ  ZJ â ãä å ² æç è³» èé 
ê ë ì
í Ý Þ D C ¹ *  L  Ç( ) ^ _ æç - 0 . Vï ß +÷ M ò ó  x  N ¹ y
i j O k ò ó L P  # Q 2  R Ù {¬  SOC S =  T U  P V # Z 
 
  	 
  	 
  	 
  	 

 
y¦ W X G ] 	( ) H I  Y Z @ c{ 800MHz~6GHz [ 8
	d À e Z
À é e 7 ª n < c  C T  {yÊ Ã (Modulation)  {y L 
(Frequency up- 
conversion) \ { ] y ?° ± (Power amplification)+ ^ _ Z[    (   D E â
ãèæç è+³  » (Mixed mode) . V ` * 4 ×  B ¹  C  a  b c ( M N+ Ê Ã 
L 
 ! {. VE s , × )Z d C   ¾ e (Physical layer)  f g K h À é e (  @ W X
Ù  F G H I * Ù y # i ² À é e j R + 
(1). ¹ " 5 G ] D E Ê Ã 7 » è
8+- k Å Æ ^ _ H I l 
(2). Û  ?° ±  m  ¾ 1 ?² n ¼ l 
(3). o p ð ñ q r - ì í @ A l 
(4). s " # â ã CMOS g º    PA * q j  . Vl 
(5). s  t  â ã¼ (digital-intensive)Ä u g 2 â ãä å (digitally- assisted)
ï ß Ë ]   ¹ º » /   ¼ +] v w J K   Z 
	 d e 7 ª  < cá y¹ º » ¼ ( ­ ¬  è® ¯ ) ° ±  è³¬  è
x y   ¹ º » ¼ 9¹ Ã z ° ±  ² æç - 0 . Vï ß 5 { { ) 7 | < = 	
Ü C } ~    a b  c{ ¹ Ã z ° ±  Û b) 7 ° ± r  P ¹ *  q Å Æ 
P æç - â ã 2 *  ( / ß à T   ) ] Û ¹ Ã z ° ±  =   É 2 * × â ã) 7  
 0 DSP  ö ÷    DSPô     ¹ Ã z ° ±  B ^ _  zZ 
 4 
 5 O {& Ý Þ ×   Y Z Û Â o " ½ ¾ 	. À é e j  . V*  n
   
 DSP Ã ¾  ï ß èé 
â ã-æç 2 *  è* +  ¦ Ä 3 . V   O
Z 
 
 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ %  
 
< cá " ! J â ãä å ê ë ì í '  ½ ¾ 	 d e - 0b	 d e  ¸ é

æç - 0 . VÅ ® ¯ ) ° ±  (LNA)èI/Q³¬  (I/Q Mixer)+~ â ã» 
?×  
b~ â ã » 
?×    Æ i  V (Phase-Locked Loop;PLL)  â ã ^ _ x y 
(Digital-Controlled Oscillator;DCO)Y. V*  Ø  x y  (LO)l  
y¦  { 800MHz~6GHz Å Æ 
?×  Ñ ~ â ã
?×  ' 5 6 {
 $ ! gate Ç . = èì í D È ø èscalability problemY É ÊÄ « Ù ¦ H I lË{(a)yØ
ß à îï ß ² ~ â ã
?×  Ë{(b)ynð ñ ËZ 
 
(a) 
 
(b) 
Ë{(a) ~ â ã
?×    (b) ð ñ Ë 
 
y¦ W X D E 
` t  Õ > ) *  ¦ { Õ > Æ  
?×   ¨  ¬ ô 
¹ Ì n Æ  s t Í y< _  1/3KÑ i E  Î Í Y Z B   ¦ { Õ > Æ  ~ â ã
s Ï  Ð . Vn > 
?y 10G¥ ' Û Ñ Ò G 
`  7 Ò  * Ó x Z 
 6 
	 
           	 
           	 
           	 
            &' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4  
  
9 4 î2 . V * +á - Ý Þ Ò µ  b c å æ  × Ä ±   + O {   Û å
æ Â ç < _  	» æç â ã 2 *  . Vèá - Ý Þ Ò µ * +    ¬ ô  ln
P Û 9 4 â ã J K 7 è Ò , å æ  < c    y2  é  è ^ _  ¬ î   r 
×  Z 
ËS! Ø ß à îï ß   	» æç â ã 2 *  b 2 *  < c  É Ú ê .
Vèë P 1.5-bit 2 *P èo     { 2-bit Õ ì » æç â ã 2 *  î × ZnMDAC
. ¶ í   2    . ¶ î î D . ï * ð ñ  ?lo  | â ã 7 » ^ _ ò
 » æç â ã 2 *   P  $ ô 7 » 2 2 *   5  µ è  É 
? ? â   Û C ¹
ó F  ^ _ e _ Z 
  
 
 
ËS ADC ^ _  
  
b q B 9 4 â ã J K 7 è Ò , å æ 5 g º Ò Ö 4 5 æç . Vï ß å z . .
ô D Nâ ã. Vï ß Zn  . w Ú ® 2    >  	» 2 *  î2  zè8

J  ° ±  . Vï ß  ¯ º µ ± õ  L Za bä * â ãä å æç â ã 2 * 
(digitally-assisted ADC) Ì Í  ö ¼ ° ±  ï ß ( ® z9  V)C å 5 5 6  ¦ É
ÊÄ i ÷ ¹ ½ Ò {Ö  â ã 7 è  L  	»  5  µ + 2 * > µ lËy 
ø J K ² æç â ã 2 *  ^ _ ËZ= m ) 7 | 
  É Ú ê ° ± . V(SHA block)
 AèB  Ù Ä  2 *  ë L â ã ù
,A iD + ,B iD Z  ^ _  	» 2 *   ú § » (residue 
mode) F û AèB 2 *  Ò , D E  ü ý (decision trajectories) þ  2 *  ^ _ ² t 5
æç 0 . VÀ L i  (9Y g ) v w K ò  7 â ã J K  1 ZNb Ú 2 *  ^ _ t Ò
, § ¨ (independent) 2 *¹  L  ¾ ^ _ ] = m  í Ù  F  µ (robustness)Z 
  
 
Ë ø J K æç â ã 2 *   
 
 8 
 
 
 
Ëë  ~ ^ _ Ë 
 
Ë  ybß à îï ß ² GSM/Bluetooth/WCDMA $ % s t  i ã( T & '  Ê Ã 
ð ñ ËZ 
 
Ë   GSM/Bluetooth/WCDMA $ % s t  i ã( T & '  Ê Ã  ð ñ Ë 
 
(2) 98 8 99 7(      2009 8 2010 7) 
 
	 
                   	 
                   	 
                   	 
                     
 
½ ¾ 	. / ß à ² á " y ° ± o " ü½ ¾ 	. ý^ _ 2 ² À é e 6 7 ö
÷ ï ß èg n o ´ j  · . Vð ñ Z # i ² À é e j R NÙ + 
(1). ¹ " 5 G ] D E Ê Ã 7 » è
8+- k Å Æ ^ _ H I l 
(2). Û  ?° ±  m  ¾ 1 ?² n ¼ l 
(3). o p ð ñ q r - ì í @ A l 
 10 
? 360 KHz ² ö ) C 8dB  * g (Margin)Z 
 
 
                          Ë P  À é e =  
 ¡  
 
                      Ë T  À é e =  
 ¡ ° ± Ë 
 
" 5 ß à á "  t  â ã À é e I  Ñ  CMOS g º â ã. V n + B ã
, 3  &  " À é e  
æç ) 7 ï ß f g b q  s é 
â ãæç 2 *  Û  L
À é e ^ _  ¹  · Z å æ - B ° ±  â ãÊ Ã   .  f g Ä ¸   4 À
é e ^ _ 1  / ª ' o / ¼  7 è l E s B  ¬   é 
â ãæç 2 *  ! ãì t d D C
1%D È ø  s  DEM ¹ Â Ø 19 dB ) 7 ¯ ) ç Z 
 
 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ %  
 
   ~ â ã
?×    y¦  ë L ] 
?Ã ¼ î* Y Z  m ¦
Delta-Sigma Modulator ' ë L  Ý â ã â ,   { Fractional-N
?×  Ë  y
 ËZËS!  ¬   . V Æ  Ën 0 1 ! s t 2 1 ! 
?± Í  5us 3
4 Ü Û 
? Æ  5 Z 
 12 
 
Ë ~ â ã: ; s Ï  Ð . V 
 
 ¬ ô  NË	 = m 7 8 : ; 
?(Data Rate)y 6Gb/s → 3Gb/s → 1.5Gb/s→ 
3Gb/s¹ ¨ CKI 9  w ^ x y  (Voltage Controlled OscillatorVCO) C : : ; 
?(Data 
Rate) ' 2 *
Z 
 
Ë	  ~ â ã: ; s Ï  Ð . V² ;  V  ¬ ô   
 
 
 
 
 
 
 
 14 
 
Ë P   
II. 		
 
Û ! { ADCü  ø ýy Ä  (   , ö ÷ i E = m ) 7 Z ! æ ç â ã 2 * 

 º  Ä  (  s  DE  k ( ¹   ) * ç H  û I . w , × )[12]NË P  { î
ZJ   k DE  ! ö ÷ ! E { K ) 7 a b m ADC r K   J K  Ä  ( 
î= â ã ù {  i E lÕ ² m Ä 3 = Cîw L ] Q © J K Ä D K  Zb w L §
¿ ¹  y Y Z º ßæ ç 0 M â {  N "  O -¹ " · â ã P Q J K ZË P  P w
L § ∆D ¥ Ì = m ) 7  i ~  
 º   ã a b ü  ø ý J K ò ó D@ ± g : ;
 7 » Ò , _ ßJ  d R > µ C 10 100 Ü ± õ  Ò ZØ ßþ    J K ò ó D
@ = m á q ) 7 N D@ c ½ -æ ç 0  M â ¹ F G  	 » ADCï ßi ¶ n
{  Å y° ±   ò õ Z  	 »  j · ø   G  a i ã >  2   i S  2 * P
¹ *  {  ° ±  KD   K  >  Z 5  2 *  
 º J  ° ±  J  â á ~
p { =  ?   a K¹ ± õ Ú ® Z 
 
 
Ë P  {  * â ã J K ä å ² æ ç â ã 2 *   
 
 
Ë P  P   ø » æ ç â ã 2 *     
 
T
 16 
 
(a)                     (b) 
Ë P    (a) J K -  (b) J K   
 ¡  
 
   (a) 
 
   (b) 
Ë P  S  (a) J K -  (b) J K  \   '  G 	 ·  
 
III.    	
 
Ë P   ! ^  » æ ç â ã 2 *  (cyclic ADC) ²   ËZ Ë ¹ 9  ^  » æ ç â
ã 2 *    	 » æ ç â ã 2 *    i mi  a b < _  5  	 » æ ç â ã 2 *  ²
1.5-bit   B ¹ *   5 ^  » 2 *  Ú ® ç H  ï ß  ¯ µ Z^  » æ ç â ã 2 * 
o ± ² n R 5  5 !   Ñ  E É . VÒ , J  a b n ­   ç H  ^  » 
  î@ c ª ' o Ý [ 4 f ê » _ `   9 ! SoC^ _   ! G  a  n R Z 
b »   o ±  ´ R  ! ´ Ci m c  2 * d e N bit 2 *  @ c N+1  f i ( 6 7  É
@ c {  f i )a b 2 * 
 ? ¥ *   Z 
 
 18 
f   = 1MHz @ f  = 50MHz
f   = 20MHz @ f  = 50MHzin s 
in s 
0 0.5 1 1.5 2 2.5
x 10
7
-120
-100
-80
-60
-40
-20
0
Frequency(Hz)
(d
B
)
SNDR = 50.5 dB
SFDR = 66.8 dB
SNDR = 50.2 dB
SFDR = 61.4 dB
0 0.5 1 1.5 2 2.5
x 10
7Frequency(Hz)
-120
-100
-80
-60
-40
-20
0
(d
B
)
 
Ë P  ë  
 ¡ Ë 
 
Ë P   ] ! Û - k ©  g 7 ô  4  ] DE 2 * 
 ?  ÷  ËlKËT  ] !
ADCj  >  50 MS/s Î k = m ) 7 
 ? SNDRÃ ¼ ² ô   ÷ Z 
45 50 55 60 65 70
40
45
50
55
60
65
70
Sampling Frequency (MHz)
(d
B
)
SNDR v.s. Sampling Freq. (f in = 1 MHz)
SNDR
SFDR
 
Ë P    - k 1   v.s.  É 
 ?  
0 20 40 60 80 100
40
45
50
55
60
65
70
Input Frequency (MHz)
(d
B
)
SNDR v.s. Input Freq. (f
s
 = 50 MHz)
SNDR
SFDR
 
ËT   - k 1   v.s. = m 
 ?  
 
 
 
 
 20 
 
    Pre-sim & Post-sim    	  
76.5 dB73.1 dBPost-simulation
77.1 dB75.1 dBss8077.4 dB72.9 dBss80
78.2 dB76.2 dBff080.2 dB74.2 dBff0
79.4 dB76.7 dBtt2779.2 dB75.3 dBtt27
3.8MHz5 kHz3.8MHz5 kHz
All transistor level 
simulation
82.3 dB
( real comparator )
82 dB 
( real comparator )AHDL ideal
CRCFF- W/I proposed 
technique
CRCFF- W/0 proposed 
technique
 
 
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
a
gn
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
Fin: 5 kHz
Pre-simulation
SNDR :75.3dB
Without proposed technique With proposed technique
Fin: 5 kHz
Pre-simulation
SNDR :76.7dB
Fin: 3.8 MHz
Pre-simulation
SNDR :79.2dB
Post-simulation
SNDR :73.1dB
Fin: 3.8 MHz
Pre-simulation
SNDR :79.4dB
Post-simulation
SNDR :76.5dB
 

         Pre-sim v.s. Post-sim 
 
                               !" #  Matlab 
Simulink  $ %   &  	 ' 
  ( ) !*    	 + , - . / 0 1 2 .  3 4 
 5  6  7 8    9  : ; <  = < > ? @ A B C D E ! 
 22 
# Ô   Ø Ö ×   ¾ Ã ¼   Ù Ú scaling  A  + , Î Û        
 ' 
  Ü! 




                
 	 
       	 
       	 
       	 
      
  
 
      	 
 	          	 
 	          	 
 	          	 
 	    
      
             
         
              









  
  
    
    
    
    
    
    
  
  
     
  
  
             
         
1DAC
I
1DAC
I
1DACI
1DACI
2 _ 1DAC op
I
2 _ 2DAC op
I
2 _ 1DAC op
I
2 _ 2DAC op
I
2 _ 2DAC op
I2 _ 2DAC opI
2 _ 1DAC opI 2 _ 1DAC opI Fs (CKQ=64MHz)
Fs (CKDAC=64MHz)
Fs (CKQ=64MHz)
CKDAC
CKQ
0 Tφ
(1.7ns)

 
 
     	 
  
 
  	 
           	 
      OPDAC !
" #$%& ' ( ) 	 
 * + , - . / 0 %1 2 3 4 5 6 7 8 1 0.1590.2 Ts loop delay%
:& ' ; < = > ? @  DFFAB C > A%D EF risingGH I J K L 5 M N O ( ) 	 

5 P GH %Q R S T U F  SNDR V W  
 
105 106 107
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
0 0.5 1 1.5 2 2.5 3
x 107
-120
-100
-80
-60
-40
-20
0
Frequency (MHz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
 
(a) Pre-layout simulation 
 
 24 
10
6
10
7
10
8-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(d
B
)
 
½  output spectrum input 
 
½ 	 
    output spectrum input  z 4 MHzG%SNR=55dB 
¾h ¯ F j ¿ £  À Á 
¾ £  À Á 
2048FFT Point
0.5 cycleDelay
16OSR
55.2 dBSNDR
10 MHzSignal Bandwidth
300 mVPeak Amplitude
320 MHzSampling Frequency
 
 
D. Tri-mode w f  k GSM-EDGE/Bluetooth/WCDMA b c GH m ) Â Ã d e  f
g \4 5 i {	 
  l 
 
 1 Ä N Å Æ Ã Ç È É Ê ` a p%W p (Low-IF) Ë Ì U«   º EF | f 
Í Î  Ï %J ÐÑ «Ò Ó Ô  Õ m ) Â Ã d e  f g \ Ö × :f 
Ø Ù Ú Û 	 Ü 	 u Ý e ° ±  B  Non-conjugate zeros 1  Â Þ (1-10MHz)ß noise shaping
£ ² 
 
 26 
 
ý  þ « RFDAC#ì í Ê j µ  
 
 
 
   \	 
 {³ ç º m )  
 
 RFDAC#	 
  
 
1 ( ) 	 
 Ç @   j O %2 5 ø h î Í Î  &  12 )  ( ) ? @  ¢ 5 )  
( { 7 )   (    % (   #? @ þ Î z 10 MHz% (   ù h  Í Î Ö %
î Í Î z   ò 80MHz  & ! ®  d e  f g Uç º )  (  " ò 3 )  %# & !  
î  
 ( ) ? @ ç    $p2 5 ø î ( ) ? @    
   #  .  :¸K þ «
d e  f g # ( 
  :Í Î z!W %1 y z % ü 6 ! & ' % ,   Y ß!W # (


 
 
 28 
 
¶   \ç º    
 
 
½   ( 
  è é ? @  
 
 
W §   \x Aë L & î  ( 
  5 )  B m 
  #( ) ? @ Y ¢ 200kHzë  [
( Í Î z 25MHz)%ë Ø m ) 
  ù Y  Z  [ %#&  w 1    ) J 6 R ±  Ö
#Á²%:6 w R ± # " ? @ º l1 1.0002GHz) < %  zë h 2    ? @ 
z 1GHz [ ç  ? @  z 200kHz m  Á²%¾·ì í Ê W  ß \ ï  ? @   òí  Ï  
 
 30 
dBmG%ç º ' ¤ ± 2    ? @ ß-61.56 dBm 
 
 
ã  e f ç º ? @ ¡ ¢   
 
 
  ( 
  è é Á²( r " ) 
(a)                                   (b) 
E   d e  f g ? @ & #ç º    
1  ( 
  è é  ¢ #& %   ( 
  #d e  f g ? @ %t ç º   w i R º %
u >  ( 
  #& (b)   , u > N (a) 1  Í Î &  z 80MHz (   z - Y
 32 
 
 Å 	  W v Ç r " \	 
 #    	 
 U« 65     ¨ è é Á
² ¶{½ · 
 
.   A   
-30 -25 -20 -15 -10 -5
-80
-70
-60
-50
-40
-30
-20
-10
0
IIP 3= -6  dB m
O
u
tp
u
t P
o
w
er
 
(dB
m
)
In pu t P ow er (dB m )
 Fundam en ta l
 T h ird -order
 
          ¶.   äè é NF               ½ . è é #Æ  ~ 
 
X ( )  zÛ ¢ \Y ß   k ßÆ     Z [ \ 
 
 :ê   (  zÛ ¢ \ß  Õ [ v Ç ¾l   P  % U4 5  zÛ
¢ \ ß  M   è  v Ç  ¡ %© ª  º EF w i ¢ > 1 ] £ Þ  ¢  Z  è  v Ç 
à á %ã º à á %³ ¤ ¥ h ¦ « § ½ 3 è  ¨  ð ¢ ( ) ©  ^
_ ? @ %® :( ) q P % m  ] 
 6 è  v Ç  
   
Ö .   k ßÆ     Z [ \ zÛ ¢ \à á  
 34 
º '  zg  Á²% Á Û Â  E Ã  ³  d [ f g  z 31KHz%6  g >
5000ppm   % ± ç º ' ±  7.5MHz%Ä H  o æ g  (finite-state-machine) × :
Å é d [ | W Æ % 4 § ð m I %  w 1  F | W  z o æ    Ï ð ñ  
 
    
 ¶ý . ç º ' è é    !1 ßÅ     ¶. ç º '   g   
         ³  £ ²ç º ½ Æ  
 
 
q «m ) ( ) ð ñ \#  (  zÛ ¢ \4 5  
 
1   4 5 p%    å Ò  zg  %i © ª    Delta-Sigma Modulator
   º  (  ( ,  º EF Fractional-N  zÛ ¢ \%¶	 
  4 à á
1 # N O 4 5  EF Phase to Digital Converter« Í ú Time to Digital Converter  2
« è  m )  y «%¶S h ¯ F m ) ( ) ð ñ \	 
 à á %1 ¯ Ç µ   Y
g 	 È  j k  f  è   ¡ %U¤ ( ) ~ t 13.5ps~28ps/Code¯ F à á M  S h
¦ « Over Samplej k  V W Quantization Noise µ ßE É  Noise Shaping ¡ %³ 
µ ßW y zi {W O e U«, h U«¯ F 	 
 M  ¶¶i {¾h ¯ F 	 
 #
& è é Á² 
     
    ¶.   (  zÛ ¢ \                 ¶. m ) ( ) ð ñ \ 
 
 36 
"ssc_ctrl"7 8 :$"ssc_ctrl"¬ ­ 0G%A  m ] 
 (Phase-locked loop%PLL)  k «
i Ð  %( ) 7 8   \(Digital-controlled oscillator%DCO) ç º  z 1.5GHz$"ssc_ctrl"
¬ ­ 1 G%ù A SSCG  k x A% F ] 
 Ñ  ( g  A Ð    J   m 
 ç º  z 
Ref  0 dBm
 
 A 
Att  25 dB
3 MHz/Center 1.5 GHz Span 30 MHz
* RBW 50 kHz
VBW 200 kHz
SWT 15 ms
1 AP
VIEW
3DB
3 AP
VIEW
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
1
Marker 1 [T1 ]
          -18.87 dBm
     1.499807692 GHz
2
Marker 2 [T1 ]
          -20.04 dBm
     1.492163462 GHz
3
Marker 3 [T3 ]
           -4.02 dBm
     1.500000000 GHz
 
¶Ö .   ( è é , FSUP) 
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r  L O C K E D  
S e t t i n g s R e s i d u a l  N o i s e  [ T 1  w / o  s p u r s ] P h a s e  D e t e c t o r  + 3 0  d B
Signal Frequency: 1 . 5 0 0 0 0 0  G H z I nt  P H N  ( 1 . 0  k  . .  3 0 . 0  M )   - 2 6 . 7  d B c   
Signal L ev el: - 3 . 7 7  d B m R es id ual P M  3 . 7 6 6  J   
P L L  M o d e H arm o nic  4 R es id ual F M 6 9 0 . 0 1 8  k H z   
I nt ernal R ef  T uned I nt ernal P h as e D et R M S J i t t er 6 . 9 7 4 8  p s   
 P h as e N o i s e [ d B c / H z ]   
 R F A t t en 0  d B  
 T o p - 3 0  d B c / H z  
-110
-100
-90
-80
-70
-60
-50
-40
10 kHz 100 kHz 1 MHz 10 MHz1 kHz 30 MHz
-110
-100
-90
-80
-70
-60
-50
-40
LoopBW
Spur Power (dBc)
1 CLRWR
SMTH 1%
2 CLRWR
 
 
 
 
 
 
 A 
SPR OFF
TH 0dB
Frequency Offset
 
¶ã. phase noise 
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r   
S e t t i n g s S i g n a l F M  D e m o d u l a t i o n
Center Frequency: 1. 5 00000 G H z C a rri er O f f s et - 4 . 1 3 M H z +  p ea k 0 . 00 H z
S i g na l  L ev el : 1 . 00 d B m C a rri er P o w er 0 . 14 d B m -  p ea k - 8 . 2 2 M H z
T ri g g er M o d e Free R un   ? p ea k / 2 4 . 11 M H z
T ri g g er O f f s et 10. 00    R M S 4 . 3 4 M H z
 T ra ns i ents   
 Freq v s  T i m e   
 T o p 10 M H z  
-15.00 M
-10.00 M
-5.00 M
0.00
5.00 M
0 s 100 10 /div
1 CLRWR
 
3 VIEW
 
 
 
 
 
 A 
Time
 
(a)Õ"G%Ê ë  
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r   
S e t t i n g s S i g n a l F M  D e m o d u l a t i o n
Center Frequency: 1. 5 0 0 0 0 0  G H z C a rri er O f f s et - 4 . 1 3 M H z +  p ea k 3 7 5 . 5 7 k H z
S i g na l  L ev el : 1 . 0 0 d B m C a rri er P o w er - 0 . 0 4 d B m -  p ea k - 8 . 9 6 M H z
T ri g g er M o d e Free R un   ? p ea k / 2 4 . 6 7 M H z
T ri g g er O f f s et 1 0 . 0 0    R M S 4 . 5 3 M H z
 T ra ns i ents   
 Freq v s  T i m e   
 T o p 1 0  M H z  
-15.00 M
-10.00 M
-5.00 M
0.00
5.00 M
0 s 100 10 /div
1 CLRWR
 
3 VIEW
 
 
 
 
 
 A 
Time
 
(b)Õ  G%Ê ë  
½. ÕÊ ë U V ( è é , FSUP) 
 
 
½E.  m  k jitter 
 
½ý . ³  k jitter 
 
 38 
 
     
 
                    ½ . è é   ä phase noise 
       
                  ½¶. è é   § GH (E á )               
        
                   ½½. è é   § GH ( Î  ) 
 
½¶ä ½½  h Î  y  P â ä B O  è é è é Á ² ¦ · B O Î  y 
 40 
 
(a)                     (b) 
½ã . (a)ãä k [(b) b c å  k 	 
	 u e f  
 
 
(a) 
 
 
(b) 
Ö. (a)ãä k [(b) b c å  k 	 
 U « 	 u 	 
  
 
½ã . ¦ ·ãä k 	 
[ b c å  k 	 
  . 	 u e f    %	 u   e f 1ã
ä k 	 
p  . ¡ ¢ ð ñ  p r "    ¨  [ Þ  3 ( )   ( ) ð ñ ¨    1b
c å  k à á p ù ¡ ¢   º   ! 	 ­ ß ¨  È  %× : Matlab } 4 %îÖ.
p å 	 u k i 4 ¢ E L æ  2   Ê g ( %³ ¹   [F  k     [F  k  F j  ¢
  %,S h â %$ U «	 u k  "G%	 
 ß ! M  e f [ Ç @    Õ W ~# &%
 < 3   Ê g (   < 	  	 u 	 
 %J ¦ «¯ 
 	 
 m ð ñEç   [ Ç @ % %
  * b [   	 u  - U « "   
 
Table VII õ  	 u e f 1 B à á  B ( ) ~        Á ² %C0 h EF ¹
  [F  k  k  0.05  L æ  2 g ( ¸³ p %w i * b ± è  1.5 )   ãä k  
( ) ð ñ\[ ê   b c å  k 	 
1À 	 u  U «6   h m     1b c å  k 	

  B à á p %iê   	 
x A ß ! .  	 u U «£ z 
 
 $ % õ  å 	 u   e f  ¡ ¢    £  % ç w i: L 5 ³  ¡ ¢  Ç v  ¤ ±
  % ¤ ±  Á ² ¸ 
1S N D R 2 0 lo g 1 0 lo g 1
2
5 .0 5 .
    ≅ − − −         
+
N
d B
σ
µ  
 42 
 
(b) 
 
(c) 
ÖE. (a)ãä k r "	 
(b) Ï  	 ­  § 	 
[(c) ç    7 8 	 
  Ç @  Ô  
 
ÖE (c).  	 
N ' ç  Ç @    r "\%:  Å Æ Ã Ç  È É ±  Ç @ 
&  § %¼ î³ ð ñ¢ ( ) Ç @ % ô E t î#  ~  ò ' ;    Þ %1 © ª  EF
  Ç @ (  \ m ) % # %p  #  	 Ü 7 8   "   «% i 4 ç  EF  [ Ç
@ G%	 
ç º T *  ³ Y g % h $ Í Î 	 u È 6 G%:  ³ p + Â  ; < 	  %T ?
m Ç @  , - %  %  ]   q P r "\  . h . z ç  Ç @ # ± , - 6 B N 
 H  I  Ç @  Ô %   gm L 5 	 
 y z ö ü  
 
¾½. 	 
  / 0 à  
 
 
¾½  / 0  4 § %  	 
  .   Í 1	 
w q «  AGH [è 3  - . =
>  1  "  %:  å  k 	 
- 1E3 ð ñGH Þ  ( 3 ð ñ% ãä k   Aj k U
¤ 	 
 í ß    ð ñGH %    ¿  = > 	 
 Õ. 2 ! Õ 3   $ %: 
b c å  k 	 
E3 - . îX  Í Î 	 u  ç  Ç @  Í Î %  ,T ¡ ¢ ç    7 8
r "\ß ! "  1  
 
 44 
 - .  (2N-1)x( H E ! \y ü )%V W (N)x( H E ! \y ü )%, þ «ý 3 B )
¿% ¤ ±  ( ) © h ý  ) %  h #  
  6 ( )   ð ñ\(DAC)  ç  ? @ h
thermometer code% iè  \ ç º ? @ - . ® EF ( © \(decode)î : B C Gc è 
\ ç º  ( ) ? @ ð ñ¢ ( )   ð ñ\ - .  ç  ? @  
 







	

	
	
	
	
	

	
	








	

	









      	 

  
root
  
 
Ö . : B C G ; è  \(Asynchronous sequential quantizer) ¤ ¥  
 
è é  ; < p %© ª U «Agilent 81150 J \ D È A? @  %   | Õ  ~Í Î z
jitter  è %© ª C «Agilent E4438Cclock generator   B  Í Î zi{ O P  ê
ñ%«¬ ­  ) J Tektronix TLA5203B è ¤ ( ) 4-bit ? @ & # &  MATLABq P # &¤
± D EÒ è é / 0  % É  æ ç º 1-2dBFS  ? @  ç º  1ý É  æ 9  æ  
1-2dBFS  ? @  ç º  %³ p Í Î I( 65536I 
 
Logic Analyzer
Supply and Reference 
Voltage Generator
V
D
D
G
N
D
V
CO
M
V
R
EF
Input Signal 
Generator
Sampling Clock
◊  ◊  Modulator chip
 
 
Ö. è é /0 
 46 
 
Öã. 2nd mode Peak SNDR è é  
 
Pbanddistortion  %© ª s t A two-toneè é 12 è é /0ps t ¦ «  E
m B AWG $ A   ç  ? @  %    è m B   B  z ? @  ç  % # & ® :
off-chiptransformer(ADT 1-6T) ! F  chip A ? @ è é %è é /0  ã · %è é  
   ãE äãý · : 
 
Logic Analyzer
Supply and Reference 
Voltage Generator
V
D
D
G
N
D
V
CO
M
V
R
EF
Input Signal 
Generator
Sampling Clock
η η Modulator chipADT1-6T
Input Signal 
Generator
 
ã. Two-tone (IMD) è é /0 
  
  9  æ     1-9/-9 dBFS? @ ç   è  
è é ± IMD-67/-62dB 
 
ã.  É   , Two-tone (IMD) è é  
 48 
Technology TSMC 90-nm 1P9M CMOS 
Mode 
2nd order 
system 
3rd order  
system 
Power Supply 1.2 V 1.2 V 
Dynamic Range 67 dB 70 dB 
Sampling Frequency 60 MHz 60 MHz 
Signal Bandwidth 1 MHz 1 MHz 
SNDR 61 dB 63 dB 
IMD -62 dB -67 dB 
Power Consumption 0.89 mW 1.15 mW 
FOM (fJ/conv.) 387 353 
Chip Size 0.853mm x 0.781mm 
¾Ö   # è é ¢ ²  
t¾Öp# è é Á ² w i ¤ ¯ % ¦ « 2 A ×  º # * + # 
 ^ _ H  ` a w i U   u I
û "  # 
 * + %       § ~ % ´ E j O % : B C G ; è  \ w i ß £ V W è  \
y z % ü %U ¤  4   y z % ü V W %1  Ò  k x A  %_ w i ° ±  M  FOM
k 
 
    : 
 
ã ì í Êà á  
        
BPF
Zero/Low-IF RX with baseband A/D conversion
LNA
LP/BP 
ADC
LP/BP 
ADC
I
Q
DSP
BasebandFront end Digital domain
Mixer
LO
 
ã¶ È É Êà á  
 
 50 
         
         
 E J M ý È É Ê  ( ) ð ñ \    
 
 E J M    d e    ( ) ð ñ \    
 
è é Á ² ¦ · å F x 	 
  w ë W > A ÐYß  M £  : G H 6  K 8 %15 L
 H Þ îå F x 5 ø    Û  A ë   pK  îU « 65nm  ¨  Û } 4 Å Æ É ì
Ê H E    
 
  	 
  
(1)97( 8)**** 98( 7)( + ,+ ,+ ,+ , 2008( 8)**** 2009( 7)) 
[1] Jung-Yu Chang, Che-Wei Fan, Che-Fu Liang, and Shen-Iuan Liu, "A single-PLL UWB 
frequency synthesizer using multiphase coupled ring oscillator and current-reused 
multiplier", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 107-111, Feb. 
2009. 
[2] Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
[3] Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
[4] Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
[5] Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
[6] Wei-Ming Lin, Chao-Chyun Chen, and Shen-Iuan Liu, "An all-digital clock generator for 
dynamic frequency scaling", International Symposium on VLSI Design, Automation & Test, 
Taiwan, April 2009. 
[7] Jung-Yu Chang, Che-Wei Fan, and Shen-Iuan Liu, "A frequency synthesizer for mode-1 
MB-OFDM UWB applications", International Symposium on VLSI Design, Automation & 
Test, Taiwan, , April 2009. 
[8] Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
 52 
[21]Chao-Ching Hung, and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011 
[22]Ke-Hou Chen, and Shen-Iuan Liu, "Inductorless wideband CMOS low-noise amplifiers using 
noise-canceling technique", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, 
vol. 58, pp. , 2011. 
[23] Z. Chen and T. Lee, "The Design and Analysis of Dual-Delay Path Ring Oscillators," IEEE 
Transactions on Circuits and Systems, Part I, 2010.  
[24] T. Lee and C. Lin, "Nonlinear R-2R Transistor-Only DAC," IEEE Transactions on Circuits 
and Systems, Part I, 2010.  
[25] Y. Huang and T. Lee, "A 0.02-mm2 9-Bit 50-MS/s Cyclic ADC in 90-nm Digital CMOS 
Technology, " IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp 610-619, Mar. 2010.  
 
 
M N Ù  O P  
Q ¢ Ù (  
 º    R  T S ù T  R   U ù T  
Ù  O V  
W X YX 
10 5 11 19 7 12 
 
     
(1)97( 8)**** 98( 7)( + ,+ ,+ ,+ , 2008( 8)**** 2009( 7)) 
1.  º  E Ò  ì í Êà á %³ pô ~  w ¨ k  ( ) Z [ \ í  ( ) -  
ð ñ \ y z r " \  
2.  º  0 ì  í  ( ) -   ð ñ \    Ô %J Ðß £ z    ì í Ê   
3. X ( )  z Û ¢ \ # 4 5  
4. Î }  §  z Û ¢ \ G  # Z 	 
 # 4 5  
5.  º E Ò   ä Æ k   ( ) ð ñ \ à á %³ ð ñ \  ( ) ~ Í Î  z [ y z
ö ü  í ß w ' ; 7 8 Ê8  
6. Tri-mode w f  k GSM-EDGE/Bluetooth/WCDMA b c G H  m ) Â Ã  d e 
f g \ 4 5 i { 	 
  l  
7.  º Y Ò IRR Quadrature Mismatch Shaping ¬ P ¿  
8.  º H   noise-coupled time-interleaved b c G H  d e  f g \ à á  
 
(2) 98( 8)**** 99( 7)( + ,+ ,+ ,+ , 2009( 8)**** 2010( 7)) 
1. ¦ « m ) ( ) ð ñ \ Y   X ( )  z Û ¢ \ # 4 5  
2. w x A 1 6Gb/s3Gb/s1.5Gb/s  Ò  B  [ \  z (Data Rate) # X ( ) [ \ G
 # Z 	 
 # 4 5  
3. ¦ « * + G  q P < É ]  V W G  Ó > ]   # ( ) y z b c G H Ô  d e
 f g \  
4. ¦ « ( ) ^  `   " DAC ( è { ^ _ ] 
 * + # < )  b c G H Ô  d e  f
 54 
      
[1] A. Bevilacqua, “An Ultra-Wideband CMOS LNA for 3.1 to 10.6GHz Wireless Receiver,” 
IEEE International Solid-State Circuits Conference, pp. 382-383, Feb. 2004. 
[2] Yueh-Hua.Yu, Yi-Jan Emery Chen and Deukhyoun Heo “A 0.6-V Low Power UWB CMOS 
LNA,” IEEE Microwave and Wireless Components  Letters, Vol. 17, No. 3,  pp. 229-231, 
Mar. 2007. 
[3] Chang-Wan Kim; Min-Suk Kang; Phan Tuan Anh; Hoon-Tae Kim; Sang-Gug Lee, “A 
3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused 
Technique,” IEEE, JSSC, Vol 39, no.40 pp.  544-547, Feb. 2005. 
[4] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. McGraw-Hill, 
2003. 
[5] S. Akhtar et al., “Quad band digitally controlled oscillator for WCDMA transmitter in 90nm 
CMOS,” IEEE CICC 2006, pp. 129-132. 
[6] C. C. Hsu, and J. T. Wu, “A Highly linear 125-MHz CMOS Switched-Resistor 
Programmable- Gain Amplifier, ” IEEE Journal of Solid-State Circuits, Vol. 38, No. 10, pp 
1663-1670, Oct. 2003 
[7] C. P. Wu, and H. W. Tsao, “A 110MHz 84dB Programmable Gain Amplifier with 
RSSI, ”IEEE Radio Frequency Integrated Circuits Symposium, pp 639-642, Jun. 2003 
[8] K. S. Nah, and B. H. Park, “A 50-MHz 98-dB Dynamic-Range dB-Linear 
Programmable-Gain Amplifier with 2-dB Gain Steps for 3-V Power Supply, ”Symposium on 
VLSI Circuits Digest of Technical Papers, pp 73-76, 2001 
[9] W. Khalil, T. Y. Chang, X. Jiang, S. R. Naqvi, B. Nikjou, and J. Tseng, “A Highly Integrated 
Analog Front-End for 3G,” IEEE Journal of Solid-States Circuits, Vol. 38, No. 5, pp 774-781, 
May 2003 
[10] S. Ouzounovl, R. van Veidhoven, C. Bastiaansen, K. Vongehrl, R. van Wegberg, G. Geelen, 
L. Breems, A. van Roermund,“A 1.2V 121-Mode CT DS modulator for wireless receivers in 
90nm CMOS,” in IEEE ISSCC Dig. Tech. Papers, pp. 242–243,  Feb. 2007.  
[11] Hairong Chang and Hua Tang , “A simple technique to reduce clock jitter effects in 
continuous-time delta-sigma modulators,” IEEE International Symposium on Circuits and 
Systems, pp. 1870-1873, May. 2008. 
[12] P. M. Chopp and A. A. Hamoui, ” Analysis of clock-jitter effects in continuous-time DS 
modulators using discrete-time models ,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, 
pp.1134-1145, Jan. 2009. 
[13] J. A. Cherry and W. M. Snelgrove, ”Excess loop delay in continuous-time delta-sigma 
modulators”, IEEETrans. Circuits Syst. II, vol. 46, no. 4, pp. 376-389, Apr. 1999. 
[14] H. Farkhani, M. Meymandi-Nejad, and M. Sachdev, “A fully digital ADC using a new 
delay element with enhanced linearity,” IEEE Symp. Circuits Syst., pp. 2406–2409, May 
2008. 
[15] Sheng-Jui Huang, Yung-Yu Lin, "A 1.2V 2MHz BW 0.084mm^2 CT sigma-delta ADC with 
-97.7dBc THD and 80dB DR using low latency DEM", in IEEE ISSCC Dig. Tech. Papers, 
 56 
and Hold,” in IEEE J. Solid-State Circuits, vol. 25, pp. 1339-1346, Dec. 1990. 
[32] D-L Shen and T-C Lee, “A 6-b 800-MS/s Pipelined A/D Converter with Open-Loop 
Amplifiers,” IEEE J. Solid-State Circuits, vol. 42, pp. 258-268, Feb., 2007. 
[33] P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, A. Parssinen, “A Multimode 
Transmitter in 0.13 µm CMOS Using Direct-Digital RF Modulator,”IEEE J. 
Solid-State Circuits, vol. 42, no 12, pp. 2774-2784, Dec. 2007. 
[34] V. Vidojkovic, J. Van der Tang, A. Leeuwenburgh, A. Van Roermund, “Mixer 
topology selection for a 1.8 - 2.5 GHz multi-standard front-end in 0.18 µm 
CMOS,”Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 
International Symposium, vol. 2, pp. II-300-II-303, May 2003 
[35] A. van den Bosch, M. Steyaert, W. Sansen, “SFDR-bandwidth limitations for 
high speed high resolution current steering CMOS D/A converters”; Electronics, 
Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE 
International Conference, vol. 3, 5-8, pp. 1193-1196, Sept. 1999 
[36] A. van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, W. Sansen, “A 10-bit 
1-GSample/s Nyquist current-steering CMOS D/A converter,” IEEE J. 
Solid-State Circuits, vol. 36, no 3, pp. 315-324, March 2001. 
[37] A. Kavousian, D.K. Su, M. Hekmat, A. Shirvani, B.A. Wooley, “A Digitally 
Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth,” 
IEEE J. Solid-State Circuits, vol. 43, no 10, pp. 2251-2258, Oct. 2008. 
[38] A. Jerng, C.G. Sodini, “A Wideband ∆Σ Digital-RF Modulator for High Data 
Rate Transmitters” IEEE J. Solid-State Circuits, vol. 42, no 8, pp. 1710-1722, 
Aug. 2007. 
[39] S.M. Taleie, T. Copani, B. Bakkaloglu, S. Kiaei, ”A Linear Sigma–Delta Digital 
IF to RF DAC Transmitter With Embedded Mixer” IEEE T-MTT, vol. 56, no 5, 
Part 1, pp. 1059-1068, May 2008. 
[40] P.T.M. Van Zeijl, M. Collados, “A Digital Envelope Modulator for a WLAN 
OFDM Polar Transmitter in 90 nm CMOS” IEEE J. Solid-State Circuits, vol. 
42, no 10, pp.2204-2211, Oct. 2007. 
[41] T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, Dongsoo Koh, 
D. Ripley, F. Balteanu, I. Gheorghe, ”Quad-band GSM/GPRS/EDGE polar loop 
transmitter” IEEE J. Solid-State Circuits, vol. 39, no 12, pp. 2179-2189, Dec.21 2004. 
[42] S. Moloudi, K. Takinami, M. Youssef, M. Mikhemar, A. Abidi, “An Outphasing 
Power Amplifier for a Software-Defined Radio Transmitter” IEEE ISSCC 2008. 
Digest of Technical Papers. IEEE International 3-7, pp. 568-636, Feb. 2008. 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：劉深淵 計畫編號：99-2220-E-002-006- 
計畫名稱：運用數位輔助智產元件之軟體無線收發機--總計畫(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 3 3 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 7 7 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 1 1 100% 
人次 
 
期刊論文 15 15 100%  
研究報告/技術報告 0 0 100%  
研討會論文 15 15 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 2 2 100%  專利 已獲得件數 2 2 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：■已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
(一)學術技術面 
    此整合型計畫實現一個具高度相容性且可程式化的軟體無線電(SDR)，藉由此計畫整
合研究生與老師的知識與經驗，運用軟體工具將構想加以驗證，在積體電路上于以實現整
合，有機會應用在未來的無線電上，也達到人才培育與論文發表。 
 
(二)經濟面效益 
   隨著製程的演進，數位電路的功能日趨強大，而類比電路的設計挑戰度則越來越高。
對於傳統的類比電路而言，都有屬於自己設計參數，當要進入下一代新製程的時候，整套
設計流程必須重新來過；此整合型計畫採用數位化的方式，節省了大量研究開發時間，僅
需修改部分的參數，與傳統類比電路相比，大幅度的下降所需的研究開發經費，並且會帶
來數位化的好處，例如面積、功率…等的最佳化，等於無形中節省晶片成本的開銷。 
 
(三)社會面效益 
在民生方面，大家最常使用的手機內，含有無線收發機，包含傳送機、接收機前端以及類
比數位轉換器；將這些電路數位化，將有助於降低整個無線通信模組的功率消耗，減少能
源消耗，並延長手機的待機時間。並且藉由數位化後，產品成本的降低，讓更多人能夠享
受到數位產品的便利性，從此讓獲得知識更為容易，希望能夠使知識的流動更為普及和頻
繁，以此拉近社會上貧富之間的差距。 
