#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CAN_CanIP */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_isr */
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Com */
Com__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Com__0__MASK EQU 0x08
Com__0__PC EQU CYREG_PRT0_PC3
Com__0__PORT EQU 0
Com__0__SHIFT EQU 3
Com__1__INTTYPE EQU CYREG_PICU0_INTTYPE4
Com__1__MASK EQU 0x10
Com__1__PC EQU CYREG_PRT0_PC4
Com__1__PORT EQU 0
Com__1__SHIFT EQU 4
Com__2__INTTYPE EQU CYREG_PICU0_INTTYPE5
Com__2__MASK EQU 0x20
Com__2__PC EQU CYREG_PRT0_PC5
Com__2__PORT EQU 0
Com__2__SHIFT EQU 5
Com__3__INTTYPE EQU CYREG_PICU0_INTTYPE6
Com__3__MASK EQU 0x40
Com__3__PC EQU CYREG_PRT0_PC6
Com__3__PORT EQU 0
Com__3__SHIFT EQU 6
Com__4__INTTYPE EQU CYREG_PICU0_INTTYPE7
Com__4__MASK EQU 0x80
Com__4__PC EQU CYREG_PRT0_PC7
Com__4__PORT EQU 0
Com__4__SHIFT EQU 7
Com__AG EQU CYREG_PRT0_AG
Com__AMUX EQU CYREG_PRT0_AMUX
Com__BIE EQU CYREG_PRT0_BIE
Com__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Com__BYP EQU CYREG_PRT0_BYP
Com__CTL EQU CYREG_PRT0_CTL
Com__DM0 EQU CYREG_PRT0_DM0
Com__DM1 EQU CYREG_PRT0_DM1
Com__DM2 EQU CYREG_PRT0_DM2
Com__DR EQU CYREG_PRT0_DR
Com__INP_DIS EQU CYREG_PRT0_INP_DIS
Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Com__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Com__LCD_EN EQU CYREG_PRT0_LCD_EN
Com__PORT EQU 0
Com__PRT EQU CYREG_PRT0_PRT
Com__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Com__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Com__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Com__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Com__PS EQU CYREG_PRT0_PS
Com__SLW EQU CYREG_PRT0_SLW

/* Com_1 */
Com_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Com_1__0__MASK EQU 0x01
Com_1__0__PC EQU CYREG_PRT2_PC0
Com_1__0__PORT EQU 2
Com_1__0__SHIFT EQU 0
Com_1__AG EQU CYREG_PRT2_AG
Com_1__AMUX EQU CYREG_PRT2_AMUX
Com_1__BIE EQU CYREG_PRT2_BIE
Com_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Com_1__BYP EQU CYREG_PRT2_BYP
Com_1__CTL EQU CYREG_PRT2_CTL
Com_1__DM0 EQU CYREG_PRT2_DM0
Com_1__DM1 EQU CYREG_PRT2_DM1
Com_1__DM2 EQU CYREG_PRT2_DM2
Com_1__DR EQU CYREG_PRT2_DR
Com_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Com_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Com_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Com_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Com_1__MASK EQU 0x01
Com_1__PORT EQU 2
Com_1__PRT EQU CYREG_PRT2_PRT
Com_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Com_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Com_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Com_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Com_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Com_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Com_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Com_1__PS EQU CYREG_PRT2_PS
Com_1__SHIFT EQU 0
Com_1__SLW EQU CYREG_PRT2_SLW

/* Seg */
Seg__0__AG EQU CYREG_PRT1_AG
Seg__0__AMUX EQU CYREG_PRT1_AMUX
Seg__0__BIE EQU CYREG_PRT1_BIE
Seg__0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Seg__0__BYP EQU CYREG_PRT1_BYP
Seg__0__CTL EQU CYREG_PRT1_CTL
Seg__0__DM0 EQU CYREG_PRT1_DM0
Seg__0__DM1 EQU CYREG_PRT1_DM1
Seg__0__DM2 EQU CYREG_PRT1_DM2
Seg__0__DR EQU CYREG_PRT1_DR
Seg__0__INP_DIS EQU CYREG_PRT1_INP_DIS
Seg__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Seg__0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Seg__0__LCD_EN EQU CYREG_PRT1_LCD_EN
Seg__0__MASK EQU 0x04
Seg__0__PC EQU CYREG_PRT1_PC2
Seg__0__PORT EQU 1
Seg__0__PRT EQU CYREG_PRT1_PRT
Seg__0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Seg__0__PS EQU CYREG_PRT1_PS
Seg__0__SHIFT EQU 2
Seg__0__SLW EQU CYREG_PRT1_SLW
Seg__1__AG EQU CYREG_PRT1_AG
Seg__1__AMUX EQU CYREG_PRT1_AMUX
Seg__1__BIE EQU CYREG_PRT1_BIE
Seg__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Seg__1__BYP EQU CYREG_PRT1_BYP
Seg__1__CTL EQU CYREG_PRT1_CTL
Seg__1__DM0 EQU CYREG_PRT1_DM0
Seg__1__DM1 EQU CYREG_PRT1_DM1
Seg__1__DM2 EQU CYREG_PRT1_DM2
Seg__1__DR EQU CYREG_PRT1_DR
Seg__1__INP_DIS EQU CYREG_PRT1_INP_DIS
Seg__1__INTTYPE EQU CYREG_PICU1_INTTYPE4
Seg__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Seg__1__LCD_EN EQU CYREG_PRT1_LCD_EN
Seg__1__MASK EQU 0x10
Seg__1__PC EQU CYREG_PRT1_PC4
Seg__1__PORT EQU 1
Seg__1__PRT EQU CYREG_PRT1_PRT
Seg__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Seg__1__PS EQU CYREG_PRT1_PS
Seg__1__SHIFT EQU 4
Seg__1__SLW EQU CYREG_PRT1_SLW
Seg__10__AG EQU CYREG_PRT3_AG
Seg__10__AMUX EQU CYREG_PRT3_AMUX
Seg__10__BIE EQU CYREG_PRT3_BIE
Seg__10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__10__BYP EQU CYREG_PRT3_BYP
Seg__10__CTL EQU CYREG_PRT3_CTL
Seg__10__DM0 EQU CYREG_PRT3_DM0
Seg__10__DM1 EQU CYREG_PRT3_DM1
Seg__10__DM2 EQU CYREG_PRT3_DM2
Seg__10__DR EQU CYREG_PRT3_DR
Seg__10__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__10__INTTYPE EQU CYREG_PICU3_INTTYPE5
Seg__10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__10__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__10__MASK EQU 0x20
Seg__10__PC EQU CYREG_PRT3_PC5
Seg__10__PORT EQU 3
Seg__10__PRT EQU CYREG_PRT3_PRT
Seg__10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__10__PS EQU CYREG_PRT3_PS
Seg__10__SHIFT EQU 5
Seg__10__SLW EQU CYREG_PRT3_SLW
Seg__11__AG EQU CYREG_PRT3_AG
Seg__11__AMUX EQU CYREG_PRT3_AMUX
Seg__11__BIE EQU CYREG_PRT3_BIE
Seg__11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__11__BYP EQU CYREG_PRT3_BYP
Seg__11__CTL EQU CYREG_PRT3_CTL
Seg__11__DM0 EQU CYREG_PRT3_DM0
Seg__11__DM1 EQU CYREG_PRT3_DM1
Seg__11__DM2 EQU CYREG_PRT3_DM2
Seg__11__DR EQU CYREG_PRT3_DR
Seg__11__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__11__INTTYPE EQU CYREG_PICU3_INTTYPE2
Seg__11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__11__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__11__MASK EQU 0x04
Seg__11__PC EQU CYREG_PRT3_PC2
Seg__11__PORT EQU 3
Seg__11__PRT EQU CYREG_PRT3_PRT
Seg__11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__11__PS EQU CYREG_PRT3_PS
Seg__11__SHIFT EQU 2
Seg__11__SLW EQU CYREG_PRT3_SLW
Seg__12__AG EQU CYREG_PRT3_AG
Seg__12__AMUX EQU CYREG_PRT3_AMUX
Seg__12__BIE EQU CYREG_PRT3_BIE
Seg__12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__12__BYP EQU CYREG_PRT3_BYP
Seg__12__CTL EQU CYREG_PRT3_CTL
Seg__12__DM0 EQU CYREG_PRT3_DM0
Seg__12__DM1 EQU CYREG_PRT3_DM1
Seg__12__DM2 EQU CYREG_PRT3_DM2
Seg__12__DR EQU CYREG_PRT3_DR
Seg__12__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__12__INTTYPE EQU CYREG_PICU3_INTTYPE4
Seg__12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__12__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__12__MASK EQU 0x10
Seg__12__PC EQU CYREG_PRT3_PC4
Seg__12__PORT EQU 3
Seg__12__PRT EQU CYREG_PRT3_PRT
Seg__12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__12__PS EQU CYREG_PRT3_PS
Seg__12__SHIFT EQU 4
Seg__12__SLW EQU CYREG_PRT3_SLW
Seg__13__AG EQU CYREG_PRT12_AG
Seg__13__BIE EQU CYREG_PRT12_BIE
Seg__13__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__13__BYP EQU CYREG_PRT12_BYP
Seg__13__DM0 EQU CYREG_PRT12_DM0
Seg__13__DM1 EQU CYREG_PRT12_DM1
Seg__13__DM2 EQU CYREG_PRT12_DM2
Seg__13__DR EQU CYREG_PRT12_DR
Seg__13__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__13__INTTYPE EQU CYREG_PICU12_INTTYPE0
Seg__13__MASK EQU 0x01
Seg__13__PC EQU CYREG_PRT12_PC0
Seg__13__PORT EQU 12
Seg__13__PRT EQU CYREG_PRT12_PRT
Seg__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__13__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__13__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__13__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__13__PS EQU CYREG_PRT12_PS
Seg__13__SHIFT EQU 0
Seg__13__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__13__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__13__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__13__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__13__SLW EQU CYREG_PRT12_SLW
Seg__14__AG EQU CYREG_PRT12_AG
Seg__14__BIE EQU CYREG_PRT12_BIE
Seg__14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__14__BYP EQU CYREG_PRT12_BYP
Seg__14__DM0 EQU CYREG_PRT12_DM0
Seg__14__DM1 EQU CYREG_PRT12_DM1
Seg__14__DM2 EQU CYREG_PRT12_DM2
Seg__14__DR EQU CYREG_PRT12_DR
Seg__14__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__14__INTTYPE EQU CYREG_PICU12_INTTYPE1
Seg__14__MASK EQU 0x02
Seg__14__PC EQU CYREG_PRT12_PC1
Seg__14__PORT EQU 12
Seg__14__PRT EQU CYREG_PRT12_PRT
Seg__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__14__PS EQU CYREG_PRT12_PS
Seg__14__SHIFT EQU 1
Seg__14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__14__SLW EQU CYREG_PRT12_SLW
Seg__15__AG EQU CYREG_PRT3_AG
Seg__15__AMUX EQU CYREG_PRT3_AMUX
Seg__15__BIE EQU CYREG_PRT3_BIE
Seg__15__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__15__BYP EQU CYREG_PRT3_BYP
Seg__15__CTL EQU CYREG_PRT3_CTL
Seg__15__DM0 EQU CYREG_PRT3_DM0
Seg__15__DM1 EQU CYREG_PRT3_DM1
Seg__15__DM2 EQU CYREG_PRT3_DM2
Seg__15__DR EQU CYREG_PRT3_DR
Seg__15__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__15__INTTYPE EQU CYREG_PICU3_INTTYPE6
Seg__15__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__15__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__15__MASK EQU 0x40
Seg__15__PC EQU CYREG_PRT3_PC6
Seg__15__PORT EQU 3
Seg__15__PRT EQU CYREG_PRT3_PRT
Seg__15__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__15__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__15__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__15__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__15__PS EQU CYREG_PRT3_PS
Seg__15__SHIFT EQU 6
Seg__15__SLW EQU CYREG_PRT3_SLW
Seg__16__AG EQU CYREG_PRT12_AG
Seg__16__BIE EQU CYREG_PRT12_BIE
Seg__16__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__16__BYP EQU CYREG_PRT12_BYP
Seg__16__DM0 EQU CYREG_PRT12_DM0
Seg__16__DM1 EQU CYREG_PRT12_DM1
Seg__16__DM2 EQU CYREG_PRT12_DM2
Seg__16__DR EQU CYREG_PRT12_DR
Seg__16__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__16__INTTYPE EQU CYREG_PICU12_INTTYPE3
Seg__16__MASK EQU 0x08
Seg__16__PC EQU CYREG_PRT12_PC3
Seg__16__PORT EQU 12
Seg__16__PRT EQU CYREG_PRT12_PRT
Seg__16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__16__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__16__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__16__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__16__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__16__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__16__PS EQU CYREG_PRT12_PS
Seg__16__SHIFT EQU 3
Seg__16__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__16__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__16__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__16__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__16__SLW EQU CYREG_PRT12_SLW
Seg__17__AG EQU CYREG_PRT15_AG
Seg__17__AMUX EQU CYREG_PRT15_AMUX
Seg__17__BIE EQU CYREG_PRT15_BIE
Seg__17__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__17__BYP EQU CYREG_PRT15_BYP
Seg__17__CTL EQU CYREG_PRT15_CTL
Seg__17__DM0 EQU CYREG_PRT15_DM0
Seg__17__DM1 EQU CYREG_PRT15_DM1
Seg__17__DM2 EQU CYREG_PRT15_DM2
Seg__17__DR EQU CYREG_PRT15_DR
Seg__17__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__17__INTTYPE EQU CYREG_PICU15_INTTYPE7
Seg__17__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__17__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__17__MASK EQU 0x80
Seg__17__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
Seg__17__PORT EQU 15
Seg__17__PRT EQU CYREG_PRT15_PRT
Seg__17__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__17__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__17__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__17__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__17__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__17__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__17__PS EQU CYREG_PRT15_PS
Seg__17__SHIFT EQU 7
Seg__17__SLW EQU CYREG_PRT15_SLW
Seg__18__AG EQU CYREG_PRT1_AG
Seg__18__AMUX EQU CYREG_PRT1_AMUX
Seg__18__BIE EQU CYREG_PRT1_BIE
Seg__18__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Seg__18__BYP EQU CYREG_PRT1_BYP
Seg__18__CTL EQU CYREG_PRT1_CTL
Seg__18__DM0 EQU CYREG_PRT1_DM0
Seg__18__DM1 EQU CYREG_PRT1_DM1
Seg__18__DM2 EQU CYREG_PRT1_DM2
Seg__18__DR EQU CYREG_PRT1_DR
Seg__18__INP_DIS EQU CYREG_PRT1_INP_DIS
Seg__18__INTTYPE EQU CYREG_PICU1_INTTYPE6
Seg__18__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Seg__18__LCD_EN EQU CYREG_PRT1_LCD_EN
Seg__18__MASK EQU 0x40
Seg__18__PC EQU CYREG_PRT1_PC6
Seg__18__PORT EQU 1
Seg__18__PRT EQU CYREG_PRT1_PRT
Seg__18__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Seg__18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Seg__18__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Seg__18__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Seg__18__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Seg__18__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Seg__18__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Seg__18__PS EQU CYREG_PRT1_PS
Seg__18__SHIFT EQU 6
Seg__18__SLW EQU CYREG_PRT1_SLW
Seg__19__AG EQU CYREG_PRT12_AG
Seg__19__BIE EQU CYREG_PRT12_BIE
Seg__19__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__19__BYP EQU CYREG_PRT12_BYP
Seg__19__DM0 EQU CYREG_PRT12_DM0
Seg__19__DM1 EQU CYREG_PRT12_DM1
Seg__19__DM2 EQU CYREG_PRT12_DM2
Seg__19__DR EQU CYREG_PRT12_DR
Seg__19__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__19__INTTYPE EQU CYREG_PICU12_INTTYPE6
Seg__19__MASK EQU 0x40
Seg__19__PC EQU CYREG_PRT12_PC6
Seg__19__PORT EQU 12
Seg__19__PRT EQU CYREG_PRT12_PRT
Seg__19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__19__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__19__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__19__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__19__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__19__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__19__PS EQU CYREG_PRT12_PS
Seg__19__SHIFT EQU 6
Seg__19__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__19__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__19__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__19__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__19__SLW EQU CYREG_PRT12_SLW
Seg__2__AG EQU CYREG_PRT1_AG
Seg__2__AMUX EQU CYREG_PRT1_AMUX
Seg__2__BIE EQU CYREG_PRT1_BIE
Seg__2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Seg__2__BYP EQU CYREG_PRT1_BYP
Seg__2__CTL EQU CYREG_PRT1_CTL
Seg__2__DM0 EQU CYREG_PRT1_DM0
Seg__2__DM1 EQU CYREG_PRT1_DM1
Seg__2__DM2 EQU CYREG_PRT1_DM2
Seg__2__DR EQU CYREG_PRT1_DR
Seg__2__INP_DIS EQU CYREG_PRT1_INP_DIS
Seg__2__INTTYPE EQU CYREG_PICU1_INTTYPE5
Seg__2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Seg__2__LCD_EN EQU CYREG_PRT1_LCD_EN
Seg__2__MASK EQU 0x20
Seg__2__PC EQU CYREG_PRT1_PC5
Seg__2__PORT EQU 1
Seg__2__PRT EQU CYREG_PRT1_PRT
Seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Seg__2__PS EQU CYREG_PRT1_PS
Seg__2__SHIFT EQU 5
Seg__2__SLW EQU CYREG_PRT1_SLW
Seg__20__AG EQU CYREG_PRT15_AG
Seg__20__AMUX EQU CYREG_PRT15_AMUX
Seg__20__BIE EQU CYREG_PRT15_BIE
Seg__20__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__20__BYP EQU CYREG_PRT15_BYP
Seg__20__CTL EQU CYREG_PRT15_CTL
Seg__20__DM0 EQU CYREG_PRT15_DM0
Seg__20__DM1 EQU CYREG_PRT15_DM1
Seg__20__DM2 EQU CYREG_PRT15_DM2
Seg__20__DR EQU CYREG_PRT15_DR
Seg__20__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__20__INTTYPE EQU CYREG_PICU15_INTTYPE6
Seg__20__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__20__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__20__MASK EQU 0x40
Seg__20__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
Seg__20__PORT EQU 15
Seg__20__PRT EQU CYREG_PRT15_PRT
Seg__20__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__20__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__20__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__20__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__20__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__20__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__20__PS EQU CYREG_PRT15_PS
Seg__20__SHIFT EQU 6
Seg__20__SLW EQU CYREG_PRT15_SLW
Seg__21__AG EQU CYREG_PRT15_AG
Seg__21__AMUX EQU CYREG_PRT15_AMUX
Seg__21__BIE EQU CYREG_PRT15_BIE
Seg__21__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__21__BYP EQU CYREG_PRT15_BYP
Seg__21__CTL EQU CYREG_PRT15_CTL
Seg__21__DM0 EQU CYREG_PRT15_DM0
Seg__21__DM1 EQU CYREG_PRT15_DM1
Seg__21__DM2 EQU CYREG_PRT15_DM2
Seg__21__DR EQU CYREG_PRT15_DR
Seg__21__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__21__INTTYPE EQU CYREG_PICU15_INTTYPE0
Seg__21__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__21__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__21__MASK EQU 0x01
Seg__21__PC EQU CYREG_IO_PC_PRT15_PC0
Seg__21__PORT EQU 15
Seg__21__PRT EQU CYREG_PRT15_PRT
Seg__21__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__21__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__21__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__21__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__21__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__21__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__21__PS EQU CYREG_PRT15_PS
Seg__21__SHIFT EQU 0
Seg__21__SLW EQU CYREG_PRT15_SLW
Seg__22__AG EQU CYREG_PRT15_AG
Seg__22__AMUX EQU CYREG_PRT15_AMUX
Seg__22__BIE EQU CYREG_PRT15_BIE
Seg__22__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__22__BYP EQU CYREG_PRT15_BYP
Seg__22__CTL EQU CYREG_PRT15_CTL
Seg__22__DM0 EQU CYREG_PRT15_DM0
Seg__22__DM1 EQU CYREG_PRT15_DM1
Seg__22__DM2 EQU CYREG_PRT15_DM2
Seg__22__DR EQU CYREG_PRT15_DR
Seg__22__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__22__INTTYPE EQU CYREG_PICU15_INTTYPE2
Seg__22__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__22__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__22__MASK EQU 0x04
Seg__22__PC EQU CYREG_IO_PC_PRT15_PC2
Seg__22__PORT EQU 15
Seg__22__PRT EQU CYREG_PRT15_PRT
Seg__22__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__22__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__22__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__22__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__22__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__22__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__22__PS EQU CYREG_PRT15_PS
Seg__22__SHIFT EQU 2
Seg__22__SLW EQU CYREG_PRT15_SLW
Seg__23__AG EQU CYREG_PRT15_AG
Seg__23__AMUX EQU CYREG_PRT15_AMUX
Seg__23__BIE EQU CYREG_PRT15_BIE
Seg__23__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__23__BYP EQU CYREG_PRT15_BYP
Seg__23__CTL EQU CYREG_PRT15_CTL
Seg__23__DM0 EQU CYREG_PRT15_DM0
Seg__23__DM1 EQU CYREG_PRT15_DM1
Seg__23__DM2 EQU CYREG_PRT15_DM2
Seg__23__DR EQU CYREG_PRT15_DR
Seg__23__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__23__INTTYPE EQU CYREG_PICU15_INTTYPE3
Seg__23__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__23__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__23__MASK EQU 0x08
Seg__23__PC EQU CYREG_IO_PC_PRT15_PC3
Seg__23__PORT EQU 15
Seg__23__PRT EQU CYREG_PRT15_PRT
Seg__23__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__23__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__23__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__23__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__23__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__23__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__23__PS EQU CYREG_PRT15_PS
Seg__23__SHIFT EQU 3
Seg__23__SLW EQU CYREG_PRT15_SLW
Seg__3__AG EQU CYREG_PRT15_AG
Seg__3__AMUX EQU CYREG_PRT15_AMUX
Seg__3__BIE EQU CYREG_PRT15_BIE
Seg__3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__3__BYP EQU CYREG_PRT15_BYP
Seg__3__CTL EQU CYREG_PRT15_CTL
Seg__3__DM0 EQU CYREG_PRT15_DM0
Seg__3__DM1 EQU CYREG_PRT15_DM1
Seg__3__DM2 EQU CYREG_PRT15_DM2
Seg__3__DR EQU CYREG_PRT15_DR
Seg__3__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__3__INTTYPE EQU CYREG_PICU15_INTTYPE4
Seg__3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__3__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__3__MASK EQU 0x10
Seg__3__PC EQU CYREG_IO_PC_PRT15_PC4
Seg__3__PORT EQU 15
Seg__3__PRT EQU CYREG_PRT15_PRT
Seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__3__PS EQU CYREG_PRT15_PS
Seg__3__SHIFT EQU 4
Seg__3__SLW EQU CYREG_PRT15_SLW
Seg__4__AG EQU CYREG_PRT1_AG
Seg__4__AMUX EQU CYREG_PRT1_AMUX
Seg__4__BIE EQU CYREG_PRT1_BIE
Seg__4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Seg__4__BYP EQU CYREG_PRT1_BYP
Seg__4__CTL EQU CYREG_PRT1_CTL
Seg__4__DM0 EQU CYREG_PRT1_DM0
Seg__4__DM1 EQU CYREG_PRT1_DM1
Seg__4__DM2 EQU CYREG_PRT1_DM2
Seg__4__DR EQU CYREG_PRT1_DR
Seg__4__INP_DIS EQU CYREG_PRT1_INP_DIS
Seg__4__INTTYPE EQU CYREG_PICU1_INTTYPE7
Seg__4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Seg__4__LCD_EN EQU CYREG_PRT1_LCD_EN
Seg__4__MASK EQU 0x80
Seg__4__PC EQU CYREG_PRT1_PC7
Seg__4__PORT EQU 1
Seg__4__PRT EQU CYREG_PRT1_PRT
Seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Seg__4__PS EQU CYREG_PRT1_PS
Seg__4__SHIFT EQU 7
Seg__4__SLW EQU CYREG_PRT1_SLW
Seg__5__AG EQU CYREG_PRT3_AG
Seg__5__AMUX EQU CYREG_PRT3_AMUX
Seg__5__BIE EQU CYREG_PRT3_BIE
Seg__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__5__BYP EQU CYREG_PRT3_BYP
Seg__5__CTL EQU CYREG_PRT3_CTL
Seg__5__DM0 EQU CYREG_PRT3_DM0
Seg__5__DM1 EQU CYREG_PRT3_DM1
Seg__5__DM2 EQU CYREG_PRT3_DM2
Seg__5__DR EQU CYREG_PRT3_DR
Seg__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__5__INTTYPE EQU CYREG_PICU3_INTTYPE0
Seg__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__5__MASK EQU 0x01
Seg__5__PC EQU CYREG_PRT3_PC0
Seg__5__PORT EQU 3
Seg__5__PRT EQU CYREG_PRT3_PRT
Seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__5__PS EQU CYREG_PRT3_PS
Seg__5__SHIFT EQU 0
Seg__5__SLW EQU CYREG_PRT3_SLW
Seg__6__AG EQU CYREG_PRT12_AG
Seg__6__BIE EQU CYREG_PRT12_BIE
Seg__6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__6__BYP EQU CYREG_PRT12_BYP
Seg__6__DM0 EQU CYREG_PRT12_DM0
Seg__6__DM1 EQU CYREG_PRT12_DM1
Seg__6__DM2 EQU CYREG_PRT12_DM2
Seg__6__DR EQU CYREG_PRT12_DR
Seg__6__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__6__INTTYPE EQU CYREG_PICU12_INTTYPE2
Seg__6__MASK EQU 0x04
Seg__6__PC EQU CYREG_PRT12_PC2
Seg__6__PORT EQU 12
Seg__6__PRT EQU CYREG_PRT12_PRT
Seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__6__PS EQU CYREG_PRT12_PS
Seg__6__SHIFT EQU 2
Seg__6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__6__SLW EQU CYREG_PRT12_SLW
Seg__7__AG EQU CYREG_PRT15_AG
Seg__7__AMUX EQU CYREG_PRT15_AMUX
Seg__7__BIE EQU CYREG_PRT15_BIE
Seg__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Seg__7__BYP EQU CYREG_PRT15_BYP
Seg__7__CTL EQU CYREG_PRT15_CTL
Seg__7__DM0 EQU CYREG_PRT15_DM0
Seg__7__DM1 EQU CYREG_PRT15_DM1
Seg__7__DM2 EQU CYREG_PRT15_DM2
Seg__7__DR EQU CYREG_PRT15_DR
Seg__7__INP_DIS EQU CYREG_PRT15_INP_DIS
Seg__7__INTTYPE EQU CYREG_PICU15_INTTYPE1
Seg__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Seg__7__LCD_EN EQU CYREG_PRT15_LCD_EN
Seg__7__MASK EQU 0x02
Seg__7__PC EQU CYREG_IO_PC_PRT15_PC1
Seg__7__PORT EQU 15
Seg__7__PRT EQU CYREG_PRT15_PRT
Seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Seg__7__PS EQU CYREG_PRT15_PS
Seg__7__SHIFT EQU 1
Seg__7__SLW EQU CYREG_PRT15_SLW
Seg__8__AG EQU CYREG_PRT3_AG
Seg__8__AMUX EQU CYREG_PRT3_AMUX
Seg__8__BIE EQU CYREG_PRT3_BIE
Seg__8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__8__BYP EQU CYREG_PRT3_BYP
Seg__8__CTL EQU CYREG_PRT3_CTL
Seg__8__DM0 EQU CYREG_PRT3_DM0
Seg__8__DM1 EQU CYREG_PRT3_DM1
Seg__8__DM2 EQU CYREG_PRT3_DM2
Seg__8__DR EQU CYREG_PRT3_DR
Seg__8__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__8__INTTYPE EQU CYREG_PICU3_INTTYPE3
Seg__8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__8__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__8__MASK EQU 0x08
Seg__8__PC EQU CYREG_PRT3_PC3
Seg__8__PORT EQU 3
Seg__8__PRT EQU CYREG_PRT3_PRT
Seg__8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__8__PS EQU CYREG_PRT3_PS
Seg__8__SHIFT EQU 3
Seg__8__SLW EQU CYREG_PRT3_SLW
Seg__9__AG EQU CYREG_PRT3_AG
Seg__9__AMUX EQU CYREG_PRT3_AMUX
Seg__9__BIE EQU CYREG_PRT3_BIE
Seg__9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__9__BYP EQU CYREG_PRT3_BYP
Seg__9__CTL EQU CYREG_PRT3_CTL
Seg__9__DM0 EQU CYREG_PRT3_DM0
Seg__9__DM1 EQU CYREG_PRT3_DM1
Seg__9__DM2 EQU CYREG_PRT3_DM2
Seg__9__DR EQU CYREG_PRT3_DR
Seg__9__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__9__INTTYPE EQU CYREG_PICU3_INTTYPE7
Seg__9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__9__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__9__MASK EQU 0x80
Seg__9__PC EQU CYREG_PRT3_PC7
Seg__9__PORT EQU 3
Seg__9__PRT EQU CYREG_PRT3_PRT
Seg__9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__9__PS EQU CYREG_PRT3_PS
Seg__9__SHIFT EQU 7
Seg__9__SLW EQU CYREG_PRT3_SLW

/* Seg_1 */
Seg_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Seg_1__0__MASK EQU 0x02
Seg_1__0__PC EQU CYREG_PRT2_PC1
Seg_1__0__PORT EQU 2
Seg_1__0__SHIFT EQU 1
Seg_1__1__INTTYPE EQU CYREG_PICU2_INTTYPE2
Seg_1__1__MASK EQU 0x04
Seg_1__1__PC EQU CYREG_PRT2_PC2
Seg_1__1__PORT EQU 2
Seg_1__1__SHIFT EQU 2
Seg_1__2__INTTYPE EQU CYREG_PICU2_INTTYPE3
Seg_1__2__MASK EQU 0x08
Seg_1__2__PC EQU CYREG_PRT2_PC3
Seg_1__2__PORT EQU 2
Seg_1__2__SHIFT EQU 3
Seg_1__3__INTTYPE EQU CYREG_PICU2_INTTYPE4
Seg_1__3__MASK EQU 0x10
Seg_1__3__PC EQU CYREG_PRT2_PC4
Seg_1__3__PORT EQU 2
Seg_1__3__SHIFT EQU 4
Seg_1__4__INTTYPE EQU CYREG_PICU2_INTTYPE5
Seg_1__4__MASK EQU 0x20
Seg_1__4__PC EQU CYREG_PRT2_PC5
Seg_1__4__PORT EQU 2
Seg_1__4__SHIFT EQU 5
Seg_1__5__INTTYPE EQU CYREG_PICU2_INTTYPE6
Seg_1__5__MASK EQU 0x40
Seg_1__5__PC EQU CYREG_PRT2_PC6
Seg_1__5__PORT EQU 2
Seg_1__5__SHIFT EQU 6
Seg_1__6__INTTYPE EQU CYREG_PICU2_INTTYPE7
Seg_1__6__MASK EQU 0x80
Seg_1__6__PC EQU CYREG_PRT2_PC7
Seg_1__6__PORT EQU 2
Seg_1__6__SHIFT EQU 7
Seg_1__AG EQU CYREG_PRT2_AG
Seg_1__AMUX EQU CYREG_PRT2_AMUX
Seg_1__BIE EQU CYREG_PRT2_BIE
Seg_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Seg_1__BYP EQU CYREG_PRT2_BYP
Seg_1__CTL EQU CYREG_PRT2_CTL
Seg_1__DM0 EQU CYREG_PRT2_DM0
Seg_1__DM1 EQU CYREG_PRT2_DM1
Seg_1__DM2 EQU CYREG_PRT2_DM2
Seg_1__DR EQU CYREG_PRT2_DR
Seg_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Seg_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Seg_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Seg_1__PORT EQU 2
Seg_1__PRT EQU CYREG_PRT2_PRT
Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Seg_1__PS EQU CYREG_PRT2_PS
Seg_1__SLW EQU CYREG_PRT2_SLW

/* RX_1 */
RX_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RX_1__0__MASK EQU 0x01
RX_1__0__PC EQU CYREG_PRT0_PC0
RX_1__0__PORT EQU 0
RX_1__0__SHIFT EQU 0
RX_1__AG EQU CYREG_PRT0_AG
RX_1__AMUX EQU CYREG_PRT0_AMUX
RX_1__BIE EQU CYREG_PRT0_BIE
RX_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RX_1__BYP EQU CYREG_PRT0_BYP
RX_1__CTL EQU CYREG_PRT0_CTL
RX_1__DM0 EQU CYREG_PRT0_DM0
RX_1__DM1 EQU CYREG_PRT0_DM1
RX_1__DM2 EQU CYREG_PRT0_DM2
RX_1__DR EQU CYREG_PRT0_DR
RX_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RX_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RX_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RX_1__MASK EQU 0x01
RX_1__PORT EQU 0
RX_1__PRT EQU CYREG_PRT0_PRT
RX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RX_1__PS EQU CYREG_PRT0_PS
RX_1__SHIFT EQU 0
RX_1__SLW EQU CYREG_PRT0_SLW

/* TX_1 */
TX_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
TX_1__0__MASK EQU 0x02
TX_1__0__PC EQU CYREG_PRT0_PC1
TX_1__0__PORT EQU 0
TX_1__0__SHIFT EQU 1
TX_1__AG EQU CYREG_PRT0_AG
TX_1__AMUX EQU CYREG_PRT0_AMUX
TX_1__BIE EQU CYREG_PRT0_BIE
TX_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_1__BYP EQU CYREG_PRT0_BYP
TX_1__CTL EQU CYREG_PRT0_CTL
TX_1__DM0 EQU CYREG_PRT0_DM0
TX_1__DM1 EQU CYREG_PRT0_DM1
TX_1__DM2 EQU CYREG_PRT0_DM2
TX_1__DR EQU CYREG_PRT0_DR
TX_1__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_1__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_1__MASK EQU 0x02
TX_1__PORT EQU 0
TX_1__PRT EQU CYREG_PRT0_PRT
TX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_1__PS EQU CYREG_PRT0_PS
TX_1__SHIFT EQU 1
TX_1__SLW EQU CYREG_PRT0_SLW

/* Tx_En */
Tx_En__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Tx_En__0__MASK EQU 0x04
Tx_En__0__PC EQU CYREG_PRT0_PC2
Tx_En__0__PORT EQU 0
Tx_En__0__SHIFT EQU 2
Tx_En__AG EQU CYREG_PRT0_AG
Tx_En__AMUX EQU CYREG_PRT0_AMUX
Tx_En__BIE EQU CYREG_PRT0_BIE
Tx_En__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_En__BYP EQU CYREG_PRT0_BYP
Tx_En__CTL EQU CYREG_PRT0_CTL
Tx_En__DM0 EQU CYREG_PRT0_DM0
Tx_En__DM1 EQU CYREG_PRT0_DM1
Tx_En__DM2 EQU CYREG_PRT0_DM2
Tx_En__DR EQU CYREG_PRT0_DR
Tx_En__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_En__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_En__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_En__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_En__MASK EQU 0x04
Tx_En__PORT EQU 0
Tx_En__PRT EQU CYREG_PRT0_PRT
Tx_En__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_En__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_En__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_En__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_En__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_En__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_En__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_En__PS EQU CYREG_PRT0_PS
Tx_En__SHIFT EQU 2
Tx_En__SLW EQU CYREG_PRT0_SLW

/* LED_Driver_Gear_bLED_PWM */
LED_Driver_Gear_bLED_PWM_CtlReg__0__MASK EQU 0x01
LED_Driver_Gear_bLED_PWM_CtlReg__0__POS EQU 0
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LED_Driver_Gear_bLED_PWM_CtlReg__MASK EQU 0x01
LED_Driver_Gear_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LED_Driver_Gear_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LED_Driver_Gear_bLED_PWM_CtlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_REG EQU CYREG_B1_UDB05_A0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__A1_REG EQU CYREG_B1_UDB05_A1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_REG EQU CYREG_B1_UDB05_D0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__D1_REG EQU CYREG_B1_UDB05_D1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_REG EQU CYREG_B1_UDB05_F0
LED_Driver_Gear_bLED_PWM_PwmDP_u0__F1_REG EQU CYREG_B1_UDB05_F1
LED_Driver_Gear_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LED_Driver_Gear_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* LED_Driver_Gear_ClkInternal */
LED_Driver_Gear_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LED_Driver_Gear_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LED_Driver_Gear_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LED_Driver_Gear_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
LED_Driver_Gear_ClkInternal__INDEX EQU 0x01
LED_Driver_Gear_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LED_Driver_Gear_ClkInternal__PM_ACT_MSK EQU 0x02
LED_Driver_Gear_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LED_Driver_Gear_ClkInternal__PM_STBY_MSK EQU 0x02

/* LED_Driver_Gear_Com_Driver */
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK EQU 0x01
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* LED_Driver_Gear_DMA_BC */
LED_Driver_Gear_DMA_BC__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_Gear_DMA_BC__DRQ_NUMBER EQU 0
LED_Driver_Gear_DMA_BC__NUMBEROF_TDS EQU 0
LED_Driver_Gear_DMA_BC__PRIORITY EQU 2
LED_Driver_Gear_DMA_BC__TERMIN_EN EQU 0
LED_Driver_Gear_DMA_BC__TERMIN_SEL EQU 0
LED_Driver_Gear_DMA_BC__TERMOUT0_EN EQU 0
LED_Driver_Gear_DMA_BC__TERMOUT0_SEL EQU 0
LED_Driver_Gear_DMA_BC__TERMOUT1_EN EQU 0
LED_Driver_Gear_DMA_BC__TERMOUT1_SEL EQU 0

/* LED_Driver_Gear_DMA_Com */
LED_Driver_Gear_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_Gear_DMA_Com__DRQ_NUMBER EQU 1
LED_Driver_Gear_DMA_Com__NUMBEROF_TDS EQU 0
LED_Driver_Gear_DMA_Com__PRIORITY EQU 2
LED_Driver_Gear_DMA_Com__TERMIN_EN EQU 0
LED_Driver_Gear_DMA_Com__TERMIN_SEL EQU 0
LED_Driver_Gear_DMA_Com__TERMOUT0_EN EQU 0
LED_Driver_Gear_DMA_Com__TERMOUT0_SEL EQU 0
LED_Driver_Gear_DMA_Com__TERMOUT1_EN EQU 0
LED_Driver_Gear_DMA_Com__TERMOUT1_SEL EQU 0

/* LED_Driver_Gear_DMA_Seg */
LED_Driver_Gear_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_Gear_DMA_Seg__DRQ_NUMBER EQU 2
LED_Driver_Gear_DMA_Seg__NUMBEROF_TDS EQU 0
LED_Driver_Gear_DMA_Seg__PRIORITY EQU 2
LED_Driver_Gear_DMA_Seg__TERMIN_EN EQU 0
LED_Driver_Gear_DMA_Seg__TERMIN_SEL EQU 0
LED_Driver_Gear_DMA_Seg__TERMOUT0_EN EQU 1
LED_Driver_Gear_DMA_Seg__TERMOUT0_SEL EQU 2
LED_Driver_Gear_DMA_Seg__TERMOUT1_EN EQU 0
LED_Driver_Gear_DMA_Seg__TERMOUT1_SEL EQU 0

/* LED_Driver_Gear_Seg_Driver_L */
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0x7F
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* LED_Driver_LRBWS_bLED_PWM */
LED_Driver_LRBWS_bLED_PWM_CtlReg__0__MASK EQU 0x01
LED_Driver_LRBWS_bLED_PWM_CtlReg__0__POS EQU 0
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK EQU 0x01
LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED_Driver_LRBWS_bLED_PWM_CtlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_REG EQU CYREG_B0_UDB07_A0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A1_REG EQU CYREG_B0_UDB07_A1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_REG EQU CYREG_B0_UDB07_D0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D1_REG EQU CYREG_B0_UDB07_D1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_REG EQU CYREG_B0_UDB07_F0
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F1_REG EQU CYREG_B0_UDB07_F1
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* LED_Driver_LRBWS_ClkInternal */
LED_Driver_LRBWS_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LED_Driver_LRBWS_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LED_Driver_LRBWS_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LED_Driver_LRBWS_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
LED_Driver_LRBWS_ClkInternal__INDEX EQU 0x00
LED_Driver_LRBWS_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LED_Driver_LRBWS_ClkInternal__PM_ACT_MSK EQU 0x01
LED_Driver_LRBWS_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LED_Driver_LRBWS_ClkInternal__PM_STBY_MSK EQU 0x01

/* LED_Driver_LRBWS_Com_Driver */
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK EQU 0x1F
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* LED_Driver_LRBWS_DMA_BC */
LED_Driver_LRBWS_DMA_BC__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_LRBWS_DMA_BC__DRQ_NUMBER EQU 3
LED_Driver_LRBWS_DMA_BC__NUMBEROF_TDS EQU 0
LED_Driver_LRBWS_DMA_BC__PRIORITY EQU 2
LED_Driver_LRBWS_DMA_BC__TERMIN_EN EQU 0
LED_Driver_LRBWS_DMA_BC__TERMIN_SEL EQU 0
LED_Driver_LRBWS_DMA_BC__TERMOUT0_EN EQU 0
LED_Driver_LRBWS_DMA_BC__TERMOUT0_SEL EQU 0
LED_Driver_LRBWS_DMA_BC__TERMOUT1_EN EQU 0
LED_Driver_LRBWS_DMA_BC__TERMOUT1_SEL EQU 0

/* LED_Driver_LRBWS_DMA_Com */
LED_Driver_LRBWS_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
LED_Driver_LRBWS_DMA_Com__DRQ_NUMBER EQU 4
LED_Driver_LRBWS_DMA_Com__NUMBEROF_TDS EQU 0
LED_Driver_LRBWS_DMA_Com__PRIORITY EQU 2
LED_Driver_LRBWS_DMA_Com__TERMIN_EN EQU 0
LED_Driver_LRBWS_DMA_Com__TERMIN_SEL EQU 0
LED_Driver_LRBWS_DMA_Com__TERMOUT0_EN EQU 0
LED_Driver_LRBWS_DMA_Com__TERMOUT0_SEL EQU 0
LED_Driver_LRBWS_DMA_Com__TERMOUT1_EN EQU 0
LED_Driver_LRBWS_DMA_Com__TERMOUT1_SEL EQU 0

/* LED_Driver_LRBWS_DMA_Seg */
LED_Driver_LRBWS_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
LED_Driver_LRBWS_DMA_Seg__DRQ_NUMBER EQU 5
LED_Driver_LRBWS_DMA_Seg__NUMBEROF_TDS EQU 0
LED_Driver_LRBWS_DMA_Seg__PRIORITY EQU 2
LED_Driver_LRBWS_DMA_Seg__TERMIN_EN EQU 0
LED_Driver_LRBWS_DMA_Seg__TERMIN_SEL EQU 0
LED_Driver_LRBWS_DMA_Seg__TERMOUT0_EN EQU 1
LED_Driver_LRBWS_DMA_Seg__TERMOUT0_SEL EQU 5
LED_Driver_LRBWS_DMA_Seg__TERMOUT1_EN EQU 0
LED_Driver_LRBWS_DMA_Seg__TERMOUT1_SEL EQU 0

/* LED_Driver_LRBWS_Seg_Driver_H */
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__MASK EQU 0x20
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__POS EQU 5
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__MASK EQU 0x40
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__POS EQU 6
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__MASK EQU 0x80
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__POS EQU 7
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK EQU 0xFF
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* LED_Driver_LRBWS_Seg_Driver_L */
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__MASK EQU 0x80
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__POS EQU 7
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0xFF
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* LED_Driver_LRBWS_Seg_Driver_M */
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__MASK EQU 0x20
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__POS EQU 5
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__MASK EQU 0x40
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__POS EQU 6
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__MASK EQU 0x80
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__POS EQU 7
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK EQU 0xFF
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
