INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/Final/mux/mux.srcs/sources_1/new/mux41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41
WARNING: [VRFC 10-1315] redeclaration of ansi port y is not allowed [C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/Final/mux/mux.srcs/sources_1/new/mux41.v:32]
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/Final/mux/mux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
