# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/UART.v" \
"../../../../UART.srcs/sources_1/new/UART_R.v" \
"../../../../UART.srcs/sources_1/new/UART_R_Baud16Generator.v" \
"../../../../UART.srcs/sources_1/new/UART_R_DataOutRegister.v" \
"../../../../UART.srcs/sources_1/new/UART_R_FSM.v" \
"../../../../UART.srcs/sources_1/new/UART_R_MidbitGenerator.v" \
"../../../../UART.srcs/sources_1/new/UART_R_ShiftRegister.v" \
"../../../../UART.srcs/sources_1/new/UART_SwitchMonitor.v" \
"../../../../UART.srcs/sources_1/new/UART_T.v" \
"../../../../UART.srcs/sources_1/new/UART_T_BaudGenerator.v" \
"../../../../UART.srcs/sources_1/new/UART_T_FSM.v" \
"../../../../UART.srcs/sources_1/new/UART_T_InputRegister.v" \
"../../../../UART.srcs/sources_1/new/UART_txd_register.v" \
"../../../../UART.srcs/sim_1/new/UART_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
