 
****************************************
Report : qor
Design : fir4_transpose
Version: K-2015.06-SP2
Date   : Fri Dec 10 10:10:56 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.29
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -0.39
  No. of Violating Paths:       33.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                775
  Buf/Inv Cell Count:             151
  Buf Cell Count:                   3
  Inv Cell Count:                 148
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       688
  Sequential Cell Count:           87
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1819.080024
  Noncombinational Area:   613.799999
  Buf/Inv Area:            219.240007
  Total Buffer Area:             6.84
  Total Inverter Area:         212.40
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2432.880023
  Design Area:            2432.880023


  Design Rules
  -----------------------------------
  Total Number of Nets:           798
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-13.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  3.01
  Mapping Optimization:               18.50
  -----------------------------------------
  Overall Compile Time:               28.46
  Overall Compile Wall Clock Time:    29.76

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.39  Number of Violating Paths: 33


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
