- status: 0 - openlane design prep
  runtime_s: 11.45
  runtime_ts: 0h0m11s451ms
- status: 1 - synthesis - yosys
  runtime_s: 17.24
  runtime_ts: 0h0m17s242ms
- status: 2 - sta - openroad
  runtime_s: 1.18
  runtime_ts: 0h0m1s183ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.73
  runtime_ts: 0h0m1s734ms
- status: 4 - io_place - openlane
  runtime_s: 1.01
  runtime_ts: 0h0m1s8ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s813ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.79
  runtime_ts: 0h0m1s792ms
- status: 7 - global placement - openroad
  runtime_s: 8.13
  runtime_ts: 0h0m8s127ms
- status: 8 - detailed placement - openroad
  runtime_s: 1.05
  runtime_ts: 0h0m1s54ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.99
  runtime_ts: 0h0m0s991ms
- status: 10 - global routing - openroad
  runtime_s: 3.01
  runtime_ts: 0h0m3s8ms
- status: 11 - fill insertion - openroad
  runtime_s: 1.19
  runtime_ts: 0h0m1s193ms
- status: 12 - write verilog - openroad
  runtime_s: 1.06
  runtime_ts: 0h0m1s64ms
- status: 13 - detailed_routing - openroad
  runtime_s: 19.29
  runtime_ts: 0h0m19s294ms
- status: 14 - write verilog - openroad
  runtime_s: 1.38
  runtime_ts: 0h0m1s378ms
- status: 16 - write verilog - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s217ms
- status: 16 - write powered verilog - openlane
  runtime_s: 1.38
  runtime_ts: 0h0m1s382ms
- status: 17 - gdsii - magic
  runtime_s: 14.16
  runtime_ts: 0h0m14s157ms
- status: 18 - spice extraction - magic
  runtime_s: 11.17
  runtime_ts: 0h0m11s172ms
- status: 19 - drc - magic
  runtime_s: 21.63
  runtime_ts: 0h0m21s629ms
- status: 21 - write verilog - openroad
  runtime_s: 1.1
  runtime_ts: 0h0m1s102ms
- status: 21 - write powered verilog - openlane
  runtime_s: 1.26
  runtime_ts: 0h0m1s261ms
- status: 22 - lvs - netgen
  runtime_s: 3.23
  runtime_ts: 0h0m3s226ms
- status: 23 - antenna check - openroad
  runtime_s: 2.93
  runtime_ts: 0h0m2s929ms
