{
  "Top": "mat_mul",
  "RtlTop": "mat_mul",
  "RtlPrefix": "",
  "RtlSubPrefix": "mat_mul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in1": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "in1_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "in1_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "in2": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "in2_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "in2_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mat_mul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.4",
    "IsCombinational": "0",
    "II": "36",
    "Latency": "37"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mat_mul",
    "Version": "1.0",
    "DisplayName": "Mat_mul",
    "Revision": "2114071781",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mat_mul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mat_mul.cpp"],
    "TestBench": ["..\/..\/mat_mul_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mat_mul_control_s_axi.vhd",
      "impl\/vhdl\/mat_mul_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/mat_mul_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/mat_mul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mat_mul_control_s_axi.v",
      "impl\/verilog\/mat_mul_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/mat_mul_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/mat_mul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mat_mul_v1_0\/data\/mat_mul.mdd",
      "impl\/misc\/drivers\/mat_mul_v1_0\/data\/mat_mul.tcl",
      "impl\/misc\/drivers\/mat_mul_v1_0\/data\/mat_mul.yaml",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/xmat_mul.c",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/xmat_mul.h",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/xmat_mul_hw.h",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/xmat_mul_linux.c",
      "impl\/misc\/drivers\/mat_mul_v1_0\/src\/xmat_mul_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mat_mul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in1_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "in1_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "64",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "in1_Addr_A": "ADDR",
        "in1_EN_A": "EN",
        "in1_WEN_A": "WE",
        "in1_Din_A": "DIN",
        "in1_Dout_A": "DOUT",
        "in1_Clk_A": "CLK",
        "in1_Rst_A": "RST"
      },
      "ports": [
        "in1_Addr_A",
        "in1_Clk_A",
        "in1_Din_A",
        "in1_Dout_A",
        "in1_EN_A",
        "in1_Rst_A",
        "in1_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "in1"
        }]
    },
    "in1_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "in1_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "64",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "in1_Addr_B": "ADDR",
        "in1_EN_B": "EN",
        "in1_WEN_B": "WE",
        "in1_Din_B": "DIN",
        "in1_Dout_B": "DOUT",
        "in1_Clk_B": "CLK",
        "in1_Rst_B": "RST"
      },
      "ports": [
        "in1_Addr_B",
        "in1_Clk_B",
        "in1_Din_B",
        "in1_Dout_B",
        "in1_EN_B",
        "in1_Rst_B",
        "in1_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "in1"
        }]
    },
    "in2_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "in2_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "64",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "in2_Addr_A": "ADDR",
        "in2_EN_A": "EN",
        "in2_WEN_A": "WE",
        "in2_Din_A": "DIN",
        "in2_Dout_A": "DOUT",
        "in2_Clk_A": "CLK",
        "in2_Rst_A": "RST"
      },
      "ports": [
        "in2_Addr_A",
        "in2_Clk_A",
        "in2_Din_A",
        "in2_Dout_A",
        "in2_EN_A",
        "in2_Rst_A",
        "in2_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "in2"
        }]
    },
    "in2_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "in2_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "64",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "in2_Addr_B": "ADDR",
        "in2_EN_B": "EN",
        "in2_WEN_B": "WE",
        "in2_Din_B": "DIN",
        "in2_Dout_B": "DOUT",
        "in2_Clk_B": "CLK",
        "in2_Rst_B": "RST"
      },
      "ports": [
        "in2_Addr_B",
        "in2_Clk_B",
        "in2_Din_B",
        "in2_Dout_B",
        "in2_EN_B",
        "in2_Rst_B",
        "in2_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "in2"
        }]
    },
    "out_r_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "64",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "out_r_Addr_A": "ADDR",
        "out_r_EN_A": "EN",
        "out_r_WEN_A": "WE",
        "out_r_Din_A": "DIN",
        "out_r_Dout_A": "DOUT",
        "out_r_Clk_A": "CLK",
        "out_r_Rst_A": "RST"
      },
      "ports": [
        "out_r_Addr_A",
        "out_r_Clk_A",
        "out_r_Din_A",
        "out_r_Dout_A",
        "out_r_EN_A",
        "out_r_Rst_A",
        "out_r_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in1_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "in1_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "in1_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "in1_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "in1_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "in1_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "in1_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "in1_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "in1_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "in1_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "in1_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "in1_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "in1_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "in1_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "in2_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "in2_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "in2_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "in2_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "in2_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "in2_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "in2_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "in2_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "in2_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "in2_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "in2_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "in2_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "in2_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "in2_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "out_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "out_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mat_mul",
      "BindInstances": "add_ln9_fu_235_p2 select_ln9_fu_241_p3 select_ln9_1_fu_249_p3 select_ln9_2_fu_475_p3 or_ln9_fu_257_p2 i_fu_263_p3 add_ln10_fu_275_p2 k_mid2_fu_281_p3 sum_mid2_fu_483_p3 j_fu_293_p3 add_ln16_fu_313_p2 add_ln14_1_fu_323_p2 add_ln14_2_fu_342_p2 add_ln14_3_fu_384_p2 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U2 k_fu_395_p2 xor_ln12_fu_409_p2 add_ln9_1_fu_415_p2 add_ln10_1_fu_421_p2 select_ln10_1_fu_427_p3 icmp_ln10_fu_435_p2 icmp_ln9_fu_441_p2 control_s_axi_U"
    },
    "Info": {"mat_mul": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mat_mul": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=4 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.922"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "6",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "892",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "709",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-06 19:41:27 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
