<stg><name>ByteXor.113</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:2 %a_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %dst_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %store_ln123 = store i5 0, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln123 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body:0 %idx_load = load i5 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body:2 %icmp_ln123 = icmp_eq  i5 %idx_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body:3 %add_ln124 = add i5 %idx_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:4 %br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
while.body.split:1 %zext_ln124 = zext i5 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5">
<![CDATA[
while.body.split:2 %zext_ln124_7 = zext i5 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln124_7"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split:3 %add_ln124_6 = add i9 %zext_ln124_7, i9 %b_offset_read

]]></Node>
<StgValue><ssdm name="add_ln124_6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
while.body.split:4 %zext_ln124_8 = zext i9 %add_ln124_6

]]></Node>
<StgValue><ssdm name="zext_ln124_8"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:5 %con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.split:6 %add_ln124_7 = add i5 %idx_load, i5 %a_offset_read

]]></Node>
<StgValue><ssdm name="add_ln124_7"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
while.body.split:7 %zext_ln124_9 = zext i5 %add_ln124_7

]]></Node>
<StgValue><ssdm name="zext_ln124_9"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:8 %a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_9

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split:9 %add_ln124_8 = add i8 %zext_ln124, i8 %dst_offset_read

]]></Node>
<StgValue><ssdm name="add_ln124_8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
while.body.split:12 %a_load = load i5 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
while.body.split:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split:16 %store_ln123 = store i5 %add_ln124, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
while.end.loopexit:0 %ret_ln126 = ret

]]></Node>
<StgValue><ssdm name="ret_ln126"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
while.body.split:12 %a_load = load i5 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
while.body.split:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split:14 %xor_ln124 = xor i8 %con256_load, i8 %a_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split:0 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
while.body.split:10 %zext_ln124_10 = zext i8 %add_ln124_8

]]></Node>
<StgValue><ssdm name="zext_ln124_10"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:11 %dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln124_10

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split:15 %store_ln124 = store i8 %xor_ln124, i8 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
while.body.split:17 %br_ln123 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="dst_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dst_offset"/></StgValue>
</port>
<port id="44" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="a_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_offset"/></StgValue>
</port>
<port id="46" name="b_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_offset"/></StgValue>
</port>
<port id="47" name="con256" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="idx" fromId="48" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i9" to="b_offset_read" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="b_offset" to="b_offset_read" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i5" to="a_offset_read" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="a_offset" to="a_offset_read" fromId="45" toId="7">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i8" to="dst_offset_read" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="dst_offset" to="dst_offset_read" fromId="43" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln123" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="idx" to="store_ln123" fromId="5" toId="9">
</dataflow>
<dataflow id="62" from="idx" to="idx_load" fromId="5" toId="11">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="69" from="idx_load" to="icmp_ln123" fromId="11" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln123" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="idx_load" to="add_ln124" fromId="11" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="add_ln124" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="icmp_ln123" to="br_ln123" fromId="13" toId="15">
</dataflow>
<dataflow id="76" from="idx_load" to="zext_ln124" fromId="11" toId="16">
</dataflow>
<dataflow id="77" from="idx_load" to="zext_ln124_7" fromId="11" toId="17">
</dataflow>
<dataflow id="78" from="zext_ln124_7" to="add_ln124_6" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="b_offset_read" to="add_ln124_6" fromId="6" toId="18">
</dataflow>
<dataflow id="80" from="add_ln124_6" to="zext_ln124_8" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="con256" to="con256_addr" fromId="47" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_82" to="con256_addr" fromId="82" toId="20">
</dataflow>
<dataflow id="84" from="zext_ln124_8" to="con256_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="85" from="idx_load" to="add_ln124_7" fromId="11" toId="21">
</dataflow>
<dataflow id="86" from="a_offset_read" to="add_ln124_7" fromId="7" toId="21">
</dataflow>
<dataflow id="87" from="add_ln124_7" to="zext_ln124_9" fromId="21" toId="22">
</dataflow>
<dataflow id="88" from="a" to="a_addr" fromId="44" toId="23">
</dataflow>
<dataflow id="89" from="StgValue_82" to="a_addr" fromId="82" toId="23">
</dataflow>
<dataflow id="90" from="zext_ln124_9" to="a_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="91" from="zext_ln124" to="add_ln124_8" fromId="16" toId="24">
</dataflow>
<dataflow id="92" from="dst_offset_read" to="add_ln124_8" fromId="8" toId="24">
</dataflow>
<dataflow id="93" from="a_addr" to="a_load" fromId="23" toId="25">
</dataflow>
<dataflow id="94" from="con256_addr" to="con256_load" fromId="20" toId="26">
</dataflow>
<dataflow id="95" from="add_ln124" to="store_ln123" fromId="14" toId="27">
</dataflow>
<dataflow id="96" from="idx" to="store_ln123" fromId="5" toId="27">
</dataflow>
<dataflow id="97" from="a_addr" to="a_load" fromId="23" toId="29">
</dataflow>
<dataflow id="98" from="con256_addr" to="con256_load" fromId="20" toId="30">
</dataflow>
<dataflow id="99" from="con256_load" to="xor_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="100" from="a_load" to="xor_ln124" fromId="29" toId="31">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln124" fromId="101" toId="32">
</dataflow>
<dataflow id="104" from="empty_9" to="specloopname_ln124" fromId="103" toId="32">
</dataflow>
<dataflow id="105" from="add_ln124_8" to="zext_ln124_10" fromId="24" toId="33">
</dataflow>
<dataflow id="106" from="dst" to="dst_addr" fromId="42" toId="34">
</dataflow>
<dataflow id="107" from="StgValue_82" to="dst_addr" fromId="82" toId="34">
</dataflow>
<dataflow id="108" from="zext_ln124_10" to="dst_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="109" from="xor_ln124" to="store_ln124" fromId="31" toId="35">
</dataflow>
<dataflow id="110" from="dst_addr" to="store_ln124" fromId="34" toId="35">
</dataflow>
<dataflow id="111" from="icmp_ln123" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
