

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5930 clock pin(s) of sequential element(s)
0 instances converted, 5930 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_141     ENCRYPTED           JTAGH19                9          ENCRYPTED      
=======================================================================================
================================================================================ Gated/Generated Clocks ================================================================================
Clock Tree ID     Driving Element                                          Drive Element Type     Unconverted Fanout     Sample Instance                  Explanation                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_137     pll_60m.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP     PLL                    5847                   rs_pll_locked_60m.reset_n_f1     Clock Optimization not enabled
@KP:ckid0_140     ENCRYPTED                                                DCC                    83                     ENCRYPTED                        Clock Optimization not enabled
========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

