Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Nov  1 15:32:40 2018
| Host             : WK142 running 64-bit major release  (build 9200)
| Command          : report_power -file Nexys4DdrUserDemo_power_routed.rpt -pb Nexys4DdrUserDemo_power_summary_routed.pb -rpx Nexys4DdrUserDemo_power_routed.rpx
| Design           : Nexys4DdrUserDemo
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.190        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.081        |
| Device Static (W)        | 0.110        |
| Total Off-Chip Power (W) | 0.633        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |       46 |       --- |             --- |
| Slice Logic              |     0.019 |    28980 |       --- |             --- |
|   LUT as Logic           |     0.017 |    16794 |     63400 |           26.49 |
|   CARRY4                 |    <0.001 |      666 |     15850 |            4.20 |
|   Register               |    <0.001 |     5963 |    126800 |            4.70 |
|   LUT as Distributed RAM |    <0.001 |      416 |     19000 |            2.19 |
|   F7/F8 Muxes            |    <0.001 |     2358 |     63400 |            3.72 |
|   LUT as Shift Register  |    <0.001 |       41 |     19000 |            0.22 |
|   Others                 |     0.000 |      386 |       --- |             --- |
| Signals                  |     0.017 |    20349 |       --- |             --- |
| Block RAM                |     0.008 |     32.5 |       135 |           24.07 |
| MMCM                     |     0.247 |        2 |         6 |           33.33 |
| PLL                      |     0.110 |        1 |         6 |           16.67 |
| DSPs                     |     0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.540 |      134 |       210 |           63.81 |
| PHASER                   |     0.101 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     1.190 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.132 |       0.113 |      0.019 |
| Vccaux    |       1.800 |     0.310 |       0.292 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.592 |       0.588 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                 | Domain                                                                                                                                                                                         | Constraint (ns) |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100MHz_o_ClkGen   | Inst_ClkGen/inst/clk_100MHz_o_ClkGen                                                                                                                                                           |             9.3 |
| clk_100MHz_o_ClkGen_1 | Inst_ClkGen/inst/clk_100MHz_o_ClkGen                                                                                                                                                           |             9.3 |
| clk_200MHz_o_ClkGen   | Inst_ClkGen/inst/clk_200MHz_o_ClkGen                                                                                                                                                           |             5.1 |
| clk_200MHz_o_ClkGen_1 | Inst_ClkGen/inst/clk_200MHz_o_ClkGen                                                                                                                                                           |             5.1 |
| clk_i                 | clk_i                                                                                                                                                                                          |            10.0 |
| clk_pll_i             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                              |            13.5 |
| clk_pll_i_1           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                              |            13.5 |
| clkfbout_ClkGen       | Inst_ClkGen/inst/clkfbout_ClkGen                                                                                                                                                               |            10.0 |
| clkfbout_ClkGen_1     | Inst_ClkGen/inst/clkfbout_ClkGen                                                                                                                                                               |            10.0 |
| freq_refclk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                            |             1.7 |
| freq_refclk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                            |             1.7 |
| iserdes_clk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             3.4 |
| iserdes_clk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             3.4 |
| iserdes_clk_2         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             3.4 |
| iserdes_clk_3         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             3.4 |
| iserdes_clkdiv        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_1      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_2      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_3      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |            13.5 |
| mem_refclk            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                             |             3.4 |
| mem_refclk_1          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                             |             3.4 |
| oserdes_clk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             3.4 |
| oserdes_clk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             3.4 |
| oserdes_clk_2         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             3.4 |
| oserdes_clk_3         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             3.4 |
| oserdes_clk_4         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             3.4 |
| oserdes_clk_5         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             3.4 |
| oserdes_clk_6         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             3.4 |
| oserdes_clk_7         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             3.4 |
| oserdes_clkdiv        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_1      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_2      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_3      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_4      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_5      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_6      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_7      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            13.5 |
| pll_clk3_out          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                           |            13.5 |
| pll_clk3_out_1        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                           |            13.5 |
| pll_clkfbout          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                           |             5.1 |
| pll_clkfbout_1        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                           |             5.1 |
| sync_pulse            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                             |            53.9 |
| sync_pulse_1          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                             |            53.9 |
| sys_clk_pin           | clk_i                                                                                                                                                                                          |            10.0 |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| Nexys4DdrUserDemo                                                                        |     1.081 |
|   Inst_AccelerometerCtl                                                                  |     0.005 |
|     ADXL_Control                                                                         |     0.003 |
|       SPI_Interface                                                                      |    <0.001 |
|     Accel_Calculation                                                                    |     0.002 |
|       Magnitude_Calculation                                                              |     0.002 |
|         U0                                                                               |     0.002 |
|           i_synth                                                                        |     0.002 |
|             i_synth                                                                      |     0.002 |
|               gen_sqrt.square_root                                                       |     0.002 |
|                 gen_data_in_int                                                          |    <0.001 |
|                 gen_iterations[10].gen_post_mid.gen_rem                                  |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[10].gen_pre_mid.gen_rem                                   |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[11].gen_post_mid.gen_rem                                  |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[11].gen_pre_mid.gen_rem                                   |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[12].gen_post_mid.gen_rem                                  |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[12].gen_pre_mid.gen_rem                                   |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[13].gen_post_mid.gen_rem                                  |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                 gen_iterations[13].gen_pre_mid.gen_rem                                   |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[14].gen_last.gen_no_round.gen_sqrt_tmp                    |    <0.001 |
|                 gen_iterations[14].gen_last.gen_rem                                      |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                 gen_iterations[14].gen_pre_mid.gen_rem                                   |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[9].gen_post_mid.gen_rem                                   |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_iterations[9].gen_pre_mid.gen_rem                                    |    <0.001 |
|                   gen_data_int                                                           |    <0.001 |
|                   gen_inv_sqrt_out                                                       |    <0.001 |
|                   gen_rem.gen_rem_out                                                    |    <0.001 |
|                   gen_rem_inc                                                            |     0.000 |
|                     inst                                                                 |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                       |     0.000 |
|                         no_pipelining.the_addsub                                         |     0.000 |
|                           i_lut6.i_lut6_addsub                                           |     0.000 |
|                 gen_nd_int                                                               |    <0.001 |
|                 gen_rdy_int                                                              |    <0.001 |
|   Inst_Audio                                                                             |     0.873 |
|     Btnu                                                                                 |    <0.001 |
|     DDR                                                                                  |     0.871 |
|       Inst_DDR                                                                           |     0.870 |
|         u_ddr_mig                                                                        |     0.870 |
|           temp_mon_enabled.u_tempmon                                                     |    <0.001 |
|           u_ddr2_clk_ibuf                                                                |     0.000 |
|           u_ddr2_infrastructure                                                          |     0.221 |
|           u_iodelay_ctrl                                                                 |     0.001 |
|           u_memc_ui_top_std                                                              |     0.647 |
|             mem_intfc0                                                                   |     0.644 |
|               ddr_phy_top0                                                               |     0.641 |
|                 u_ddr_calib_top                                                          |     0.010 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                      |     0.004 |
|                   ddr_phy_tempmon_0                                                      |    <0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                          |    <0.001 |
|                   mb_wrlvl_off.u_phy_wrlvl_off_delay                                     |    <0.001 |
|                   u_ddr_phy_init                                                         |     0.003 |
|                   u_ddr_phy_wrcal                                                        |     0.001 |
|                 u_ddr_mc_phy_wrapper                                                     |     0.632 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                             |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                             |     0.013 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs |     0.027 |
|                     IBUFDS                                                               |     0.017 |
|                     OBUFTDS                                                              |     0.010 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs |     0.027 |
|                     IBUFDS                                                               |     0.017 |
|                     OBUFTDS                                                              |     0.010 |
|                   u_ddr_mc_phy                                                           |     0.200 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                    |     0.200 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                    |     0.049 |
|                         ddr_byte_group_io                                                |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                           mem_reg_0_3_12_17                                              |    <0.001 |
|                           mem_reg_0_3_24_29                                              |    <0.001 |
|                           mem_reg_0_3_30_35                                              |    <0.001 |
|                           mem_reg_0_3_36_41                                              |    <0.001 |
|                           mem_reg_0_3_42_47                                              |    <0.001 |
|                           mem_reg_0_3_48_53                                              |    <0.001 |
|                           mem_reg_0_3_54_59                                              |    <0.001 |
|                           mem_reg_0_3_60_65                                              |    <0.001 |
|                           mem_reg_0_3_66_71                                              |    <0.001 |
|                           mem_reg_0_3_6_11                                               |    <0.001 |
|                           mem_reg_0_3_72_77                                              |    <0.001 |
|                           mem_reg_0_3_78_79                                              |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                           mem_reg_0_15_0_5                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                             |    <0.001 |
|                           mem_reg_0_15_18_23                                             |    <0.001 |
|                           mem_reg_0_15_24_29                                             |    <0.001 |
|                           mem_reg_0_15_30_35                                             |    <0.001 |
|                           mem_reg_0_15_36_41                                             |    <0.001 |
|                           mem_reg_0_15_42_47                                             |    <0.001 |
|                           mem_reg_0_15_48_53                                             |    <0.001 |
|                           mem_reg_0_15_54_59                                             |    <0.001 |
|                           mem_reg_0_15_60_65                                             |    <0.001 |
|                           mem_reg_0_15_66_71                                             |    <0.001 |
|                           mem_reg_0_15_6_11                                              |    <0.001 |
|                           mem_reg_0_15_72_77                                             |    <0.001 |
|                           mem_reg_0_15_78_79                                             |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                    |     0.015 |
|                         ddr_byte_group_io                                                |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                           mem_reg_0_15_0_5                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                             |    <0.001 |
|                           mem_reg_0_15_18_23                                             |    <0.001 |
|                           mem_reg_0_15_24_29                                             |    <0.001 |
|                           mem_reg_0_15_30_35                                             |    <0.001 |
|                           mem_reg_0_15_36_41                                             |    <0.001 |
|                           mem_reg_0_15_42_47                                             |    <0.001 |
|                           mem_reg_0_15_48_53                                             |    <0.001 |
|                           mem_reg_0_15_54_59                                             |    <0.001 |
|                           mem_reg_0_15_60_65                                             |    <0.001 |
|                           mem_reg_0_15_66_71                                             |    <0.001 |
|                           mem_reg_0_15_6_11                                              |    <0.001 |
|                           mem_reg_0_15_72_77                                             |    <0.001 |
|                           mem_reg_0_15_78_79                                             |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                    |     0.049 |
|                         ddr_byte_group_io                                                |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                           mem_reg_0_3_0_5                                                |    <0.001 |
|                           mem_reg_0_3_12_17                                              |    <0.001 |
|                           mem_reg_0_3_18_23                                              |    <0.001 |
|                           mem_reg_0_3_30_35                                              |    <0.001 |
|                           mem_reg_0_3_36_41                                              |    <0.001 |
|                           mem_reg_0_3_42_47                                              |    <0.001 |
|                           mem_reg_0_3_48_53                                              |    <0.001 |
|                           mem_reg_0_3_54_59                                              |    <0.001 |
|                           mem_reg_0_3_60_65                                              |    <0.001 |
|                           mem_reg_0_3_66_71                                              |    <0.001 |
|                           mem_reg_0_3_6_11                                               |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                           mem_reg_0_15_0_5                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                             |    <0.001 |
|                           mem_reg_0_15_18_23                                             |    <0.001 |
|                           mem_reg_0_15_24_29                                             |    <0.001 |
|                           mem_reg_0_15_30_35                                             |    <0.001 |
|                           mem_reg_0_15_36_41                                             |    <0.001 |
|                           mem_reg_0_15_42_47                                             |    <0.001 |
|                           mem_reg_0_15_48_53                                             |    <0.001 |
|                           mem_reg_0_15_54_59                                             |    <0.001 |
|                           mem_reg_0_15_60_65                                             |    <0.001 |
|                           mem_reg_0_15_66_71                                             |    <0.001 |
|                           mem_reg_0_15_6_11                                              |    <0.001 |
|                           mem_reg_0_15_72_77                                             |    <0.001 |
|                           mem_reg_0_15_78_79                                             |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                    |     0.047 |
|                         ddr_byte_group_io                                                |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                        |     0.032 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                           mem_reg_0_15_12_17                                             |    <0.001 |
|                           mem_reg_0_15_18_23                                             |    <0.001 |
|                           mem_reg_0_15_24_29                                             |    <0.001 |
|                           mem_reg_0_15_30_35                                             |    <0.001 |
|                           mem_reg_0_15_36_41                                             |    <0.001 |
|                           mem_reg_0_15_42_47                                             |    <0.001 |
|                           mem_reg_0_15_48_53                                             |    <0.001 |
|                           mem_reg_0_15_54_59                                             |    <0.001 |
|                           mem_reg_0_15_60_65                                             |    <0.001 |
|                           mem_reg_0_15_66_71                                             |    <0.001 |
|                           mem_reg_0_15_6_11                                              |    <0.001 |
|                           mem_reg_0_15_72_77                                             |    <0.001 |
|               mc0                                                                        |     0.003 |
|                 bank_mach0                                                               |     0.002 |
|                   arb_mux0                                                               |    <0.001 |
|                     arb_row_col0                                                         |    <0.001 |
|                       col_arb0                                                           |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                            |    <0.001 |
|                       row_arb0                                                           |    <0.001 |
|                     arb_select0                                                          |    <0.001 |
|                   bank_cntrl[0].bank0                                                    |    <0.001 |
|                     bank_compare0                                                        |    <0.001 |
|                     bank_queue0                                                          |    <0.001 |
|                     bank_state0                                                          |    <0.001 |
|                   bank_cntrl[1].bank0                                                    |    <0.001 |
|                     bank_compare0                                                        |    <0.001 |
|                     bank_queue0                                                          |    <0.001 |
|                     bank_state0                                                          |    <0.001 |
|                   bank_cntrl[2].bank0                                                    |    <0.001 |
|                     bank_compare0                                                        |    <0.001 |
|                     bank_queue0                                                          |    <0.001 |
|                     bank_state0                                                          |    <0.001 |
|                   bank_cntrl[3].bank0                                                    |    <0.001 |
|                     bank_compare0                                                        |    <0.001 |
|                     bank_queue0                                                          |    <0.001 |
|                     bank_state0                                                          |    <0.001 |
|                   bank_common0                                                           |    <0.001 |
|                 col_mach0                                                                |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                          |    <0.001 |
|                 rank_mach0                                                               |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                              |    <0.001 |
|                   rank_common0                                                           |    <0.001 |
|                     maintenance_request.maint_arb0                                       |    <0.001 |
|             u_ui_top                                                                     |     0.003 |
|               ui_cmd0                                                                    |    <0.001 |
|               ui_rd_data0                                                                |    <0.001 |
|               ui_wr_data0                                                                |     0.002 |
|                 pointer_ram.rams[0].RAM32M0                                              |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                    |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                    |    <0.001 |
|     Deserializer                                                                         |    <0.001 |
|     Leds                                                                                 |    <0.001 |
|     RAM                                                                                  |    <0.001 |
|     Serializer                                                                           |    <0.001 |
|   Inst_ClkGen                                                                            |     0.137 |
|     inst                                                                                 |     0.137 |
|   Inst_FPGAMonitor                                                                       |     0.003 |
|     Sync_Reset                                                                           |    <0.001 |
|   Inst_MouseCtl                                                                          |     0.003 |
|     Inst_Ps2Interface                                                                    |    <0.001 |
|       ps2_clk_IOBUF_inst                                                                 |     0.000 |
|       ps2_data_IOBUF_inst                                                                |     0.000 |
|   Inst_RGB                                                                               |     0.002 |
|     Btn1                                                                                 |    <0.001 |
|     Btn2                                                                                 |    <0.001 |
|     Btn3                                                                                 |    <0.001 |
|     Btn4                                                                                 |    <0.001 |
|     PwmBlue                                                                              |    <0.001 |
|     PwmGreen                                                                             |    <0.001 |
|     PwmRed                                                                               |    <0.001 |
|   Inst_SevenSeg                                                                          |     0.001 |
|     Disp                                                                                 |    <0.001 |
|   Inst_TempSensorCtl                                                                     |     0.002 |
|     Inst_TWICtl                                                                          |     0.001 |
|       SCL_IOBUF_inst                                                                     |     0.000 |
|       SDA_IOBUF_inst                                                                     |     0.000 |
|   Inst_VGA                                                                               |     0.039 |
|     Inst_AccelDisplay                                                                    |    <0.001 |
|     Inst_Adt7420TempDisplay                                                              |     0.001 |
|     Inst_Adxl362TempDisplay                                                              |     0.002 |
|     Inst_LogoDisplay                                                                     |     0.008 |
|       Inst_BRAM_1                                                                        |     0.008 |
|         U0                                                                               |     0.008 |
|           inst_blk_mem_gen                                                               |     0.008 |
|             gnbram.gnativebmg.native_blk_mem_gen                                         |     0.008 |
|               valid.cstr                                                                 |     0.008 |
|                 bindec_a.bindec_inst_a                                                   |    <0.001 |
|                 has_mux_a.A                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                         |     0.002 |
|                   prim_init.ram                                                          |     0.002 |
|                 ramloop[10].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[11].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[12].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[13].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[14].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[15].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[16].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[17].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[18].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[19].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[1].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[20].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[21].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[22].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[23].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[24].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[25].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[26].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[27].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[28].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[2].ram.r                                                         |     0.002 |
|                   prim_init.ram                                                          |     0.002 |
|                 ramloop[3].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[4].ram.r                                                         |     0.002 |
|                   prim_init.ram                                                          |     0.002 |
|                 ramloop[5].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[6].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[7].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[8].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[9].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|     Inst_MicDisplay                                                                      |     0.003 |
|       SyncAsyncClk                                                                       |    <0.001 |
|     Inst_MouseDisplay                                                                    |    <0.001 |
|     Inst_OverlayCtrl                                                                     |     0.015 |
|     Inst_RGBLedDisplay                                                                   |    <0.001 |
|     Inst_XadcTempDisplay                                                                 |     0.004 |
+------------------------------------------------------------------------------------------+-----------+


