var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/03_verif/QuestaSim/Test/tb_add.sv","src":"`timescale 1ns/1ps\n\nmodule tb_add();\n\n    // DUT (Device Under Test) signals\n    logic a, b, c_i;\n    logic s, c_o;\n\n    // Expected outputs\n    logic exp_s, exp_c_o;\n\n    // Instantiate DUT\n    add DUT (\n        .a(a),\n        .b(b),\n        .c_i(c_i),\n        .s(s),\n        .c_o(c_o)\n    );\n\n    // Task để kiểm tra giá trị\n    task check_result;\n        input logic a_in, b_in, c_in;\n        begin\n            exp_s    = a_in ^ b_in ^ c_in;\n            exp_c_o  = (a_in & b_in) | (a_in & c_in) | (b_in & c_in);\n\n            if ((s === exp_s) && (c_o === exp_c_o))\n                $display(\"PASS: a=%0b b=%0b c_i=%0b -> s=%0b c_o=%0b\",\n                         a_in, b_in, c_in, s, c_o);\n            else\n                $display(\"FAIL: a=%0b b=%0b c_i=%0b -> s=%0b (exp=%0b) c_o=%0b (exp=%0b)\",\n                         a_in, b_in, c_in, s, exp_s, c_o, exp_c_o);\n        end\n    endtask\n\n    // Test sequence\n    initial begin\n        $display(\"===== Start Simulation =====\");\n        $display(\" a  b  c_i | s  c_o \");\n        $display(\"----------------------------\");\n\n        // Test all possible combinations\n        for (int i = 0; i < 8; i++) begin\n            {a, b, c_i} = i[2:0];\n            #1; // nhỏ để DUT cập nhật\n            check_result(a, b, c_i);\n        end\n\n        $display(\"===== Simulation Finished =====\");\n        $finish;\n    end\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);