<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 381, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 224, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 174, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 181, user inline pragmas are applied</column>
            <column name="">(4) simplification, 181, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 165, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 165, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 165, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 165, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 171, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 171, loop and instruction simplification</column>
            <column name="">(2) parallelization, 171, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 171, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 171, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 204, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 263, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_rope" col1="kernel_rope.cpp:75" col2="381" col3="181" col4="171" col5="171" col6="263">
                    <row id="1" col0="load_vec" col1="kernel_rope.cpp:7" col2="76" col2_disp=" 76 (4 calls)" col3="52" col3_disp=" 52 (4 calls)" col4="40" col4_disp=" 40 (4 calls)" col5="40" col5_disp=" 40 (4 calls)" col6="64" col6_disp=" 64 (4 calls)"/>
                    <row id="3" col0="compute_rope" col1="kernel_rope.cpp:14" col2="197" col3="81" col4="81" col5="81" col6="115"/>
                    <row id="2" col0="store_result" col1="kernel_rope.cpp:66" col2="52" col2_disp=" 52 (2 calls)" col3="18" col3_disp=" 18 (2 calls)" col4="20" col4_disp=" 20 (2 calls)" col5="20" col5_disp=" 20 (2 calls)" col6="36" col6_disp=" 36 (2 calls)"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

