ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_DBG_UART.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_DBG_UartInit,"ax",%progbits
  20              		.align	2
  21              		.global	UART_DBG_UartInit
  22              		.code	16
  23              		.thumb_func
  24              		.type	UART_DBG_UartInit, %function
  25              	UART_DBG_UartInit:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\UART_DBG_UART.c"
   1:Generated_Source\PSoC4/UART_DBG_UART.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/UART_DBG_UART.c **** * \file UART_DBG_UART.c
   3:Generated_Source\PSoC4/UART_DBG_UART.c **** * \version 4.0
   4:Generated_Source\PSoC4/UART_DBG_UART.c **** *
   5:Generated_Source\PSoC4/UART_DBG_UART.c **** * \brief
   6:Generated_Source\PSoC4/UART_DBG_UART.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/UART_DBG_UART.c **** *  UART mode.
   8:Generated_Source\PSoC4/UART_DBG_UART.c **** *
   9:Generated_Source\PSoC4/UART_DBG_UART.c **** * Note:
  10:Generated_Source\PSoC4/UART_DBG_UART.c **** *
  11:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************
  12:Generated_Source\PSoC4/UART_DBG_UART.c **** * \copyright
  13:Generated_Source\PSoC4/UART_DBG_UART.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/UART_DBG_UART.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/UART_DBG_UART.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/UART_DBG_UART.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  19:Generated_Source\PSoC4/UART_DBG_UART.c **** #include "UART_DBG_PVT.h"
  20:Generated_Source\PSoC4/UART_DBG_UART.c **** #include "UART_DBG_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/UART_DBG_UART.c **** #include "cyapicallbacks.h"
  22:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  23:Generated_Source\PSoC4/UART_DBG_UART.c **** #if (UART_DBG_UART_WAKE_ENABLE_CONST && UART_DBG_UART_RX_WAKEUP_IRQ)
  24:Generated_Source\PSoC4/UART_DBG_UART.c ****     /**
  25:Generated_Source\PSoC4/UART_DBG_UART.c ****     * \addtogroup group_globals
  26:Generated_Source\PSoC4/UART_DBG_UART.c ****     * \{
  27:Generated_Source\PSoC4/UART_DBG_UART.c ****     */
  28:Generated_Source\PSoC4/UART_DBG_UART.c ****     /** This global variable determines whether to enable Skip Start
  29:Generated_Source\PSoC4/UART_DBG_UART.c ****     * functionality when UART_DBG_Sleep() function is called:
  30:Generated_Source\PSoC4/UART_DBG_UART.c ****     * 0 – disable, other values – enable. Default value is 1.
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 2


  31:Generated_Source\PSoC4/UART_DBG_UART.c ****     * It is only available when Enable wakeup from Deep Sleep Mode is enabled.
  32:Generated_Source\PSoC4/UART_DBG_UART.c ****     */
  33:Generated_Source\PSoC4/UART_DBG_UART.c ****     uint8 UART_DBG_skipStart = 1u;
  34:Generated_Source\PSoC4/UART_DBG_UART.c ****     /** \} globals */
  35:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_UART_WAKE_ENABLE_CONST && UART_DBG_UART_RX_WAKEUP_IRQ) */
  36:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  37:Generated_Source\PSoC4/UART_DBG_UART.c **** #if(UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG)
  38:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  39:Generated_Source\PSoC4/UART_DBG_UART.c ****     /***************************************
  40:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Configuration Structure Initialization
  41:Generated_Source\PSoC4/UART_DBG_UART.c ****     ***************************************/
  42:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  43:Generated_Source\PSoC4/UART_DBG_UART.c ****     const UART_DBG_UART_INIT_STRUCT UART_DBG_configUart =
  44:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
  45:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_SUB_MODE,
  46:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_DIRECTION,
  47:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_DATA_BITS_NUM,
  48:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_PARITY_TYPE,
  49:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_STOP_BITS_NUM,
  50:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_OVS_FACTOR,
  51:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_IRDA_LOW_POWER,
  52:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_MEDIAN_FILTER_ENABLE,
  53:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_RETRY_ON_NACK,
  54:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_IRDA_POLARITY,
  55:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_DROP_ON_PARITY_ERR,
  56:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_DROP_ON_FRAME_ERR,
  57:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_WAKE_ENABLE,
  58:Generated_Source\PSoC4/UART_DBG_UART.c ****         0u,
  59:Generated_Source\PSoC4/UART_DBG_UART.c ****         NULL,
  60:Generated_Source\PSoC4/UART_DBG_UART.c ****         0u,
  61:Generated_Source\PSoC4/UART_DBG_UART.c ****         NULL,
  62:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_MP_MODE_ENABLE,
  63:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_MP_ACCEPT_ADDRESS,
  64:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_MP_RX_ADDRESS,
  65:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_MP_RX_ADDRESS_MASK,
  66:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint32) UART_DBG_SCB_IRQ_INTERNAL,
  67:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_INTR_RX_MASK,
  68:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_RX_TRIGGER_LEVEL,
  69:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_INTR_TX_MASK,
  70:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_TX_TRIGGER_LEVEL,
  71:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_BYTE_MODE_ENABLE,
  72:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_CTS_ENABLE,
  73:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_CTS_POLARITY,
  74:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_RTS_POLARITY,
  75:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_RTS_FIFO_LEVEL,
  76:Generated_Source\PSoC4/UART_DBG_UART.c ****         (uint8) UART_DBG_UART_RX_BREAK_WIDTH
  77:Generated_Source\PSoC4/UART_DBG_UART.c ****     };
  78:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  79:Generated_Source\PSoC4/UART_DBG_UART.c **** 
  80:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
  81:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartInit
  82:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
  83:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
  84:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Configures the UART_DBG for UART operation.
  85:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
  86:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  This function is intended specifically to be used when the UART_DBG
  87:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  configuration is set to “Unconfigured UART_DBG” in the customizer.
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 3


  88:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  After initializing the UART_DBG in UART mode using this function,
  89:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  the component can be enabled using the UART_DBG_Start() or
  90:Generated_Source\PSoC4/UART_DBG_UART.c ****     * UART_DBG_Enable() function.
  91:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  This function uses a pointer to a structure that provides the configuration
  92:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  settings. This structure contains the same information that would otherwise
  93:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  be provided by the customizer settings.
  94:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
  95:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \param config: pointer to a structure that contains the following list of
  96:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   fields. These fields match the selections available in the customizer.
  97:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   Refer to the customizer for further description of the settings.
  98:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
  99:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 100:Generated_Source\PSoC4/UART_DBG_UART.c ****     void UART_DBG_UartInit(const UART_DBG_UART_INIT_STRUCT *config)
 101:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 102:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 pinsConfig;
 103:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 104:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (NULL == config)
 105:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 106:Generated_Source\PSoC4/UART_DBG_UART.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
 107:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 108:Generated_Source\PSoC4/UART_DBG_UART.c ****         else
 109:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 110:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Get direction to configure UART pins: TX, RX or TX+RX */
 111:Generated_Source\PSoC4/UART_DBG_UART.c ****             pinsConfig  = config->direction;
 112:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 113:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 114:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Add RTS and CTS pins to configure */
 115:Generated_Source\PSoC4/UART_DBG_UART.c ****             pinsConfig |= (0u != config->rtsRxFifoLevel) ? (UART_DBG_UART_RTS_PIN_ENABLE) : (0u);
 116:Generated_Source\PSoC4/UART_DBG_UART.c ****             pinsConfig |= (0u != config->enableCts)      ? (UART_DBG_UART_CTS_PIN_ENABLE) : (0u);
 117:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 118:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 119:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure pins */
 120:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_SetPins(UART_DBG_SCB_MODE_UART, config->mode, pinsConfig);
 121:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 122:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Store internal configuration */
 123:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_scbMode       = (uint8) UART_DBG_SCB_MODE_UART;
 124:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_scbEnableWake = (uint8) config->enableWake;
 125:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_scbEnableIntr = (uint8) config->enableInterrupt;
 126:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 127:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Set RX direction internal variables */
 128:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxBuffer      =         config->rxBuffer;
 129:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxDataBits    = (uint8) config->dataBits;
 130:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxBufferSize  =         config->rxBufferSize;
 131:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 132:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Set TX direction internal variables */
 133:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_txBuffer      =         config->txBuffer;
 134:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_txDataBits    = (uint8) config->dataBits;
 135:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_txBufferSize  =         config->txBufferSize;
 136:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 137:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure UART interface */
 138:Generated_Source\PSoC4/UART_DBG_UART.c ****             if(UART_DBG_UART_MODE_IRDA == config->mode)
 139:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 140:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* OVS settings: IrDA */
 141:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_CTRL_REG  = ((0u != config->enableIrdaLowPower) ?
 142:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 (UART_DBG_UART_GET_CTRL_OVS_IRDA_LP(config->oversam
 143:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 (UART_DBG_CTRL_OVS_IRDA_OVS16));
 144:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 4


 145:Generated_Source\PSoC4/UART_DBG_UART.c ****             else
 146:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 147:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* OVS settings: UART and SmartCard */
 148:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_CTRL_REG  = UART_DBG_GET_CTRL_OVS(config->oversample);
 149:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 150:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 151:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_CTRL_REG     |= UART_DBG_GET_CTRL_BYTE_MODE  (config->enableByteMode)      |
 152:Generated_Source\PSoC4/UART_DBG_UART.c ****                                              UART_DBG_GET_CTRL_ADDR_ACCEPT(config->multiprocAcceptA
 153:Generated_Source\PSoC4/UART_DBG_UART.c ****                                              UART_DBG_CTRL_UART;
 154:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 155:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure sub-mode: UART, SmartCard or IrDA */
 156:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_CTRL_REG = UART_DBG_GET_UART_CTRL_MODE(config->mode);
 157:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 158:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure RX direction */
 159:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_RX_CTRL_REG = UART_DBG_GET_UART_RX_CTRL_MODE(config->stopBits)           
 160:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_UART_RX_CTRL_POLARITY(config->enableInvertedRx
 161:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_UART_RX_CTRL_MP_MODE(config->enableMultiproc) 
 162:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_UART_RX_CTRL_DROP_ON_PARITY_ERR(config->dropOn
 163:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_UART_RX_CTRL_DROP_ON_FRAME_ERR(config->dropOnF
 164:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_UART_RX_CTRL_BREAK_WIDTH(config->breakWidth);
 165:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 166:Generated_Source\PSoC4/UART_DBG_UART.c ****             if(UART_DBG_UART_PARITY_NONE != config->parity)
 167:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 168:Generated_Source\PSoC4/UART_DBG_UART.c ****                UART_DBG_UART_RX_CTRL_REG |= UART_DBG_GET_UART_RX_CTRL_PARITY(config->parity) |
 169:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                     UART_DBG_UART_RX_CTRL_PARITY_ENABLED;
 170:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 171:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 172:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_RX_CTRL_REG      = UART_DBG_GET_RX_CTRL_DATA_WIDTH(config->dataBits)       |
 173:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 UART_DBG_GET_RX_CTRL_MEDIAN(config->enableMedianFil
 174:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 UART_DBG_GET_UART_RX_CTRL_ENABLED(config->direction
 175:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 176:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_RX_FIFO_CTRL_REG = UART_DBG_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLe
 177:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 178:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure MP address */
 179:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_RX_MATCH_REG     = UART_DBG_GET_RX_MATCH_ADDR(config->multiprocAddr) |
 180:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 UART_DBG_GET_RX_MATCH_MASK(config->multiprocAddrMas
 181:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 182:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure RX direction */
 183:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_TX_CTRL_REG = UART_DBG_GET_UART_TX_CTRL_MODE(config->stopBits) |
 184:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 UART_DBG_GET_UART_TX_CTRL_RETRY_NACK(config->enable
 185:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 186:Generated_Source\PSoC4/UART_DBG_UART.c ****             if(UART_DBG_UART_PARITY_NONE != config->parity)
 187:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 188:Generated_Source\PSoC4/UART_DBG_UART.c ****                UART_DBG_UART_TX_CTRL_REG |= UART_DBG_GET_UART_TX_CTRL_PARITY(config->parity) |
 189:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                     UART_DBG_UART_TX_CTRL_PARITY_ENABLED;
 190:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 191:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 192:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_TX_CTRL_REG      = UART_DBG_GET_TX_CTRL_DATA_WIDTH(config->dataBits)    |
 193:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                 UART_DBG_GET_UART_TX_CTRL_ENABLED(config->direction
 194:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 195:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_TX_FIFO_CTRL_REG = UART_DBG_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLe
 196:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 197:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 198:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_FLOW_CTRL_REG = UART_DBG_GET_UART_FLOW_CTRL_CTS_ENABLE(config->enableCts)
 199:Generated_Source\PSoC4/UART_DBG_UART.c ****                                             UART_DBG_GET_UART_FLOW_CTRL_CTS_POLARITY (config->ctsPo
 200:Generated_Source\PSoC4/UART_DBG_UART.c ****                                             UART_DBG_GET_UART_FLOW_CTRL_RTS_POLARITY (config->rtsPo
 201:Generated_Source\PSoC4/UART_DBG_UART.c ****                                             UART_DBG_GET_UART_FLOW_CTRL_TRIGGER_LEVEL(config->rtsRx
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 5


 202:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 203:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 204:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure interrupt with UART handler but do not enable it */
 205:Generated_Source\PSoC4/UART_DBG_UART.c ****             CyIntDisable    (UART_DBG_ISR_NUMBER);
 206:Generated_Source\PSoC4/UART_DBG_UART.c ****             CyIntSetPriority(UART_DBG_ISR_NUMBER, UART_DBG_ISR_PRIORITY);
 207:Generated_Source\PSoC4/UART_DBG_UART.c ****             (void) CyIntSetVector(UART_DBG_ISR_NUMBER, &UART_DBG_SPI_UART_ISR);
 208:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 209:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure WAKE interrupt */
 210:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if(UART_DBG_UART_RX_WAKEUP_IRQ)
 211:Generated_Source\PSoC4/UART_DBG_UART.c ****             CyIntDisable    (UART_DBG_RX_WAKE_ISR_NUMBER);
 212:Generated_Source\PSoC4/UART_DBG_UART.c ****             CyIntSetPriority(UART_DBG_RX_WAKE_ISR_NUMBER, UART_DBG_RX_WAKE_ISR_PRIORITY);
 213:Generated_Source\PSoC4/UART_DBG_UART.c ****             (void) CyIntSetVector(UART_DBG_RX_WAKE_ISR_NUMBER, &UART_DBG_UART_WAKEUP_ISR);
 214:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif /* (UART_DBG_UART_RX_WAKEUP_IRQ) */
 215:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 216:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure interrupt sources */
 217:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_I2C_EC_MASK_REG = UART_DBG_NO_INTR_SOURCES;
 218:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_SPI_EC_MASK_REG = UART_DBG_NO_INTR_SOURCES;
 219:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_SLAVE_MASK_REG  = UART_DBG_NO_INTR_SOURCES;
 220:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_MASTER_MASK_REG = UART_DBG_NO_INTR_SOURCES;
 221:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_RX_MASK_REG     = config->rxInterruptMask;
 222:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_INTR_TX_MASK_REG     = config->txInterruptMask;
 223:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 224:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Configure TX interrupt sources to restore. */
 225:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_IntrTxMask = LO16(UART_DBG_INTR_TX_MASK_REG);
 226:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 227:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Clear RX buffer indexes */
 228:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxBufferHead     = 0u;
 229:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxBufferTail     = 0u;
 230:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_rxBufferOverflow = 0u;
 231:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 232:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Clear TX buffer indexes */
 233:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_txBufferHead = 0u;
 234:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_txBufferTail = 0u;
 235:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 236:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 237:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 238:Generated_Source\PSoC4/UART_DBG_UART.c **** #else
 239:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 240:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 241:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartInit
 242:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 243:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 244:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Configures the SCB for the UART operation.
 245:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 246:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 247:Generated_Source\PSoC4/UART_DBG_UART.c ****     void UART_DBG_UartInit(void)
 248:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
  28              		.loc 1 248 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 249:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure UART interface */
 250:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_CTRL_REG = UART_DBG_UART_DEFAULT_CTRL;
  33              		.loc 1 250 0
  34 0000 154A     		ldr	r2, .L2
  35 0002 164B     		ldr	r3, .L2+4
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 6


  36 0004 1A60     		str	r2, [r3]
 251:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 252:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure sub-mode: UART, SmartCard or IrDA */
 253:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_CTRL_REG = UART_DBG_UART_DEFAULT_UART_CTRL;
  37              		.loc 1 253 0
  38 0006 0023     		movs	r3, #0
  39 0008 154A     		ldr	r2, .L2+8
  40 000a 1360     		str	r3, [r2]
 254:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 255:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure RX direction */
 256:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_RX_CTRL_REG = UART_DBG_UART_DEFAULT_UART_RX_CTRL;
  41              		.loc 1 256 0
  42 000c 1549     		ldr	r1, .L2+12
  43 000e 164A     		ldr	r2, .L2+16
  44 0010 1160     		str	r1, [r2]
 257:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_RX_CTRL_REG      = UART_DBG_UART_DEFAULT_RX_CTRL;
  45              		.loc 1 257 0
  46 0012 164A     		ldr	r2, .L2+20
  47 0014 1649     		ldr	r1, .L2+24
  48 0016 0A60     		str	r2, [r1]
 258:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_RX_FIFO_CTRL_REG = UART_DBG_UART_DEFAULT_RX_FIFO_CTRL;
  49              		.loc 1 258 0
  50 0018 0720     		movs	r0, #7
  51 001a 1649     		ldr	r1, .L2+28
  52 001c 0860     		str	r0, [r1]
 259:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_RX_MATCH_REG     = UART_DBG_UART_DEFAULT_RX_MATCH_REG;
  53              		.loc 1 259 0
  54 001e 1649     		ldr	r1, .L2+32
  55 0020 0B60     		str	r3, [r1]
 260:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 261:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure TX direction */
 262:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_TX_CTRL_REG = UART_DBG_UART_DEFAULT_UART_TX_CTRL;
  56              		.loc 1 262 0
  57 0022 0638     		subs	r0, r0, #6
  58 0024 1549     		ldr	r1, .L2+36
  59 0026 0860     		str	r0, [r1]
 263:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_TX_CTRL_REG      = UART_DBG_UART_DEFAULT_TX_CTRL;
  60              		.loc 1 263 0
  61 0028 1549     		ldr	r1, .L2+40
  62 002a 0A60     		str	r2, [r1]
 264:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_TX_FIFO_CTRL_REG = UART_DBG_UART_DEFAULT_TX_FIFO_CTRL;
  63              		.loc 1 264 0
  64 002c 154A     		ldr	r2, .L2+44
  65 002e 1360     		str	r3, [r2]
 265:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 266:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 267:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UART_FLOW_CTRL_REG = UART_DBG_UART_DEFAULT_FLOW_CTRL;
  66              		.loc 1 267 0
  67 0030 0421     		movs	r1, #4
  68 0032 154A     		ldr	r2, .L2+48
  69 0034 1160     		str	r1, [r2]
 268:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 269:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 270:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure interrupt with UART handler but do not enable it */
 271:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if(UART_DBG_SCB_IRQ_INTERNAL)
 272:Generated_Source\PSoC4/UART_DBG_UART.c ****         CyIntDisable    (UART_DBG_ISR_NUMBER);
 273:Generated_Source\PSoC4/UART_DBG_UART.c ****         CyIntSetPriority(UART_DBG_ISR_NUMBER, UART_DBG_ISR_PRIORITY);
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 7


 274:Generated_Source\PSoC4/UART_DBG_UART.c ****         (void) CyIntSetVector(UART_DBG_ISR_NUMBER, &UART_DBG_SPI_UART_ISR);
 275:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_SCB_IRQ_INTERNAL) */
 276:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 277:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure WAKE interrupt */
 278:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if(UART_DBG_UART_RX_WAKEUP_IRQ)
 279:Generated_Source\PSoC4/UART_DBG_UART.c ****         CyIntDisable    (UART_DBG_RX_WAKE_ISR_NUMBER);
 280:Generated_Source\PSoC4/UART_DBG_UART.c ****         CyIntSetPriority(UART_DBG_RX_WAKE_ISR_NUMBER, UART_DBG_RX_WAKE_ISR_PRIORITY);
 281:Generated_Source\PSoC4/UART_DBG_UART.c ****         (void) CyIntSetVector(UART_DBG_RX_WAKE_ISR_NUMBER, &UART_DBG_UART_WAKEUP_ISR);
 282:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_UART_RX_WAKEUP_IRQ) */
 283:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 284:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure interrupt sources */
 285:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_I2C_EC_MASK_REG = UART_DBG_UART_DEFAULT_INTR_I2C_EC_MASK;
  70              		.loc 1 285 0
  71 0036 154A     		ldr	r2, .L2+52
  72 0038 1360     		str	r3, [r2]
 286:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_SPI_EC_MASK_REG = UART_DBG_UART_DEFAULT_INTR_SPI_EC_MASK;
  73              		.loc 1 286 0
  74 003a 154A     		ldr	r2, .L2+56
  75 003c 1360     		str	r3, [r2]
 287:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_SLAVE_MASK_REG  = UART_DBG_UART_DEFAULT_INTR_SLAVE_MASK;
  76              		.loc 1 287 0
  77 003e 154A     		ldr	r2, .L2+60
  78 0040 1360     		str	r3, [r2]
 288:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_MASTER_MASK_REG = UART_DBG_UART_DEFAULT_INTR_MASTER_MASK;
  79              		.loc 1 288 0
  80 0042 154A     		ldr	r2, .L2+64
  81 0044 1360     		str	r3, [r2]
 289:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_RX_MASK_REG     = UART_DBG_UART_DEFAULT_INTR_RX_MASK;
  82              		.loc 1 289 0
  83 0046 154A     		ldr	r2, .L2+68
  84 0048 1360     		str	r3, [r2]
 290:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_INTR_TX_MASK_REG     = UART_DBG_UART_DEFAULT_INTR_TX_MASK;
  85              		.loc 1 290 0
  86 004a 154A     		ldr	r2, .L2+72
  87 004c 1360     		str	r3, [r2]
 291:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 292:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Configure TX interrupt sources to restore. */
 293:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_IntrTxMask = LO16(UART_DBG_INTR_TX_MASK_REG);
  88              		.loc 1 293 0
  89 004e 1268     		ldr	r2, [r2]
  90 0050 144B     		ldr	r3, .L2+76
  91 0052 1A80     		strh	r2, [r3]
 294:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 295:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if(UART_DBG_INTERNAL_RX_SW_BUFFER_CONST)
 296:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_rxBufferHead     = 0u;
 297:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_rxBufferTail     = 0u;
 298:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_rxBufferOverflow = 0u;
 299:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_INTERNAL_RX_SW_BUFFER_CONST) */
 300:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 301:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if(UART_DBG_INTERNAL_TX_SW_BUFFER_CONST)
 302:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_txBufferHead = 0u;
 303:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_txBufferTail = 0u;
 304:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_INTERNAL_TX_SW_BUFFER_CONST) */
 305:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
  92              		.loc 1 305 0
  93              		@ sp needed
  94 0054 7047     		bx	lr
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 8


  95              	.L3:
  96 0056 C046     		.align	2
  97              	.L2:
  98 0058 0B000002 		.word	33554443
  99 005c 00002440 		.word	1076101120
 100 0060 40002440 		.word	1076101184
 101 0064 01000A00 		.word	655361
 102 0068 48002440 		.word	1076101192
 103 006c 07000080 		.word	-2147483641
 104 0070 00032440 		.word	1076101888
 105 0074 04032440 		.word	1076101892
 106 0078 10032440 		.word	1076101904
 107 007c 44002440 		.word	1076101188
 108 0080 00022440 		.word	1076101632
 109 0084 04022440 		.word	1076101636
 110 0088 50002440 		.word	1076101200
 111 008c 880E2440 		.word	1076104840
 112 0090 C80E2440 		.word	1076104904
 113 0094 480F2440 		.word	1076105032
 114 0098 080F2440 		.word	1076104968
 115 009c C80F2440 		.word	1076105160
 116 00a0 880F2440 		.word	1076105096
 117 00a4 00000000 		.word	UART_DBG_IntrTxMask
 118              		.cfi_endproc
 119              	.LFE2:
 120              		.size	UART_DBG_UartInit, .-UART_DBG_UartInit
 121              		.section	.text.UART_DBG_UartPostEnable,"ax",%progbits
 122              		.align	2
 123              		.global	UART_DBG_UartPostEnable
 124              		.code	16
 125              		.thumb_func
 126              		.type	UART_DBG_UartPostEnable, %function
 127              	UART_DBG_UartPostEnable:
 128              	.LFB3:
 306:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG) */
 307:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 308:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 309:Generated_Source\PSoC4/UART_DBG_UART.c **** /*******************************************************************************
 310:Generated_Source\PSoC4/UART_DBG_UART.c **** * Function Name: UART_DBG_UartPostEnable
 311:Generated_Source\PSoC4/UART_DBG_UART.c **** ****************************************************************************//**
 312:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 313:Generated_Source\PSoC4/UART_DBG_UART.c **** *  Restores HSIOM settings for the UART output pins (TX and/or RTS) to be
 314:Generated_Source\PSoC4/UART_DBG_UART.c **** *  controlled by the SCB UART.
 315:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 316:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************/
 317:Generated_Source\PSoC4/UART_DBG_UART.c **** void UART_DBG_UartPostEnable(void)
 318:Generated_Source\PSoC4/UART_DBG_UART.c **** {
 129              		.loc 1 318 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 319:Generated_Source\PSoC4/UART_DBG_UART.c **** #if (UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG)
 320:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_TX_SCL_MISO_PIN)
 321:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (UART_DBG_CHECK_TX_SCL_MISO_PIN_USED)
 322:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 323:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Set SCB UART to drive the output pin */
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 9


 324:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_SET_HSIOM_SEL(UART_DBG_TX_SCL_MISO_HSIOM_REG, UART_DBG_TX_SCL_MISO_HSIOM_MASK,
 325:Generated_Source\PSoC4/UART_DBG_UART.c ****                                            UART_DBG_TX_SCL_MISO_HSIOM_POS, UART_DBG_TX_SCL_MISO_HSI
 326:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 327:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_TX_SCL_MISO_PIN_PIN) */
 328:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 329:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 330:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if (UART_DBG_RTS_SS0_PIN)
 331:Generated_Source\PSoC4/UART_DBG_UART.c ****             if (UART_DBG_CHECK_RTS_SS0_PIN_USED)
 332:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 333:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* Set SCB UART to drive the output pin */
 334:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_SET_HSIOM_SEL(UART_DBG_RTS_SS0_HSIOM_REG, UART_DBG_RTS_SS0_HSIOM_MASK,
 335:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                UART_DBG_RTS_SS0_HSIOM_POS, UART_DBG_RTS_SS0_HSIOM_S
 336:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 337:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif /* (UART_DBG_RTS_SS0_PIN) */
 338:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 339:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 340:Generated_Source\PSoC4/UART_DBG_UART.c **** #else
 341:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_UART_TX_PIN)
 342:Generated_Source\PSoC4/UART_DBG_UART.c ****          /* Set SCB UART to drive the output pin */
 343:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SET_HSIOM_SEL(UART_DBG_TX_HSIOM_REG, UART_DBG_TX_HSIOM_MASK,
 344:Generated_Source\PSoC4/UART_DBG_UART.c ****                                        UART_DBG_TX_HSIOM_POS, UART_DBG_TX_HSIOM_SEL_UART);
 345:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_UART_TX_PIN) */
 346:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 347:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_UART_RTS_PIN)
 348:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Set SCB UART to drive the output pin */
 349:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SET_HSIOM_SEL(UART_DBG_RTS_HSIOM_REG, UART_DBG_RTS_HSIOM_MASK,
 350:Generated_Source\PSoC4/UART_DBG_UART.c ****                                        UART_DBG_RTS_HSIOM_POS, UART_DBG_RTS_HSIOM_SEL_UART);
 351:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_UART_RTS_PIN) */
 352:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG) */
 353:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 354:Generated_Source\PSoC4/UART_DBG_UART.c ****     /* Restore TX interrupt sources. */
 355:Generated_Source\PSoC4/UART_DBG_UART.c ****     UART_DBG_SetTxInterruptMode(UART_DBG_IntrTxMask);
 134              		.loc 1 355 0
 135 0000 024B     		ldr	r3, .L5
 136 0002 1A88     		ldrh	r2, [r3]
 137 0004 024B     		ldr	r3, .L5+4
 138 0006 1A60     		str	r2, [r3]
 356:Generated_Source\PSoC4/UART_DBG_UART.c **** }
 139              		.loc 1 356 0
 140              		@ sp needed
 141 0008 7047     		bx	lr
 142              	.L6:
 143 000a C046     		.align	2
 144              	.L5:
 145 000c 00000000 		.word	UART_DBG_IntrTxMask
 146 0010 880F2440 		.word	1076105096
 147              		.cfi_endproc
 148              	.LFE3:
 149              		.size	UART_DBG_UartPostEnable, .-UART_DBG_UartPostEnable
 150              		.section	.text.UART_DBG_UartStop,"ax",%progbits
 151              		.align	2
 152              		.global	UART_DBG_UartStop
 153              		.code	16
 154              		.thumb_func
 155              		.type	UART_DBG_UartStop, %function
 156              	UART_DBG_UartStop:
 157              	.LFB4:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 10


 357:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 358:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 359:Generated_Source\PSoC4/UART_DBG_UART.c **** /*******************************************************************************
 360:Generated_Source\PSoC4/UART_DBG_UART.c **** * Function Name: UART_DBG_UartStop
 361:Generated_Source\PSoC4/UART_DBG_UART.c **** ****************************************************************************//**
 362:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 363:Generated_Source\PSoC4/UART_DBG_UART.c **** *  Changes the HSIOM settings for the UART output pins (TX and/or RTS) to keep
 364:Generated_Source\PSoC4/UART_DBG_UART.c **** *  them inactive after the block is disabled. The output pins are controlled by
 365:Generated_Source\PSoC4/UART_DBG_UART.c **** *  the GPIO data register. Also, the function disables the skip start feature
 366:Generated_Source\PSoC4/UART_DBG_UART.c **** *  to not cause it to trigger after the component is enabled.
 367:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 368:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************/
 369:Generated_Source\PSoC4/UART_DBG_UART.c **** void UART_DBG_UartStop(void)
 370:Generated_Source\PSoC4/UART_DBG_UART.c **** {
 158              		.loc 1 370 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 371:Generated_Source\PSoC4/UART_DBG_UART.c **** #if(UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG)
 372:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_TX_SCL_MISO_PIN)
 373:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (UART_DBG_CHECK_TX_SCL_MISO_PIN_USED)
 374:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 375:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Set GPIO to drive output pin */
 376:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_SET_HSIOM_SEL(UART_DBG_TX_SCL_MISO_HSIOM_REG, UART_DBG_TX_SCL_MISO_HSIOM_MASK,
 377:Generated_Source\PSoC4/UART_DBG_UART.c ****                                            UART_DBG_TX_SCL_MISO_HSIOM_POS, UART_DBG_TX_SCL_MISO_HSI
 378:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 379:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_TX_SCL_MISO_PIN_PIN) */
 380:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 381:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 382:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if (UART_DBG_RTS_SS0_PIN)
 383:Generated_Source\PSoC4/UART_DBG_UART.c ****             if (UART_DBG_CHECK_RTS_SS0_PIN_USED)
 384:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 385:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* Set output pin state after block is disabled */
 386:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_uart_rts_spi_ss0_Write(UART_DBG_GET_UART_RTS_INACTIVE);
 387:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 388:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* Set GPIO to drive output pin */
 389:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_SET_HSIOM_SEL(UART_DBG_RTS_SS0_HSIOM_REG, UART_DBG_RTS_SS0_HSIOM_MASK,
 390:Generated_Source\PSoC4/UART_DBG_UART.c ****                                                UART_DBG_RTS_SS0_HSIOM_POS, UART_DBG_RTS_SS0_HSIOM_S
 391:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 392:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif /* (UART_DBG_RTS_SS0_PIN) */
 393:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 394:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 395:Generated_Source\PSoC4/UART_DBG_UART.c **** #else
 396:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_UART_TX_PIN)
 397:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Set GPIO to drive output pin */
 398:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SET_HSIOM_SEL(UART_DBG_TX_HSIOM_REG, UART_DBG_TX_HSIOM_MASK,
 399:Generated_Source\PSoC4/UART_DBG_UART.c ****                                        UART_DBG_TX_HSIOM_POS, UART_DBG_TX_HSIOM_SEL_GPIO);
 400:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_UART_TX_PIN) */
 401:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 402:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if (UART_DBG_UART_RTS_PIN)
 403:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Set output pin state after block is disabled */
 404:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_rts_Write(UART_DBG_GET_UART_RTS_INACTIVE);
 405:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 406:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Set GPIO to drive output pin */
 407:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SET_HSIOM_SEL(UART_DBG_RTS_HSIOM_REG, UART_DBG_RTS_HSIOM_MASK,
 408:Generated_Source\PSoC4/UART_DBG_UART.c ****                                        UART_DBG_RTS_HSIOM_POS, UART_DBG_RTS_HSIOM_SEL_GPIO);
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 11


 409:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* (UART_DBG_UART_RTS_PIN) */
 410:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 411:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_SCB_MODE_UNCONFIG_CONST_CFG) */
 412:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 413:Generated_Source\PSoC4/UART_DBG_UART.c **** #if (UART_DBG_UART_WAKE_ENABLE_CONST)
 414:Generated_Source\PSoC4/UART_DBG_UART.c ****     /* Disable skip start feature used for wakeup */
 415:Generated_Source\PSoC4/UART_DBG_UART.c ****     UART_DBG_UART_RX_CTRL_REG &= (uint32) ~UART_DBG_UART_RX_CTRL_SKIP_START;
 416:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_UART_WAKE_ENABLE_CONST) */
 417:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 418:Generated_Source\PSoC4/UART_DBG_UART.c ****     /* Store TX interrupt sources (exclude level triggered). */
 419:Generated_Source\PSoC4/UART_DBG_UART.c ****     UART_DBG_IntrTxMask = LO16(UART_DBG_GetTxInterruptMode() & UART_DBG_INTR_UART_TX_RESTORE);
 163              		.loc 1 419 0
 164 0000 034B     		ldr	r3, .L8
 165 0002 1A68     		ldr	r2, [r3]
 166 0004 E423     		movs	r3, #228
 167 0006 DB00     		lsls	r3, r3, #3
 168 0008 1340     		ands	r3, r2
 169 000a 024A     		ldr	r2, .L8+4
 170 000c 1380     		strh	r3, [r2]
 420:Generated_Source\PSoC4/UART_DBG_UART.c **** }
 171              		.loc 1 420 0
 172              		@ sp needed
 173 000e 7047     		bx	lr
 174              	.L9:
 175              		.align	2
 176              	.L8:
 177 0010 880F2440 		.word	1076105096
 178 0014 00000000 		.word	UART_DBG_IntrTxMask
 179              		.cfi_endproc
 180              	.LFE4:
 181              		.size	UART_DBG_UartStop, .-UART_DBG_UartStop
 182              		.section	.text.UART_DBG_UartSetRxAddress,"ax",%progbits
 183              		.align	2
 184              		.global	UART_DBG_UartSetRxAddress
 185              		.code	16
 186              		.thumb_func
 187              		.type	UART_DBG_UartSetRxAddress, %function
 188              	UART_DBG_UartSetRxAddress:
 189              	.LFB5:
 421:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 422:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 423:Generated_Source\PSoC4/UART_DBG_UART.c **** /*******************************************************************************
 424:Generated_Source\PSoC4/UART_DBG_UART.c **** * Function Name: UART_DBG_UartSetRxAddress
 425:Generated_Source\PSoC4/UART_DBG_UART.c **** ****************************************************************************//**
 426:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 427:Generated_Source\PSoC4/UART_DBG_UART.c **** *  Sets the hardware detectable receiver address for the UART in the
 428:Generated_Source\PSoC4/UART_DBG_UART.c **** *  Multiprocessor mode.
 429:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 430:Generated_Source\PSoC4/UART_DBG_UART.c **** *  \param address: Address for hardware address detection.
 431:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 432:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************/
 433:Generated_Source\PSoC4/UART_DBG_UART.c **** void UART_DBG_UartSetRxAddress(uint32 address)
 434:Generated_Source\PSoC4/UART_DBG_UART.c **** {
 190              		.loc 1 434 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 12


 194              		@ link register save eliminated.
 195              	.LVL0:
 435:Generated_Source\PSoC4/UART_DBG_UART.c ****      uint32 matchReg;
 436:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 437:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg = UART_DBG_RX_MATCH_REG;
 196              		.loc 1 437 0
 197 0000 034A     		ldr	r2, .L11
 198 0002 1368     		ldr	r3, [r2]
 199              	.LVL1:
 438:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 439:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg &= ((uint32) ~UART_DBG_RX_MATCH_ADDR_MASK); /* Clear address bits */
 200              		.loc 1 439 0
 201 0004 FF21     		movs	r1, #255
 202 0006 8B43     		bics	r3, r1
 203              	.LVL2:
 440:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg |= ((uint32)  (address & UART_DBG_RX_MATCH_ADDR_MASK)); /* Set address  */
 204              		.loc 1 440 0
 205 0008 0840     		ands	r0, r1
 206              	.LVL3:
 207 000a 1843     		orrs	r0, r3
 208              	.LVL4:
 441:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 442:Generated_Source\PSoC4/UART_DBG_UART.c ****     UART_DBG_RX_MATCH_REG = matchReg;
 209              		.loc 1 442 0
 210 000c 1060     		str	r0, [r2]
 443:Generated_Source\PSoC4/UART_DBG_UART.c **** }
 211              		.loc 1 443 0
 212              		@ sp needed
 213 000e 7047     		bx	lr
 214              	.L12:
 215              		.align	2
 216              	.L11:
 217 0010 10032440 		.word	1076101904
 218              		.cfi_endproc
 219              	.LFE5:
 220              		.size	UART_DBG_UartSetRxAddress, .-UART_DBG_UartSetRxAddress
 221              		.section	.text.UART_DBG_UartSetRxAddressMask,"ax",%progbits
 222              		.align	2
 223              		.global	UART_DBG_UartSetRxAddressMask
 224              		.code	16
 225              		.thumb_func
 226              		.type	UART_DBG_UartSetRxAddressMask, %function
 227              	UART_DBG_UartSetRxAddressMask:
 228              	.LFB6:
 444:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 445:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 446:Generated_Source\PSoC4/UART_DBG_UART.c **** /*******************************************************************************
 447:Generated_Source\PSoC4/UART_DBG_UART.c **** * Function Name: UART_DBG_UartSetRxAddressMask
 448:Generated_Source\PSoC4/UART_DBG_UART.c **** ****************************************************************************//**
 449:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 450:Generated_Source\PSoC4/UART_DBG_UART.c **** *  Sets the hardware address mask for the UART in the Multiprocessor mode.
 451:Generated_Source\PSoC4/UART_DBG_UART.c **** *
 452:Generated_Source\PSoC4/UART_DBG_UART.c **** *  \param addressMask: Address mask.
 453:Generated_Source\PSoC4/UART_DBG_UART.c **** *   - Bit value 0 – excludes bit from address comparison.
 454:Generated_Source\PSoC4/UART_DBG_UART.c **** *   - Bit value 1 – the bit needs to match with the corresponding bit
 455:Generated_Source\PSoC4/UART_DBG_UART.c **** *     of the address.
 456:Generated_Source\PSoC4/UART_DBG_UART.c **** *
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 13


 457:Generated_Source\PSoC4/UART_DBG_UART.c **** *******************************************************************************/
 458:Generated_Source\PSoC4/UART_DBG_UART.c **** void UART_DBG_UartSetRxAddressMask(uint32 addressMask)
 459:Generated_Source\PSoC4/UART_DBG_UART.c **** {
 229              		.loc 1 459 0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 234              	.LVL5:
 460:Generated_Source\PSoC4/UART_DBG_UART.c ****     uint32 matchReg;
 461:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 462:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg = UART_DBG_RX_MATCH_REG;
 235              		.loc 1 462 0
 236 0000 034A     		ldr	r2, .L14
 237 0002 1168     		ldr	r1, [r2]
 238              	.LVL6:
 463:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 464:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg &= ((uint32) ~UART_DBG_RX_MATCH_MASK_MASK); /* Clear address mask bits */
 239              		.loc 1 464 0
 240 0004 034B     		ldr	r3, .L14+4
 241 0006 0B40     		ands	r3, r1
 242              	.LVL7:
 465:Generated_Source\PSoC4/UART_DBG_UART.c ****     matchReg |= ((uint32) (addressMask << UART_DBG_RX_MATCH_MASK_POS));
 243              		.loc 1 465 0
 244 0008 0004     		lsls	r0, r0, #16
 245              	.LVL8:
 246 000a 1843     		orrs	r0, r3
 247              	.LVL9:
 466:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 467:Generated_Source\PSoC4/UART_DBG_UART.c ****     UART_DBG_RX_MATCH_REG = matchReg;
 248              		.loc 1 467 0
 249 000c 1060     		str	r0, [r2]
 468:Generated_Source\PSoC4/UART_DBG_UART.c **** }
 250              		.loc 1 468 0
 251              		@ sp needed
 252 000e 7047     		bx	lr
 253              	.L15:
 254              		.align	2
 255              	.L14:
 256 0010 10032440 		.word	1076101904
 257 0014 FFFF00FF 		.word	-16711681
 258              		.cfi_endproc
 259              	.LFE6:
 260              		.size	UART_DBG_UartSetRxAddressMask, .-UART_DBG_UartSetRxAddressMask
 261              		.section	.text.UART_DBG_UartGetChar,"ax",%progbits
 262              		.align	2
 263              		.global	UART_DBG_UartGetChar
 264              		.code	16
 265              		.thumb_func
 266              		.type	UART_DBG_UartGetChar, %function
 267              	UART_DBG_UartGetChar:
 268              	.LFB7:
 469:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 470:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 471:Generated_Source\PSoC4/UART_DBG_UART.c **** #if(UART_DBG_UART_RX_DIRECTION)
 472:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 473:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartGetChar
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 14


 474:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 475:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 476:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Retrieves next data element from receive buffer.
 477:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  This function is designed for ASCII characters and returns a char where
 478:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  1 to 255 are valid characters and 0 indicates an error occurred or no data
 479:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  is present.
 480:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  - RX software buffer is disabled: Returns data element retrieved from RX
 481:Generated_Source\PSoC4/UART_DBG_UART.c ****     *    FIFO.
 482:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  - RX software buffer is enabled: Returns data element from the software
 483:Generated_Source\PSoC4/UART_DBG_UART.c ****     *    receive buffer.
 484:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 485:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \return
 486:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   Next data element from the receive buffer. ASCII character values from
 487:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   1 to 255 are valid. A returned zero signifies an error condition or no
 488:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   data available.
 489:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 490:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \sideeffect
 491:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   The errors bits may not correspond with reading characters due to
 492:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   RX FIFO and software buffer usage.
 493:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   RX software buffer is enabled: The internal software buffer overflow
 494:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   is not treated as an error condition.
 495:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   Check UART_DBG_rxBufferOverflow to capture that error condition.
 496:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 497:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 498:Generated_Source\PSoC4/UART_DBG_UART.c ****     uint32 UART_DBG_UartGetChar(void)
 499:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 269              		.loc 1 499 0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273 0000 10B5     		push	{r4, lr}
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277              	.LVL10:
 500:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 rxData = 0u;
 501:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 502:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Reads data only if there is data to read */
 503:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (0u != UART_DBG_SpiUartGetRxBufferSize())
 278              		.loc 1 503 0
 279 0002 FFF7FEFF 		bl	UART_DBG_SpiUartGetRxBufferSize
 280              	.LVL11:
 281 0006 0028     		cmp	r0, #0
 282 0008 02D0     		beq	.L19
 504:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 505:Generated_Source\PSoC4/UART_DBG_UART.c ****             rxData = UART_DBG_SpiUartReadRxData();
 283              		.loc 1 505 0
 284 000a FFF7FEFF 		bl	UART_DBG_SpiUartReadRxData
 285              	.LVL12:
 286 000e 00E0     		b	.L17
 287              	.LVL13:
 288              	.L19:
 500:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 rxData = 0u;
 289              		.loc 1 500 0
 290 0010 0020     		movs	r0, #0
 291              	.LVL14:
 292              	.L17:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 15


 506:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 507:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 508:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (UART_DBG_CHECK_INTR_RX(UART_DBG_INTR_RX_ERR))
 293              		.loc 1 508 0
 294 0012 054B     		ldr	r3, .L20
 295 0014 1A68     		ldr	r2, [r3]
 296 0016 D823     		movs	r3, #216
 297 0018 9B00     		lsls	r3, r3, #2
 298 001a 1A42     		tst	r2, r3
 299 001c 03D0     		beq	.L18
 300              	.LVL15:
 509:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 510:Generated_Source\PSoC4/UART_DBG_UART.c ****             rxData = 0u; /* Error occurred: returns zero */
 511:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_ClearRxInterruptSource(UART_DBG_INTR_RX_ERR);
 301              		.loc 1 511 0
 302 001e 1A00     		movs	r2, r3
 303 0020 014B     		ldr	r3, .L20
 304 0022 1A60     		str	r2, [r3]
 510:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_ClearRxInterruptSource(UART_DBG_INTR_RX_ERR);
 305              		.loc 1 510 0
 306 0024 0020     		movs	r0, #0
 307              	.LVL16:
 308              	.L18:
 512:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 513:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 514:Generated_Source\PSoC4/UART_DBG_UART.c ****         return (rxData);
 515:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 309              		.loc 1 515 0
 310              		@ sp needed
 311 0026 10BD     		pop	{r4, pc}
 312              	.L21:
 313              		.align	2
 314              	.L20:
 315 0028 C00F2440 		.word	1076105152
 316              		.cfi_endproc
 317              	.LFE7:
 318              		.size	UART_DBG_UartGetChar, .-UART_DBG_UartGetChar
 319              		.section	.text.UART_DBG_UartGetByte,"ax",%progbits
 320              		.align	2
 321              		.global	UART_DBG_UartGetByte
 322              		.code	16
 323              		.thumb_func
 324              		.type	UART_DBG_UartGetByte, %function
 325              	UART_DBG_UartGetByte:
 326              	.LFB8:
 516:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 517:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 518:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 519:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartGetByte
 520:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 521:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 522:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Retrieves the next data element from the receive buffer, returns the
 523:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  received byte and error condition.
 524:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - The RX software buffer is disabled: returns the data element retrieved
 525:Generated_Source\PSoC4/UART_DBG_UART.c ****     *     from the RX FIFO. Undefined data will be returned if the RX FIFO is
 526:Generated_Source\PSoC4/UART_DBG_UART.c ****     *     empty.
 527:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - The RX software buffer is enabled: returns data element from the
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 16


 528:Generated_Source\PSoC4/UART_DBG_UART.c ****     *     software receive buffer.
 529:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 530:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \return
 531:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   Bits 7-0 contain the next data element from the receive buffer and
 532:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   other bits contain the error condition.
 533:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - UART_DBG_UART_RX_OVERFLOW - Attempt to write to a full
 534:Generated_Source\PSoC4/UART_DBG_UART.c ****     *     receiver FIFO.
 535:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - UART_DBG_UART_RX_UNDERFLOW    Attempt to read from an empty
 536:Generated_Source\PSoC4/UART_DBG_UART.c ****     *     receiver FIFO.
 537:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - UART_DBG_UART_RX_FRAME_ERROR - UART framing error detected.
 538:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   - UART_DBG_UART_RX_PARITY_ERROR - UART parity error detected.
 539:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 540:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \sideeffect
 541:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   The errors bits may not correspond with reading characters due to
 542:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   RX FIFO and software buffer usage.
 543:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   RX software buffer is enabled: The internal software buffer overflow
 544:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   is not treated as an error condition.
 545:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   Check UART_DBG_rxBufferOverflow to capture that error condition.
 546:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 547:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 548:Generated_Source\PSoC4/UART_DBG_UART.c ****     uint32 UART_DBG_UartGetByte(void)
 549:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 327              		.loc 1 549 0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 10B5     		push	{r4, lr}
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 4, -8
 334              		.cfi_offset 14, -4
 550:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 rxData;
 551:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 tmpStatus;
 552:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 553:Generated_Source\PSoC4/UART_DBG_UART.c ****         #if (UART_DBG_CHECK_RX_SW_BUFFER)
 554:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 555:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_DisableInt();
 556:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 557:Generated_Source\PSoC4/UART_DBG_UART.c ****         #endif
 558:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 559:Generated_Source\PSoC4/UART_DBG_UART.c ****         if (0u != UART_DBG_SpiUartGetRxBufferSize())
 335              		.loc 1 559 0
 336 0002 FFF7FEFF 		bl	UART_DBG_SpiUartGetRxBufferSize
 337              	.LVL17:
 338 0006 0028     		cmp	r0, #0
 339 0008 02D0     		beq	.L23
 560:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 561:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Enables interrupt to receive more bytes: at least one byte is in
 562:Generated_Source\PSoC4/UART_DBG_UART.c ****             * buffer.
 563:Generated_Source\PSoC4/UART_DBG_UART.c ****             */
 564:Generated_Source\PSoC4/UART_DBG_UART.c ****             #if (UART_DBG_CHECK_RX_SW_BUFFER)
 565:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 566:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_EnableInt();
 567:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 568:Generated_Source\PSoC4/UART_DBG_UART.c ****             #endif
 569:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 570:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Get received byte */
 571:Generated_Source\PSoC4/UART_DBG_UART.c ****             rxData = UART_DBG_SpiUartReadRxData();
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 17


 340              		.loc 1 571 0
 341 000a FFF7FEFF 		bl	UART_DBG_SpiUartReadRxData
 342              	.LVL18:
 343 000e 01E0     		b	.L24
 344              	.LVL19:
 345              	.L23:
 572:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 573:Generated_Source\PSoC4/UART_DBG_UART.c ****         else
 574:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 575:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Reads a byte directly from RX FIFO: underflow is raised in the
 576:Generated_Source\PSoC4/UART_DBG_UART.c ****             * case of empty. Otherwise the first received byte will be read.
 577:Generated_Source\PSoC4/UART_DBG_UART.c ****             */
 578:Generated_Source\PSoC4/UART_DBG_UART.c ****             rxData = UART_DBG_RX_FIFO_RD_REG;
 346              		.loc 1 578 0
 347 0010 064B     		ldr	r3, .L25
 348 0012 1868     		ldr	r0, [r3]
 349              	.LVL20:
 350              	.L24:
 579:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 580:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 581:Generated_Source\PSoC4/UART_DBG_UART.c ****             /* Enables interrupt to receive more bytes. */
 582:Generated_Source\PSoC4/UART_DBG_UART.c ****             #if (UART_DBG_CHECK_RX_SW_BUFFER)
 583:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 584:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 585:Generated_Source\PSoC4/UART_DBG_UART.c ****                 /* The byte has been read from RX FIFO. Clear RX interrupt to
 586:Generated_Source\PSoC4/UART_DBG_UART.c ****                 * not involve interrupt handler when RX FIFO is empty.
 587:Generated_Source\PSoC4/UART_DBG_UART.c ****                 */
 588:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_ClearRxInterruptSource(UART_DBG_INTR_RX_NOT_EMPTY);
 589:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 590:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_EnableInt();
 591:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 592:Generated_Source\PSoC4/UART_DBG_UART.c ****             #endif
 593:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 594:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 595:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Get and clear RX error mask */
 596:Generated_Source\PSoC4/UART_DBG_UART.c ****         tmpStatus = (UART_DBG_GetRxInterruptSource() & UART_DBG_INTR_RX_ERR);
 351              		.loc 1 596 0
 352 0014 064A     		ldr	r2, .L25+4
 353 0016 1368     		ldr	r3, [r2]
 354              	.LVL21:
 597:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_ClearRxInterruptSource(UART_DBG_INTR_RX_ERR);
 355              		.loc 1 597 0
 356 0018 D821     		movs	r1, #216
 357 001a 8900     		lsls	r1, r1, #2
 358 001c 1160     		str	r1, [r2]
 598:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 599:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Puts together data and error status:
 600:Generated_Source\PSoC4/UART_DBG_UART.c ****         * MP mode and accept address: 9th bit is set to notify mark.
 601:Generated_Source\PSoC4/UART_DBG_UART.c ****         */
 602:Generated_Source\PSoC4/UART_DBG_UART.c ****         rxData |= ((uint32) (tmpStatus << 8u));
 359              		.loc 1 602 0
 360 001e 1B02     		lsls	r3, r3, #8
 361              	.LVL22:
 362 0020 D822     		movs	r2, #216
 363 0022 9202     		lsls	r2, r2, #10
 364 0024 1340     		ands	r3, r2
 365 0026 1843     		orrs	r0, r3
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 18


 366              	.LVL23:
 603:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 604:Generated_Source\PSoC4/UART_DBG_UART.c ****         return (rxData);
 605:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 367              		.loc 1 605 0
 368              		@ sp needed
 369 0028 10BD     		pop	{r4, pc}
 370              	.L26:
 371 002a C046     		.align	2
 372              	.L25:
 373 002c 40032440 		.word	1076101952
 374 0030 C00F2440 		.word	1076105152
 375              		.cfi_endproc
 376              	.LFE8:
 377              		.size	UART_DBG_UartGetByte, .-UART_DBG_UartGetByte
 378              		.section	.text.UART_DBG_UartSetRtsPolarity,"ax",%progbits
 379              		.align	2
 380              		.global	UART_DBG_UartSetRtsPolarity
 381              		.code	16
 382              		.thumb_func
 383              		.type	UART_DBG_UartSetRtsPolarity, %function
 384              	UART_DBG_UartSetRtsPolarity:
 385              	.LFB9:
 606:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 607:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 608:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 609:Generated_Source\PSoC4/UART_DBG_UART.c ****         /*******************************************************************************
 610:Generated_Source\PSoC4/UART_DBG_UART.c ****         * Function Name: UART_DBG_UartSetRtsPolarity
 611:Generated_Source\PSoC4/UART_DBG_UART.c ****         ****************************************************************************//**
 612:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 613:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Sets active polarity of RTS output signal.
 614:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 615:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 616:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 617:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  \param polarity: Active polarity of RTS output signal.
 618:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   - UART_DBG_UART_RTS_ACTIVE_LOW  - RTS signal is active low.
 619:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   - UART_DBG_UART_RTS_ACTIVE_HIGH - RTS signal is active high.
 620:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 621:Generated_Source\PSoC4/UART_DBG_UART.c ****         *******************************************************************************/
 622:Generated_Source\PSoC4/UART_DBG_UART.c ****         void UART_DBG_UartSetRtsPolarity(uint32 polarity)
 623:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 386              		.loc 1 623 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391              	.LVL24:
 624:Generated_Source\PSoC4/UART_DBG_UART.c ****             if(0u != polarity)
 392              		.loc 1 624 0
 393 0000 0028     		cmp	r0, #0
 394 0002 06D0     		beq	.L28
 625:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 626:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_UART_FLOW_CTRL_REG |= (uint32)  UART_DBG_UART_FLOW_CTRL_RTS_POLARITY;
 395              		.loc 1 626 0
 396 0004 064A     		ldr	r2, .L30
 397 0006 1368     		ldr	r3, [r2]
 398 0008 8021     		movs	r1, #128
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 19


 399 000a 4902     		lsls	r1, r1, #9
 400 000c 0B43     		orrs	r3, r1
 401 000e 1360     		str	r3, [r2]
 402 0010 04E0     		b	.L27
 403              	.L28:
 627:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 628:Generated_Source\PSoC4/UART_DBG_UART.c ****             else
 629:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 630:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_UART_FLOW_CTRL_REG &= (uint32) ~UART_DBG_UART_FLOW_CTRL_RTS_POLARITY;
 404              		.loc 1 630 0
 405 0012 034A     		ldr	r2, .L30
 406 0014 1168     		ldr	r1, [r2]
 407 0016 034B     		ldr	r3, .L30+4
 408 0018 0B40     		ands	r3, r1
 409 001a 1360     		str	r3, [r2]
 410              	.L27:
 631:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 632:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 411              		.loc 1 632 0
 412              		@ sp needed
 413 001c 7047     		bx	lr
 414              	.L31:
 415 001e C046     		.align	2
 416              	.L30:
 417 0020 50002440 		.word	1076101200
 418 0024 FFFFFEFF 		.word	-65537
 419              		.cfi_endproc
 420              	.LFE9:
 421              		.size	UART_DBG_UartSetRtsPolarity, .-UART_DBG_UartSetRtsPolarity
 422              		.section	.text.UART_DBG_UartSetRtsFifoLevel,"ax",%progbits
 423              		.align	2
 424              		.global	UART_DBG_UartSetRtsFifoLevel
 425              		.code	16
 426              		.thumb_func
 427              		.type	UART_DBG_UartSetRtsFifoLevel, %function
 428              	UART_DBG_UartSetRtsFifoLevel:
 429              	.LFB10:
 633:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 634:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 635:Generated_Source\PSoC4/UART_DBG_UART.c ****         /*******************************************************************************
 636:Generated_Source\PSoC4/UART_DBG_UART.c ****         * Function Name: UART_DBG_UartSetRtsFifoLevel
 637:Generated_Source\PSoC4/UART_DBG_UART.c ****         ****************************************************************************//**
 638:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 639:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Sets level in the RX FIFO for RTS signal activation.
 640:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  While the RX FIFO has fewer entries than the RX FIFO level the RTS signal
 641:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  remains active, otherwise the RTS signal becomes inactive.
 642:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 643:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 644:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 645:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  \param level: Level in the RX FIFO for RTS signal activation.
 646:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   The range of valid level values is between 0 and RX FIFO depth - 1.
 647:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   Setting level value to 0 disables RTS signal activation.
 648:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 649:Generated_Source\PSoC4/UART_DBG_UART.c ****         *******************************************************************************/
 650:Generated_Source\PSoC4/UART_DBG_UART.c ****         void UART_DBG_UartSetRtsFifoLevel(uint32 level)
 651:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 430              		.loc 1 651 0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 20


 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435              	.LVL25:
 652:Generated_Source\PSoC4/UART_DBG_UART.c ****             uint32 uartFlowCtrl;
 653:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 654:Generated_Source\PSoC4/UART_DBG_UART.c ****             uartFlowCtrl = UART_DBG_UART_FLOW_CTRL_REG;
 436              		.loc 1 654 0
 437 0000 034A     		ldr	r2, .L33
 438 0002 1368     		ldr	r3, [r2]
 439              	.LVL26:
 655:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 656:Generated_Source\PSoC4/UART_DBG_UART.c ****             uartFlowCtrl &= ((uint32) ~UART_DBG_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK); /* Clear level 
 440              		.loc 1 656 0
 441 0004 0F21     		movs	r1, #15
 442 0006 8B43     		bics	r3, r1
 443              	.LVL27:
 657:Generated_Source\PSoC4/UART_DBG_UART.c ****             uartFlowCtrl |= ((uint32) (UART_DBG_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK & level));
 444              		.loc 1 657 0
 445 0008 0840     		ands	r0, r1
 446              	.LVL28:
 447 000a 1843     		orrs	r0, r3
 448              	.LVL29:
 658:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 659:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_FLOW_CTRL_REG = uartFlowCtrl;
 449              		.loc 1 659 0
 450 000c 1060     		str	r0, [r2]
 660:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 451              		.loc 1 660 0
 452              		@ sp needed
 453 000e 7047     		bx	lr
 454              	.L34:
 455              		.align	2
 456              	.L33:
 457 0010 50002440 		.word	1076101200
 458              		.cfi_endproc
 459              	.LFE10:
 460              		.size	UART_DBG_UartSetRtsFifoLevel, .-UART_DBG_UartSetRtsFifoLevel
 461              		.section	.text.UART_DBG_UartPutString,"ax",%progbits
 462              		.align	2
 463              		.global	UART_DBG_UartPutString
 464              		.code	16
 465              		.thumb_func
 466              		.type	UART_DBG_UartPutString, %function
 467              	UART_DBG_UartPutString:
 468              	.LFB11:
 661:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 662:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 663:Generated_Source\PSoC4/UART_DBG_UART.c **** #endif /* (UART_DBG_UART_RX_DIRECTION) */
 664:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 665:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 666:Generated_Source\PSoC4/UART_DBG_UART.c **** #if(UART_DBG_UART_TX_DIRECTION)
 667:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 668:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartPutString
 669:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 670:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 21


 671:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Places a NULL terminated string in the transmit buffer to be sent at the
 672:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  next available bus time.
 673:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  This function is blocking and waits until there is a space available to put
 674:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  requested data in transmit buffer.
 675:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 676:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \param string: pointer to the null terminated string array to be placed in the
 677:Generated_Source\PSoC4/UART_DBG_UART.c ****     *   transmit buffer.
 678:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 679:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 680:Generated_Source\PSoC4/UART_DBG_UART.c ****     void UART_DBG_UartPutString(const char8 string[])
 681:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 469              		.loc 1 681 0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              	.LVL30:
 474 0000 70B5     		push	{r4, r5, r6, lr}
 475              		.cfi_def_cfa_offset 16
 476              		.cfi_offset 4, -16
 477              		.cfi_offset 5, -12
 478              		.cfi_offset 6, -8
 479              		.cfi_offset 14, -4
 480 0002 0500     		movs	r5, r0
 481              	.LVL31:
 682:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 bufIndex;
 683:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 684:Generated_Source\PSoC4/UART_DBG_UART.c ****         bufIndex = 0u;
 482              		.loc 1 684 0
 483 0004 0024     		movs	r4, #0
 685:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 686:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Blocks the control flow until all data has been sent */
 687:Generated_Source\PSoC4/UART_DBG_UART.c ****         while(string[bufIndex] != ((char8) 0))
 484              		.loc 1 687 0
 485 0006 02E0     		b	.L36
 486              	.LVL32:
 487              	.L37:
 688:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 689:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UartPutChar((uint32) string[bufIndex]);
 488              		.loc 1 689 0
 489 0008 FFF7FEFF 		bl	UART_DBG_SpiUartWriteTxData
 490              	.LVL33:
 690:Generated_Source\PSoC4/UART_DBG_UART.c ****             bufIndex++;
 491              		.loc 1 690 0
 492 000c 0134     		adds	r4, r4, #1
 493              	.LVL34:
 494              	.L36:
 687:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 495              		.loc 1 687 0
 496 000e 285D     		ldrb	r0, [r5, r4]
 497 0010 0028     		cmp	r0, #0
 498 0012 F9D1     		bne	.L37
 691:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 692:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 499              		.loc 1 692 0
 500              		@ sp needed
 501              	.LVL35:
 502              	.LVL36:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 22


 503 0014 70BD     		pop	{r4, r5, r6, pc}
 504              		.cfi_endproc
 505              	.LFE11:
 506              		.size	UART_DBG_UartPutString, .-UART_DBG_UartPutString
 507 0016 C046     		.section	.text.UART_DBG_UartPutCRLF,"ax",%progbits
 508              		.align	2
 509              		.global	UART_DBG_UartPutCRLF
 510              		.code	16
 511              		.thumb_func
 512              		.type	UART_DBG_UartPutCRLF, %function
 513              	UART_DBG_UartPutCRLF:
 514              	.LFB12:
 693:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 694:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 695:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 696:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartPutCRLF
 697:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 698:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 699:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  Places byte of data followed by a carriage return (0x0D) and line feed
 700:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  (0x0A) in the transmit buffer.
 701:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  This function is blocking and waits until there is a space available to put
 702:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  all requested data in transmit buffer.
 703:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 704:Generated_Source\PSoC4/UART_DBG_UART.c ****     *  \param txDataByte: the data to be transmitted.
 705:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 706:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 707:Generated_Source\PSoC4/UART_DBG_UART.c ****     void UART_DBG_UartPutCRLF(uint32 txDataByte)
 708:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 515              		.loc 1 708 0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              	.LVL37:
 520 0000 10B5     		push	{r4, lr}
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 4, -8
 523              		.cfi_offset 14, -4
 709:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UartPutChar(txDataByte);  /* Blocks control flow until all data has been sent */
 524              		.loc 1 709 0
 525 0002 FFF7FEFF 		bl	UART_DBG_SpiUartWriteTxData
 526              	.LVL38:
 710:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UartPutChar(0x0Du);       /* Blocks control flow until all data has been sent */
 527              		.loc 1 710 0
 528 0006 0D20     		movs	r0, #13
 529 0008 FFF7FEFF 		bl	UART_DBG_SpiUartWriteTxData
 530              	.LVL39:
 711:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_UartPutChar(0x0Au);       /* Blocks control flow until all data has been sent */
 531              		.loc 1 711 0
 532 000c 0A20     		movs	r0, #10
 533 000e FFF7FEFF 		bl	UART_DBG_SpiUartWriteTxData
 534              	.LVL40:
 712:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 535              		.loc 1 712 0
 536              		@ sp needed
 537 0012 10BD     		pop	{r4, pc}
 538              		.cfi_endproc
 539              	.LFE12:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 23


 540              		.size	UART_DBG_UartPutCRLF, .-UART_DBG_UartPutCRLF
 541              		.section	.text.UART_DBG_UartEnableCts,"ax",%progbits
 542              		.align	2
 543              		.global	UART_DBG_UartEnableCts
 544              		.code	16
 545              		.thumb_func
 546              		.type	UART_DBG_UartEnableCts, %function
 547              	UART_DBG_UartEnableCts:
 548              	.LFB13:
 713:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 714:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 715:Generated_Source\PSoC4/UART_DBG_UART.c ****     #if !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1)
 716:Generated_Source\PSoC4/UART_DBG_UART.c ****         /*******************************************************************************
 717:Generated_Source\PSoC4/UART_DBG_UART.c ****         * Function Name: UART_DBGSCB_UartEnableCts
 718:Generated_Source\PSoC4/UART_DBG_UART.c ****         ****************************************************************************//**
 719:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 720:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Enables usage of CTS input signal by the UART transmitter.
 721:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 722:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 723:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 724:Generated_Source\PSoC4/UART_DBG_UART.c ****         *******************************************************************************/
 725:Generated_Source\PSoC4/UART_DBG_UART.c ****         void UART_DBG_UartEnableCts(void)
 726:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 549              		.loc 1 726 0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		@ link register save eliminated.
 727:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_FLOW_CTRL_REG |= (uint32)  UART_DBG_UART_FLOW_CTRL_CTS_ENABLE;
 554              		.loc 1 727 0
 555 0000 034A     		ldr	r2, .L40
 556 0002 1368     		ldr	r3, [r2]
 557 0004 8021     		movs	r1, #128
 558 0006 8904     		lsls	r1, r1, #18
 559 0008 0B43     		orrs	r3, r1
 560 000a 1360     		str	r3, [r2]
 728:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 561              		.loc 1 728 0
 562              		@ sp needed
 563 000c 7047     		bx	lr
 564              	.L41:
 565 000e C046     		.align	2
 566              	.L40:
 567 0010 50002440 		.word	1076101200
 568              		.cfi_endproc
 569              	.LFE13:
 570              		.size	UART_DBG_UartEnableCts, .-UART_DBG_UartEnableCts
 571              		.section	.text.UART_DBG_UartDisableCts,"ax",%progbits
 572              		.align	2
 573              		.global	UART_DBG_UartDisableCts
 574              		.code	16
 575              		.thumb_func
 576              		.type	UART_DBG_UartDisableCts, %function
 577              	UART_DBG_UartDisableCts:
 578              	.LFB14:
 729:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 730:Generated_Source\PSoC4/UART_DBG_UART.c **** 
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 24


 731:Generated_Source\PSoC4/UART_DBG_UART.c ****         /*******************************************************************************
 732:Generated_Source\PSoC4/UART_DBG_UART.c ****         * Function Name: UART_DBG_UartDisableCts
 733:Generated_Source\PSoC4/UART_DBG_UART.c ****         ****************************************************************************//**
 734:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 735:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Disables usage of CTS input signal by the UART transmitter.
 736:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 737:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 738:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 739:Generated_Source\PSoC4/UART_DBG_UART.c ****         *******************************************************************************/
 740:Generated_Source\PSoC4/UART_DBG_UART.c ****         void UART_DBG_UartDisableCts(void)
 741:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 579              		.loc 1 741 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 742:Generated_Source\PSoC4/UART_DBG_UART.c ****             UART_DBG_UART_FLOW_CTRL_REG &= (uint32) ~UART_DBG_UART_FLOW_CTRL_CTS_ENABLE;
 584              		.loc 1 742 0
 585 0000 024A     		ldr	r2, .L43
 586 0002 1168     		ldr	r1, [r2]
 587 0004 024B     		ldr	r3, .L43+4
 588 0006 0B40     		ands	r3, r1
 589 0008 1360     		str	r3, [r2]
 743:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 590              		.loc 1 743 0
 591              		@ sp needed
 592 000a 7047     		bx	lr
 593              	.L44:
 594              		.align	2
 595              	.L43:
 596 000c 50002440 		.word	1076101200
 597 0010 FFFFFFFD 		.word	-33554433
 598              		.cfi_endproc
 599              	.LFE14:
 600              		.size	UART_DBG_UartDisableCts, .-UART_DBG_UartDisableCts
 601              		.section	.text.UART_DBG_UartSetCtsPolarity,"ax",%progbits
 602              		.align	2
 603              		.global	UART_DBG_UartSetCtsPolarity
 604              		.code	16
 605              		.thumb_func
 606              		.type	UART_DBG_UartSetCtsPolarity, %function
 607              	UART_DBG_UartSetCtsPolarity:
 608              	.LFB15:
 744:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 745:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 746:Generated_Source\PSoC4/UART_DBG_UART.c ****         /*******************************************************************************
 747:Generated_Source\PSoC4/UART_DBG_UART.c ****         * Function Name: UART_DBG_UartSetCtsPolarity
 748:Generated_Source\PSoC4/UART_DBG_UART.c ****         ****************************************************************************//**
 749:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 750:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Sets active polarity of CTS input signal.
 751:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 752:Generated_Source\PSoC4/UART_DBG_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 753:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 754:Generated_Source\PSoC4/UART_DBG_UART.c ****         * \param
 755:Generated_Source\PSoC4/UART_DBG_UART.c ****         * polarity: Active polarity of CTS output signal.
 756:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   - UART_DBG_UART_CTS_ACTIVE_LOW  - CTS signal is active low.
 757:Generated_Source\PSoC4/UART_DBG_UART.c ****         *   - UART_DBG_UART_CTS_ACTIVE_HIGH - CTS signal is active high.
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 25


 758:Generated_Source\PSoC4/UART_DBG_UART.c ****         *
 759:Generated_Source\PSoC4/UART_DBG_UART.c ****         *******************************************************************************/
 760:Generated_Source\PSoC4/UART_DBG_UART.c ****         void UART_DBG_UartSetCtsPolarity(uint32 polarity)
 761:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 609              		.loc 1 761 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614              	.LVL41:
 762:Generated_Source\PSoC4/UART_DBG_UART.c ****             if (0u != polarity)
 615              		.loc 1 762 0
 616 0000 0028     		cmp	r0, #0
 617 0002 06D0     		beq	.L46
 763:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 764:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_UART_FLOW_CTRL_REG |= (uint32)  UART_DBG_UART_FLOW_CTRL_CTS_POLARITY;
 618              		.loc 1 764 0
 619 0004 064A     		ldr	r2, .L48
 620 0006 1368     		ldr	r3, [r2]
 621 0008 8021     		movs	r1, #128
 622 000a 4904     		lsls	r1, r1, #17
 623 000c 0B43     		orrs	r3, r1
 624 000e 1360     		str	r3, [r2]
 625 0010 04E0     		b	.L45
 626              	.L46:
 765:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 766:Generated_Source\PSoC4/UART_DBG_UART.c ****             else
 767:Generated_Source\PSoC4/UART_DBG_UART.c ****             {
 768:Generated_Source\PSoC4/UART_DBG_UART.c ****                 UART_DBG_UART_FLOW_CTRL_REG &= (uint32) ~UART_DBG_UART_FLOW_CTRL_CTS_POLARITY;
 627              		.loc 1 768 0
 628 0012 034A     		ldr	r2, .L48
 629 0014 1168     		ldr	r1, [r2]
 630 0016 034B     		ldr	r3, .L48+4
 631 0018 0B40     		ands	r3, r1
 632 001a 1360     		str	r3, [r2]
 633              	.L45:
 769:Generated_Source\PSoC4/UART_DBG_UART.c ****             }
 770:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 634              		.loc 1 770 0
 635              		@ sp needed
 636 001c 7047     		bx	lr
 637              	.L49:
 638 001e C046     		.align	2
 639              	.L48:
 640 0020 50002440 		.word	1076101200
 641 0024 FFFFFFFE 		.word	-16777217
 642              		.cfi_endproc
 643              	.LFE15:
 644              		.size	UART_DBG_UartSetCtsPolarity, .-UART_DBG_UartSetCtsPolarity
 645              		.section	.text.UART_DBG_UartSendBreakBlocking,"ax",%progbits
 646              		.align	2
 647              		.global	UART_DBG_UartSendBreakBlocking
 648              		.code	16
 649              		.thumb_func
 650              		.type	UART_DBG_UartSendBreakBlocking, %function
 651              	UART_DBG_UartSendBreakBlocking:
 652              	.LFB16:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 26


 771:Generated_Source\PSoC4/UART_DBG_UART.c ****     #endif /* !(UART_DBG_CY_SCBIP_V0 || UART_DBG_CY_SCBIP_V1) */
 772:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 773:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 774:Generated_Source\PSoC4/UART_DBG_UART.c ****     /*******************************************************************************
 775:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Function Name: UART_DBG_UartSendBreakBlocking
 776:Generated_Source\PSoC4/UART_DBG_UART.c ****     ****************************************************************************//**
 777:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 778:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Sends a break condition (logic low) of specified width on UART TX line.
 779:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Blocks until break is completed. Only call this function when UART TX FIFO
 780:Generated_Source\PSoC4/UART_DBG_UART.c ****     * and shifter are empty.
 781:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 782:Generated_Source\PSoC4/UART_DBG_UART.c ****     * \param breakWidth
 783:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Width of break condition. Valid range is 4 to 16 bits.
 784:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 785:Generated_Source\PSoC4/UART_DBG_UART.c ****     * \note
 786:Generated_Source\PSoC4/UART_DBG_UART.c ****     * Before sending break all UART TX interrupt sources are disabled. The state
 787:Generated_Source\PSoC4/UART_DBG_UART.c ****     * of UART TX interrupt sources is restored before function returns.
 788:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 789:Generated_Source\PSoC4/UART_DBG_UART.c ****     * \sideeffect
 790:Generated_Source\PSoC4/UART_DBG_UART.c ****     * If this function is called while there is data in the TX FIFO or shifter that
 791:Generated_Source\PSoC4/UART_DBG_UART.c ****     * data will be shifted out in packets the size of breakWidth.
 792:Generated_Source\PSoC4/UART_DBG_UART.c ****     *
 793:Generated_Source\PSoC4/UART_DBG_UART.c ****     *******************************************************************************/
 794:Generated_Source\PSoC4/UART_DBG_UART.c ****     void UART_DBG_UartSendBreakBlocking(uint32 breakWidth)
 795:Generated_Source\PSoC4/UART_DBG_UART.c ****     {
 653              		.loc 1 795 0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              	.LVL42:
 658 0000 70B5     		push	{r4, r5, r6, lr}
 659              		.cfi_def_cfa_offset 16
 660              		.cfi_offset 4, -16
 661              		.cfi_offset 5, -12
 662              		.cfi_offset 6, -8
 663              		.cfi_offset 14, -4
 664 0002 0300     		movs	r3, r0
 796:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 txCtrlReg;
 797:Generated_Source\PSoC4/UART_DBG_UART.c ****         uint32 txIntrReg;
 798:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 799:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Disable all UART TX interrupt source and clear UART TX Done history */
 800:Generated_Source\PSoC4/UART_DBG_UART.c ****         txIntrReg = UART_DBG_GetTxInterruptMode();
 665              		.loc 1 800 0
 666 0004 0F4A     		ldr	r2, .L52
 667 0006 1568     		ldr	r5, [r2]
 668              	.LVL43:
 801:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SetTxInterruptMode(0u);
 669              		.loc 1 801 0
 670 0008 0024     		movs	r4, #0
 671 000a 1460     		str	r4, [r2]
 802:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_ClearTxInterruptSource(UART_DBG_INTR_TX_UART_DONE);
 672              		.loc 1 802 0
 673 000c 8021     		movs	r1, #128
 674 000e 8900     		lsls	r1, r1, #2
 675 0010 0D4A     		ldr	r2, .L52+4
 676 0012 1160     		str	r1, [r2]
 803:Generated_Source\PSoC4/UART_DBG_UART.c **** 
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 27


 804:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Store TX CTRL configuration */
 805:Generated_Source\PSoC4/UART_DBG_UART.c ****         txCtrlReg = UART_DBG_TX_CTRL_REG;
 677              		.loc 1 805 0
 678 0014 0D4A     		ldr	r2, .L52+8
 679 0016 1668     		ldr	r6, [r2]
 680              	.LVL44:
 806:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 807:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Set break width */
 808:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_TX_CTRL_REG = (UART_DBG_TX_CTRL_REG & (uint32) ~UART_DBG_TX_CTRL_DATA_WIDTH_MASK) 
 681              		.loc 1 808 0
 682 0018 1168     		ldr	r1, [r2]
 683 001a 0F20     		movs	r0, #15
 684              	.LVL45:
 685 001c 8143     		bics	r1, r0
 809:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_TX_CTRL_DATA_WIDTH(breakWidth);
 686              		.loc 1 809 0
 687 001e 013B     		subs	r3, r3, #1
 688              	.LVL46:
 689 0020 1840     		ands	r0, r3
 808:Generated_Source\PSoC4/UART_DBG_UART.c ****                                         UART_DBG_GET_TX_CTRL_DATA_WIDTH(breakWidth);
 690              		.loc 1 808 0
 691 0022 0843     		orrs	r0, r1
 692 0024 1060     		str	r0, [r2]
 810:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 811:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Generate break */
 812:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_TX_FIFO_WR_REG = 0u;
 693              		.loc 1 812 0
 694 0026 0A4B     		ldr	r3, .L52+12
 695              	.LVL47:
 696 0028 1C60     		str	r4, [r3]
 697              	.L51:
 813:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 814:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Wait for break completion */
 815:Generated_Source\PSoC4/UART_DBG_UART.c ****         while (0u == (UART_DBG_GetTxInterruptSource() & UART_DBG_INTR_TX_UART_DONE))
 698              		.loc 1 815 0 discriminator 1
 699 002a 074B     		ldr	r3, .L52+4
 700 002c 1B68     		ldr	r3, [r3]
 701 002e 9B05     		lsls	r3, r3, #22
 702 0030 FBD5     		bpl	.L51
 816:Generated_Source\PSoC4/UART_DBG_UART.c ****         {
 817:Generated_Source\PSoC4/UART_DBG_UART.c ****         }
 818:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 819:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Clear all UART TX interrupt sources to  */
 820:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_ClearTxInterruptSource(UART_DBG_INTR_TX_ALL);
 703              		.loc 1 820 0
 704 0032 084A     		ldr	r2, .L52+16
 705 0034 044B     		ldr	r3, .L52+4
 706 0036 1A60     		str	r2, [r3]
 821:Generated_Source\PSoC4/UART_DBG_UART.c **** 
 822:Generated_Source\PSoC4/UART_DBG_UART.c ****         /* Restore TX interrupt sources and data width */
 823:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_TX_CTRL_REG = txCtrlReg;
 707              		.loc 1 823 0
 708 0038 044B     		ldr	r3, .L52+8
 709 003a 1E60     		str	r6, [r3]
 824:Generated_Source\PSoC4/UART_DBG_UART.c ****         UART_DBG_SetTxInterruptMode(txIntrReg);
 710              		.loc 1 824 0
 711 003c 014B     		ldr	r3, .L52
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 28


 712 003e 1D60     		str	r5, [r3]
 825:Generated_Source\PSoC4/UART_DBG_UART.c ****     }
 713              		.loc 1 825 0
 714              		@ sp needed
 715              	.LVL48:
 716              	.LVL49:
 717 0040 70BD     		pop	{r4, r5, r6, pc}
 718              	.L53:
 719 0042 C046     		.align	2
 720              	.L52:
 721 0044 880F2440 		.word	1076105096
 722 0048 800F2440 		.word	1076105088
 723 004c 00022440 		.word	1076101632
 724 0050 40022440 		.word	1076101696
 725 0054 F3070000 		.word	2035
 726              		.cfi_endproc
 727              	.LFE16:
 728              		.size	UART_DBG_UartSendBreakBlocking, .-UART_DBG_UartSendBreakBlocking
 729              		.text
 730              	.Letext0:
 731              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 732              		.file 3 "Generated_Source\\PSoC4\\UART_DBG_SPI_UART.h"
 733              		.file 4 "Generated_Source\\PSoC4\\UART_DBG_PVT.h"
 734              		.section	.debug_info,"",%progbits
 735              	.Ldebug_info0:
 736 0000 B1030000 		.4byte	0x3b1
 737 0004 0400     		.2byte	0x4
 738 0006 00000000 		.4byte	.Ldebug_abbrev0
 739 000a 04       		.byte	0x4
 740 000b 01       		.uleb128 0x1
 741 000c 3E020000 		.4byte	.LASF50
 742 0010 0C       		.byte	0xc
 743 0011 8E030000 		.4byte	.LASF51
 744 0015 A4010000 		.4byte	.LASF52
 745 0019 00000000 		.4byte	.Ldebug_ranges0+0
 746 001d 00000000 		.4byte	0
 747 0021 00000000 		.4byte	.Ldebug_line0
 748 0025 02       		.uleb128 0x2
 749 0026 01       		.byte	0x1
 750 0027 06       		.byte	0x6
 751 0028 B5030000 		.4byte	.LASF0
 752 002c 02       		.uleb128 0x2
 753 002d 01       		.byte	0x1
 754 002e 08       		.byte	0x8
 755 002f FA000000 		.4byte	.LASF1
 756 0033 02       		.uleb128 0x2
 757 0034 02       		.byte	0x2
 758 0035 05       		.byte	0x5
 759 0036 68030000 		.4byte	.LASF2
 760 003a 02       		.uleb128 0x2
 761 003b 02       		.byte	0x2
 762 003c 07       		.byte	0x7
 763 003d 4B010000 		.4byte	.LASF3
 764 0041 02       		.uleb128 0x2
 765 0042 04       		.byte	0x4
 766 0043 05       		.byte	0x5
 767 0044 72030000 		.4byte	.LASF4
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 29


 768 0048 02       		.uleb128 0x2
 769 0049 04       		.byte	0x4
 770 004a 07       		.byte	0x7
 771 004b 24010000 		.4byte	.LASF5
 772 004f 02       		.uleb128 0x2
 773 0050 08       		.byte	0x8
 774 0051 05       		.byte	0x5
 775 0052 00000000 		.4byte	.LASF6
 776 0056 02       		.uleb128 0x2
 777 0057 08       		.byte	0x8
 778 0058 07       		.byte	0x7
 779 0059 F9010000 		.4byte	.LASF7
 780 005d 03       		.uleb128 0x3
 781 005e 04       		.byte	0x4
 782 005f 05       		.byte	0x5
 783 0060 696E7400 		.ascii	"int\000"
 784 0064 02       		.uleb128 0x2
 785 0065 04       		.byte	0x4
 786 0066 07       		.byte	0x7
 787 0067 E4010000 		.4byte	.LASF8
 788 006b 04       		.uleb128 0x4
 789 006c D6010000 		.4byte	.LASF9
 790 0070 02       		.byte	0x2
 791 0071 E501     		.2byte	0x1e5
 792 0073 3A000000 		.4byte	0x3a
 793 0077 04       		.uleb128 0x4
 794 0078 DD010000 		.4byte	.LASF10
 795 007c 02       		.byte	0x2
 796 007d E601     		.2byte	0x1e6
 797 007f 48000000 		.4byte	0x48
 798 0083 02       		.uleb128 0x2
 799 0084 04       		.byte	0x4
 800 0085 04       		.byte	0x4
 801 0086 C0000000 		.4byte	.LASF11
 802 008a 02       		.uleb128 0x2
 803 008b 08       		.byte	0x8
 804 008c 04       		.byte	0x4
 805 008d 88010000 		.4byte	.LASF12
 806 0091 04       		.uleb128 0x4
 807 0092 E1020000 		.4byte	.LASF13
 808 0096 02       		.byte	0x2
 809 0097 F501     		.2byte	0x1f5
 810 0099 9D000000 		.4byte	0x9d
 811 009d 02       		.uleb128 0x2
 812 009e 01       		.byte	0x1
 813 009f 08       		.byte	0x8
 814 00a0 11030000 		.4byte	.LASF14
 815 00a4 04       		.uleb128 0x4
 816 00a5 0E000000 		.4byte	.LASF15
 817 00a9 02       		.byte	0x2
 818 00aa 9002     		.2byte	0x290
 819 00ac B0000000 		.4byte	0xb0
 820 00b0 05       		.uleb128 0x5
 821 00b1 77000000 		.4byte	0x77
 822 00b5 02       		.uleb128 0x2
 823 00b6 08       		.byte	0x8
 824 00b7 04       		.byte	0x4
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 30


 825 00b8 CC020000 		.4byte	.LASF16
 826 00bc 02       		.uleb128 0x2
 827 00bd 04       		.byte	0x4
 828 00be 07       		.byte	0x7
 829 00bf D8020000 		.4byte	.LASF17
 830 00c3 06       		.uleb128 0x6
 831 00c4 D8030000 		.4byte	.LASF18
 832 00c8 01       		.byte	0x1
 833 00c9 F7       		.byte	0xf7
 834 00ca 00000000 		.4byte	.LFB2
 835 00ce A8000000 		.4byte	.LFE2-.LFB2
 836 00d2 01       		.uleb128 0x1
 837 00d3 9C       		.byte	0x9c
 838 00d4 07       		.uleb128 0x7
 839 00d5 D0000000 		.4byte	.LASF19
 840 00d9 01       		.byte	0x1
 841 00da 3D01     		.2byte	0x13d
 842 00dc 00000000 		.4byte	.LFB3
 843 00e0 14000000 		.4byte	.LFE3-.LFB3
 844 00e4 01       		.uleb128 0x1
 845 00e5 9C       		.byte	0x9c
 846 00e6 07       		.uleb128 0x7
 847 00e7 E8000000 		.4byte	.LASF20
 848 00eb 01       		.byte	0x1
 849 00ec 7101     		.2byte	0x171
 850 00ee 00000000 		.4byte	.LFB4
 851 00f2 18000000 		.4byte	.LFE4-.LFB4
 852 00f6 01       		.uleb128 0x1
 853 00f7 9C       		.byte	0x9c
 854 00f8 08       		.uleb128 0x8
 855 00f9 9B000000 		.4byte	.LASF21
 856 00fd 01       		.byte	0x1
 857 00fe B101     		.2byte	0x1b1
 858 0100 00000000 		.4byte	.LFB5
 859 0104 14000000 		.4byte	.LFE5-.LFB5
 860 0108 01       		.uleb128 0x1
 861 0109 9C       		.byte	0x9c
 862 010a 2F010000 		.4byte	0x12f
 863 010e 09       		.uleb128 0x9
 864 010f F1010000 		.4byte	.LASF23
 865 0113 01       		.byte	0x1
 866 0114 B101     		.2byte	0x1b1
 867 0116 77000000 		.4byte	0x77
 868 011a 00000000 		.4byte	.LLST0
 869 011e 0A       		.uleb128 0xa
 870 011f 85030000 		.4byte	.LASF25
 871 0123 01       		.byte	0x1
 872 0124 B301     		.2byte	0x1b3
 873 0126 77000000 		.4byte	0x77
 874 012a 21000000 		.4byte	.LLST1
 875 012e 00       		.byte	0
 876 012f 08       		.uleb128 0x8
 877 0130 EA030000 		.4byte	.LASF22
 878 0134 01       		.byte	0x1
 879 0135 CA01     		.2byte	0x1ca
 880 0137 00000000 		.4byte	.LFB6
 881 013b 18000000 		.4byte	.LFE6-.LFB6
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 31


 882 013f 01       		.uleb128 0x1
 883 0140 9C       		.byte	0x9c
 884 0141 66010000 		.4byte	0x166
 885 0145 09       		.uleb128 0x9
 886 0146 65010000 		.4byte	.LASF24
 887 014a 01       		.byte	0x1
 888 014b CA01     		.2byte	0x1ca
 889 014d 77000000 		.4byte	0x77
 890 0151 3F000000 		.4byte	.LLST2
 891 0155 0A       		.uleb128 0xa
 892 0156 85030000 		.4byte	.LASF25
 893 015a 01       		.byte	0x1
 894 015b CC01     		.2byte	0x1cc
 895 015d 77000000 		.4byte	0x77
 896 0161 60000000 		.4byte	.LLST3
 897 0165 00       		.byte	0
 898 0166 0B       		.uleb128 0xb
 899 0167 36030000 		.4byte	.LASF27
 900 016b 01       		.byte	0x1
 901 016c F201     		.2byte	0x1f2
 902 016e 77000000 		.4byte	0x77
 903 0172 00000000 		.4byte	.LFB7
 904 0176 2C000000 		.4byte	.LFE7-.LFB7
 905 017a 01       		.uleb128 0x1
 906 017b 9C       		.byte	0x9c
 907 017c A3010000 		.4byte	0x1a3
 908 0180 0A       		.uleb128 0xa
 909 0181 5E010000 		.4byte	.LASF26
 910 0185 01       		.byte	0x1
 911 0186 F401     		.2byte	0x1f4
 912 0188 77000000 		.4byte	0x77
 913 018c 89000000 		.4byte	.LLST4
 914 0190 0C       		.uleb128 0xc
 915 0191 06000000 		.4byte	.LVL11
 916 0195 90030000 		.4byte	0x390
 917 0199 0C       		.uleb128 0xc
 918 019a 0E000000 		.4byte	.LVL12
 919 019e 9C030000 		.4byte	0x39c
 920 01a2 00       		.byte	0
 921 01a3 0B       		.uleb128 0xb
 922 01a4 36010000 		.4byte	.LASF28
 923 01a8 01       		.byte	0x1
 924 01a9 2402     		.2byte	0x224
 925 01ab 77000000 		.4byte	0x77
 926 01af 00000000 		.4byte	.LFB8
 927 01b3 34000000 		.4byte	.LFE8-.LFB8
 928 01b7 01       		.uleb128 0x1
 929 01b8 9C       		.byte	0x9c
 930 01b9 F0010000 		.4byte	0x1f0
 931 01bd 0A       		.uleb128 0xa
 932 01be 5E010000 		.4byte	.LASF26
 933 01c2 01       		.byte	0x1
 934 01c3 2602     		.2byte	0x226
 935 01c5 77000000 		.4byte	0x77
 936 01c9 D6000000 		.4byte	.LLST5
 937 01cd 0A       		.uleb128 0xa
 938 01ce 7B030000 		.4byte	.LASF29
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 32


 939 01d2 01       		.byte	0x1
 940 01d3 2702     		.2byte	0x227
 941 01d5 77000000 		.4byte	0x77
 942 01d9 F4000000 		.4byte	.LLST6
 943 01dd 0C       		.uleb128 0xc
 944 01de 06000000 		.4byte	.LVL17
 945 01e2 90030000 		.4byte	0x390
 946 01e6 0C       		.uleb128 0xc
 947 01e7 0E000000 		.4byte	.LVL18
 948 01eb 9C030000 		.4byte	0x39c
 949 01ef 00       		.byte	0
 950 01f0 08       		.uleb128 0x8
 951 01f1 7F000000 		.4byte	.LASF30
 952 01f5 01       		.byte	0x1
 953 01f6 6E02     		.2byte	0x26e
 954 01f8 00000000 		.4byte	.LFB9
 955 01fc 28000000 		.4byte	.LFE9-.LFB9
 956 0200 01       		.uleb128 0x1
 957 0201 9C       		.byte	0x9c
 958 0202 15020000 		.4byte	0x215
 959 0206 0D       		.uleb128 0xd
 960 0207 2C020000 		.4byte	.LASF31
 961 020b 01       		.byte	0x1
 962 020c 6E02     		.2byte	0x26e
 963 020e 77000000 		.4byte	0x77
 964 0212 01       		.uleb128 0x1
 965 0213 50       		.byte	0x50
 966 0214 00       		.byte	0
 967 0215 08       		.uleb128 0x8
 968 0216 4B030000 		.4byte	.LASF32
 969 021a 01       		.byte	0x1
 970 021b 8A02     		.2byte	0x28a
 971 021d 00000000 		.4byte	.LFB10
 972 0221 14000000 		.4byte	.LFE10-.LFB10
 973 0225 01       		.uleb128 0x1
 974 0226 9C       		.byte	0x9c
 975 0227 4C020000 		.4byte	0x24c
 976 022b 09       		.uleb128 0x9
 977 022c 57000000 		.4byte	.LASF33
 978 0230 01       		.byte	0x1
 979 0231 8A02     		.2byte	0x28a
 980 0233 77000000 		.4byte	0x77
 981 0237 0D010000 		.4byte	.LLST7
 982 023b 0A       		.uleb128 0xa
 983 023c CB030000 		.4byte	.LASF34
 984 0240 01       		.byte	0x1
 985 0241 8C02     		.2byte	0x28c
 986 0243 77000000 		.4byte	0x77
 987 0247 2E010000 		.4byte	.LLST8
 988 024b 00       		.byte	0
 989 024c 08       		.uleb128 0x8
 990 024d 14000000 		.4byte	.LASF35
 991 0251 01       		.byte	0x1
 992 0252 A802     		.2byte	0x2a8
 993 0254 00000000 		.4byte	.LFB11
 994 0258 16000000 		.4byte	.LFE11-.LFB11
 995 025c 01       		.uleb128 0x1
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 33


 996 025d 9C       		.byte	0x9c
 997 025e 8C020000 		.4byte	0x28c
 998 0262 09       		.uleb128 0x9
 999 0263 78000000 		.4byte	.LASF36
 1000 0267 01       		.byte	0x1
 1001 0268 A802     		.2byte	0x2a8
 1002 026a 8C020000 		.4byte	0x28c
 1003 026e 4C010000 		.4byte	.LLST9
 1004 0272 0A       		.uleb128 0xa
 1005 0273 35020000 		.4byte	.LASF37
 1006 0277 01       		.byte	0x1
 1007 0278 AA02     		.2byte	0x2aa
 1008 027a 77000000 		.4byte	0x77
 1009 027e 78010000 		.4byte	.LLST10
 1010 0282 0C       		.uleb128 0xc
 1011 0283 0C000000 		.4byte	.LVL33
 1012 0287 A8030000 		.4byte	0x3a8
 1013 028b 00       		.byte	0
 1014 028c 0E       		.uleb128 0xe
 1015 028d 04       		.byte	0x4
 1016 028e 92020000 		.4byte	0x292
 1017 0292 0F       		.uleb128 0xf
 1018 0293 91000000 		.4byte	0x91
 1019 0297 08       		.uleb128 0x8
 1020 0298 8F010000 		.4byte	.LASF38
 1021 029c 01       		.byte	0x1
 1022 029d C302     		.2byte	0x2c3
 1023 029f 00000000 		.4byte	.LFB12
 1024 02a3 14000000 		.4byte	.LFE12-.LFB12
 1025 02a7 01       		.uleb128 0x1
 1026 02a8 9C       		.byte	0x9c
 1027 02a9 F5020000 		.4byte	0x2f5
 1028 02ad 09       		.uleb128 0x9
 1029 02ae E7020000 		.4byte	.LASF39
 1030 02b2 01       		.byte	0x1
 1031 02b3 C302     		.2byte	0x2c3
 1032 02b5 77000000 		.4byte	0x77
 1033 02b9 97010000 		.4byte	.LLST11
 1034 02bd 10       		.uleb128 0x10
 1035 02be 06000000 		.4byte	.LVL38
 1036 02c2 A8030000 		.4byte	0x3a8
 1037 02c6 D2020000 		.4byte	0x2d2
 1038 02ca 11       		.uleb128 0x11
 1039 02cb 01       		.uleb128 0x1
 1040 02cc 50       		.byte	0x50
 1041 02cd 03       		.uleb128 0x3
 1042 02ce F3       		.byte	0xf3
 1043 02cf 01       		.uleb128 0x1
 1044 02d0 50       		.byte	0x50
 1045 02d1 00       		.byte	0
 1046 02d2 10       		.uleb128 0x10
 1047 02d3 0C000000 		.4byte	.LVL39
 1048 02d7 A8030000 		.4byte	0x3a8
 1049 02db E5020000 		.4byte	0x2e5
 1050 02df 11       		.uleb128 0x11
 1051 02e0 01       		.uleb128 0x1
 1052 02e1 50       		.byte	0x50
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 34


 1053 02e2 01       		.uleb128 0x1
 1054 02e3 3D       		.byte	0x3d
 1055 02e4 00       		.byte	0
 1056 02e5 12       		.uleb128 0x12
 1057 02e6 12000000 		.4byte	.LVL40
 1058 02ea A8030000 		.4byte	0x3a8
 1059 02ee 11       		.uleb128 0x11
 1060 02ef 01       		.uleb128 0x1
 1061 02f0 50       		.byte	0x50
 1062 02f1 01       		.uleb128 0x1
 1063 02f2 3A       		.byte	0x3a
 1064 02f3 00       		.byte	0
 1065 02f4 00       		.byte	0
 1066 02f5 07       		.uleb128 0x7
 1067 02f6 71010000 		.4byte	.LASF40
 1068 02fa 01       		.byte	0x1
 1069 02fb D502     		.2byte	0x2d5
 1070 02fd 00000000 		.4byte	.LFB13
 1071 0301 14000000 		.4byte	.LFE13-.LFB13
 1072 0305 01       		.uleb128 0x1
 1073 0306 9C       		.byte	0x9c
 1074 0307 07       		.uleb128 0x7
 1075 0308 3F000000 		.4byte	.LASF41
 1076 030c 01       		.byte	0x1
 1077 030d E402     		.2byte	0x2e4
 1078 030f 00000000 		.4byte	.LFB14
 1079 0313 14000000 		.4byte	.LFE14-.LFB14
 1080 0317 01       		.uleb128 0x1
 1081 0318 9C       		.byte	0x9c
 1082 0319 08       		.uleb128 0x8
 1083 031a 08010000 		.4byte	.LASF42
 1084 031e 01       		.byte	0x1
 1085 031f F802     		.2byte	0x2f8
 1086 0321 00000000 		.4byte	.LFB15
 1087 0325 28000000 		.4byte	.LFE15-.LFB15
 1088 0329 01       		.uleb128 0x1
 1089 032a 9C       		.byte	0x9c
 1090 032b 3E030000 		.4byte	0x33e
 1091 032f 0D       		.uleb128 0xd
 1092 0330 2C020000 		.4byte	.LASF31
 1093 0334 01       		.byte	0x1
 1094 0335 F802     		.2byte	0x2f8
 1095 0337 77000000 		.4byte	0x77
 1096 033b 01       		.uleb128 0x1
 1097 033c 50       		.byte	0x50
 1098 033d 00       		.byte	0
 1099 033e 08       		.uleb128 0x8
 1100 033f F2020000 		.4byte	.LASF43
 1101 0343 01       		.byte	0x1
 1102 0344 1A03     		.2byte	0x31a
 1103 0346 00000000 		.4byte	.LFB16
 1104 034a 58000000 		.4byte	.LFE16-.LFB16
 1105 034e 01       		.uleb128 0x1
 1106 034f 9C       		.byte	0x9c
 1107 0350 85030000 		.4byte	0x385
 1108 0354 09       		.uleb128 0x9
 1109 0355 B5000000 		.4byte	.LASF44
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 35


 1110 0359 01       		.byte	0x1
 1111 035a 1A03     		.2byte	0x31a
 1112 035c 77000000 		.4byte	0x77
 1113 0360 B8010000 		.4byte	.LLST12
 1114 0364 0A       		.uleb128 0xa
 1115 0365 C1030000 		.4byte	.LASF45
 1116 0369 01       		.byte	0x1
 1117 036a 1C03     		.2byte	0x31c
 1118 036c 77000000 		.4byte	0x77
 1119 0370 F1010000 		.4byte	.LLST13
 1120 0374 0A       		.uleb128 0xa
 1121 0375 C6000000 		.4byte	.LASF46
 1122 0379 01       		.byte	0x1
 1123 037a 1D03     		.2byte	0x31d
 1124 037c 77000000 		.4byte	0x77
 1125 0380 04020000 		.4byte	.LLST14
 1126 0384 00       		.byte	0
 1127 0385 13       		.uleb128 0x13
 1128 0386 2B000000 		.4byte	.LASF53
 1129 038a 04       		.byte	0x4
 1130 038b 5B       		.byte	0x5b
 1131 038c 6B000000 		.4byte	0x6b
 1132 0390 14       		.uleb128 0x14
 1133 0391 16030000 		.4byte	.LASF47
 1134 0395 16030000 		.4byte	.LASF47
 1135 0399 03       		.byte	0x3
 1136 039a 3E03     		.2byte	0x33e
 1137 039c 14       		.uleb128 0x14
 1138 039d 5D000000 		.4byte	.LASF48
 1139 03a1 5D000000 		.4byte	.LASF48
 1140 03a5 03       		.byte	0x3
 1141 03a6 3D03     		.2byte	0x33d
 1142 03a8 14       		.uleb128 0x14
 1143 03a9 10020000 		.4byte	.LASF49
 1144 03ad 10020000 		.4byte	.LASF49
 1145 03b1 03       		.byte	0x3
 1146 03b2 4403     		.2byte	0x344
 1147 03b4 00       		.byte	0
 1148              		.section	.debug_abbrev,"",%progbits
 1149              	.Ldebug_abbrev0:
 1150 0000 01       		.uleb128 0x1
 1151 0001 11       		.uleb128 0x11
 1152 0002 01       		.byte	0x1
 1153 0003 25       		.uleb128 0x25
 1154 0004 0E       		.uleb128 0xe
 1155 0005 13       		.uleb128 0x13
 1156 0006 0B       		.uleb128 0xb
 1157 0007 03       		.uleb128 0x3
 1158 0008 0E       		.uleb128 0xe
 1159 0009 1B       		.uleb128 0x1b
 1160 000a 0E       		.uleb128 0xe
 1161 000b 55       		.uleb128 0x55
 1162 000c 17       		.uleb128 0x17
 1163 000d 11       		.uleb128 0x11
 1164 000e 01       		.uleb128 0x1
 1165 000f 10       		.uleb128 0x10
 1166 0010 17       		.uleb128 0x17
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 36


 1167 0011 00       		.byte	0
 1168 0012 00       		.byte	0
 1169 0013 02       		.uleb128 0x2
 1170 0014 24       		.uleb128 0x24
 1171 0015 00       		.byte	0
 1172 0016 0B       		.uleb128 0xb
 1173 0017 0B       		.uleb128 0xb
 1174 0018 3E       		.uleb128 0x3e
 1175 0019 0B       		.uleb128 0xb
 1176 001a 03       		.uleb128 0x3
 1177 001b 0E       		.uleb128 0xe
 1178 001c 00       		.byte	0
 1179 001d 00       		.byte	0
 1180 001e 03       		.uleb128 0x3
 1181 001f 24       		.uleb128 0x24
 1182 0020 00       		.byte	0
 1183 0021 0B       		.uleb128 0xb
 1184 0022 0B       		.uleb128 0xb
 1185 0023 3E       		.uleb128 0x3e
 1186 0024 0B       		.uleb128 0xb
 1187 0025 03       		.uleb128 0x3
 1188 0026 08       		.uleb128 0x8
 1189 0027 00       		.byte	0
 1190 0028 00       		.byte	0
 1191 0029 04       		.uleb128 0x4
 1192 002a 16       		.uleb128 0x16
 1193 002b 00       		.byte	0
 1194 002c 03       		.uleb128 0x3
 1195 002d 0E       		.uleb128 0xe
 1196 002e 3A       		.uleb128 0x3a
 1197 002f 0B       		.uleb128 0xb
 1198 0030 3B       		.uleb128 0x3b
 1199 0031 05       		.uleb128 0x5
 1200 0032 49       		.uleb128 0x49
 1201 0033 13       		.uleb128 0x13
 1202 0034 00       		.byte	0
 1203 0035 00       		.byte	0
 1204 0036 05       		.uleb128 0x5
 1205 0037 35       		.uleb128 0x35
 1206 0038 00       		.byte	0
 1207 0039 49       		.uleb128 0x49
 1208 003a 13       		.uleb128 0x13
 1209 003b 00       		.byte	0
 1210 003c 00       		.byte	0
 1211 003d 06       		.uleb128 0x6
 1212 003e 2E       		.uleb128 0x2e
 1213 003f 00       		.byte	0
 1214 0040 3F       		.uleb128 0x3f
 1215 0041 19       		.uleb128 0x19
 1216 0042 03       		.uleb128 0x3
 1217 0043 0E       		.uleb128 0xe
 1218 0044 3A       		.uleb128 0x3a
 1219 0045 0B       		.uleb128 0xb
 1220 0046 3B       		.uleb128 0x3b
 1221 0047 0B       		.uleb128 0xb
 1222 0048 27       		.uleb128 0x27
 1223 0049 19       		.uleb128 0x19
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 37


 1224 004a 11       		.uleb128 0x11
 1225 004b 01       		.uleb128 0x1
 1226 004c 12       		.uleb128 0x12
 1227 004d 06       		.uleb128 0x6
 1228 004e 40       		.uleb128 0x40
 1229 004f 18       		.uleb128 0x18
 1230 0050 9742     		.uleb128 0x2117
 1231 0052 19       		.uleb128 0x19
 1232 0053 00       		.byte	0
 1233 0054 00       		.byte	0
 1234 0055 07       		.uleb128 0x7
 1235 0056 2E       		.uleb128 0x2e
 1236 0057 00       		.byte	0
 1237 0058 3F       		.uleb128 0x3f
 1238 0059 19       		.uleb128 0x19
 1239 005a 03       		.uleb128 0x3
 1240 005b 0E       		.uleb128 0xe
 1241 005c 3A       		.uleb128 0x3a
 1242 005d 0B       		.uleb128 0xb
 1243 005e 3B       		.uleb128 0x3b
 1244 005f 05       		.uleb128 0x5
 1245 0060 27       		.uleb128 0x27
 1246 0061 19       		.uleb128 0x19
 1247 0062 11       		.uleb128 0x11
 1248 0063 01       		.uleb128 0x1
 1249 0064 12       		.uleb128 0x12
 1250 0065 06       		.uleb128 0x6
 1251 0066 40       		.uleb128 0x40
 1252 0067 18       		.uleb128 0x18
 1253 0068 9742     		.uleb128 0x2117
 1254 006a 19       		.uleb128 0x19
 1255 006b 00       		.byte	0
 1256 006c 00       		.byte	0
 1257 006d 08       		.uleb128 0x8
 1258 006e 2E       		.uleb128 0x2e
 1259 006f 01       		.byte	0x1
 1260 0070 3F       		.uleb128 0x3f
 1261 0071 19       		.uleb128 0x19
 1262 0072 03       		.uleb128 0x3
 1263 0073 0E       		.uleb128 0xe
 1264 0074 3A       		.uleb128 0x3a
 1265 0075 0B       		.uleb128 0xb
 1266 0076 3B       		.uleb128 0x3b
 1267 0077 05       		.uleb128 0x5
 1268 0078 27       		.uleb128 0x27
 1269 0079 19       		.uleb128 0x19
 1270 007a 11       		.uleb128 0x11
 1271 007b 01       		.uleb128 0x1
 1272 007c 12       		.uleb128 0x12
 1273 007d 06       		.uleb128 0x6
 1274 007e 40       		.uleb128 0x40
 1275 007f 18       		.uleb128 0x18
 1276 0080 9742     		.uleb128 0x2117
 1277 0082 19       		.uleb128 0x19
 1278 0083 01       		.uleb128 0x1
 1279 0084 13       		.uleb128 0x13
 1280 0085 00       		.byte	0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 38


 1281 0086 00       		.byte	0
 1282 0087 09       		.uleb128 0x9
 1283 0088 05       		.uleb128 0x5
 1284 0089 00       		.byte	0
 1285 008a 03       		.uleb128 0x3
 1286 008b 0E       		.uleb128 0xe
 1287 008c 3A       		.uleb128 0x3a
 1288 008d 0B       		.uleb128 0xb
 1289 008e 3B       		.uleb128 0x3b
 1290 008f 05       		.uleb128 0x5
 1291 0090 49       		.uleb128 0x49
 1292 0091 13       		.uleb128 0x13
 1293 0092 02       		.uleb128 0x2
 1294 0093 17       		.uleb128 0x17
 1295 0094 00       		.byte	0
 1296 0095 00       		.byte	0
 1297 0096 0A       		.uleb128 0xa
 1298 0097 34       		.uleb128 0x34
 1299 0098 00       		.byte	0
 1300 0099 03       		.uleb128 0x3
 1301 009a 0E       		.uleb128 0xe
 1302 009b 3A       		.uleb128 0x3a
 1303 009c 0B       		.uleb128 0xb
 1304 009d 3B       		.uleb128 0x3b
 1305 009e 05       		.uleb128 0x5
 1306 009f 49       		.uleb128 0x49
 1307 00a0 13       		.uleb128 0x13
 1308 00a1 02       		.uleb128 0x2
 1309 00a2 17       		.uleb128 0x17
 1310 00a3 00       		.byte	0
 1311 00a4 00       		.byte	0
 1312 00a5 0B       		.uleb128 0xb
 1313 00a6 2E       		.uleb128 0x2e
 1314 00a7 01       		.byte	0x1
 1315 00a8 3F       		.uleb128 0x3f
 1316 00a9 19       		.uleb128 0x19
 1317 00aa 03       		.uleb128 0x3
 1318 00ab 0E       		.uleb128 0xe
 1319 00ac 3A       		.uleb128 0x3a
 1320 00ad 0B       		.uleb128 0xb
 1321 00ae 3B       		.uleb128 0x3b
 1322 00af 05       		.uleb128 0x5
 1323 00b0 27       		.uleb128 0x27
 1324 00b1 19       		.uleb128 0x19
 1325 00b2 49       		.uleb128 0x49
 1326 00b3 13       		.uleb128 0x13
 1327 00b4 11       		.uleb128 0x11
 1328 00b5 01       		.uleb128 0x1
 1329 00b6 12       		.uleb128 0x12
 1330 00b7 06       		.uleb128 0x6
 1331 00b8 40       		.uleb128 0x40
 1332 00b9 18       		.uleb128 0x18
 1333 00ba 9742     		.uleb128 0x2117
 1334 00bc 19       		.uleb128 0x19
 1335 00bd 01       		.uleb128 0x1
 1336 00be 13       		.uleb128 0x13
 1337 00bf 00       		.byte	0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 39


 1338 00c0 00       		.byte	0
 1339 00c1 0C       		.uleb128 0xc
 1340 00c2 898201   		.uleb128 0x4109
 1341 00c5 00       		.byte	0
 1342 00c6 11       		.uleb128 0x11
 1343 00c7 01       		.uleb128 0x1
 1344 00c8 31       		.uleb128 0x31
 1345 00c9 13       		.uleb128 0x13
 1346 00ca 00       		.byte	0
 1347 00cb 00       		.byte	0
 1348 00cc 0D       		.uleb128 0xd
 1349 00cd 05       		.uleb128 0x5
 1350 00ce 00       		.byte	0
 1351 00cf 03       		.uleb128 0x3
 1352 00d0 0E       		.uleb128 0xe
 1353 00d1 3A       		.uleb128 0x3a
 1354 00d2 0B       		.uleb128 0xb
 1355 00d3 3B       		.uleb128 0x3b
 1356 00d4 05       		.uleb128 0x5
 1357 00d5 49       		.uleb128 0x49
 1358 00d6 13       		.uleb128 0x13
 1359 00d7 02       		.uleb128 0x2
 1360 00d8 18       		.uleb128 0x18
 1361 00d9 00       		.byte	0
 1362 00da 00       		.byte	0
 1363 00db 0E       		.uleb128 0xe
 1364 00dc 0F       		.uleb128 0xf
 1365 00dd 00       		.byte	0
 1366 00de 0B       		.uleb128 0xb
 1367 00df 0B       		.uleb128 0xb
 1368 00e0 49       		.uleb128 0x49
 1369 00e1 13       		.uleb128 0x13
 1370 00e2 00       		.byte	0
 1371 00e3 00       		.byte	0
 1372 00e4 0F       		.uleb128 0xf
 1373 00e5 26       		.uleb128 0x26
 1374 00e6 00       		.byte	0
 1375 00e7 49       		.uleb128 0x49
 1376 00e8 13       		.uleb128 0x13
 1377 00e9 00       		.byte	0
 1378 00ea 00       		.byte	0
 1379 00eb 10       		.uleb128 0x10
 1380 00ec 898201   		.uleb128 0x4109
 1381 00ef 01       		.byte	0x1
 1382 00f0 11       		.uleb128 0x11
 1383 00f1 01       		.uleb128 0x1
 1384 00f2 31       		.uleb128 0x31
 1385 00f3 13       		.uleb128 0x13
 1386 00f4 01       		.uleb128 0x1
 1387 00f5 13       		.uleb128 0x13
 1388 00f6 00       		.byte	0
 1389 00f7 00       		.byte	0
 1390 00f8 11       		.uleb128 0x11
 1391 00f9 8A8201   		.uleb128 0x410a
 1392 00fc 00       		.byte	0
 1393 00fd 02       		.uleb128 0x2
 1394 00fe 18       		.uleb128 0x18
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 40


 1395 00ff 9142     		.uleb128 0x2111
 1396 0101 18       		.uleb128 0x18
 1397 0102 00       		.byte	0
 1398 0103 00       		.byte	0
 1399 0104 12       		.uleb128 0x12
 1400 0105 898201   		.uleb128 0x4109
 1401 0108 01       		.byte	0x1
 1402 0109 11       		.uleb128 0x11
 1403 010a 01       		.uleb128 0x1
 1404 010b 31       		.uleb128 0x31
 1405 010c 13       		.uleb128 0x13
 1406 010d 00       		.byte	0
 1407 010e 00       		.byte	0
 1408 010f 13       		.uleb128 0x13
 1409 0110 34       		.uleb128 0x34
 1410 0111 00       		.byte	0
 1411 0112 03       		.uleb128 0x3
 1412 0113 0E       		.uleb128 0xe
 1413 0114 3A       		.uleb128 0x3a
 1414 0115 0B       		.uleb128 0xb
 1415 0116 3B       		.uleb128 0x3b
 1416 0117 0B       		.uleb128 0xb
 1417 0118 49       		.uleb128 0x49
 1418 0119 13       		.uleb128 0x13
 1419 011a 3F       		.uleb128 0x3f
 1420 011b 19       		.uleb128 0x19
 1421 011c 3C       		.uleb128 0x3c
 1422 011d 19       		.uleb128 0x19
 1423 011e 00       		.byte	0
 1424 011f 00       		.byte	0
 1425 0120 14       		.uleb128 0x14
 1426 0121 2E       		.uleb128 0x2e
 1427 0122 00       		.byte	0
 1428 0123 3F       		.uleb128 0x3f
 1429 0124 19       		.uleb128 0x19
 1430 0125 3C       		.uleb128 0x3c
 1431 0126 19       		.uleb128 0x19
 1432 0127 6E       		.uleb128 0x6e
 1433 0128 0E       		.uleb128 0xe
 1434 0129 03       		.uleb128 0x3
 1435 012a 0E       		.uleb128 0xe
 1436 012b 3A       		.uleb128 0x3a
 1437 012c 0B       		.uleb128 0xb
 1438 012d 3B       		.uleb128 0x3b
 1439 012e 05       		.uleb128 0x5
 1440 012f 00       		.byte	0
 1441 0130 00       		.byte	0
 1442 0131 00       		.byte	0
 1443              		.section	.debug_loc,"",%progbits
 1444              	.Ldebug_loc0:
 1445              	.LLST0:
 1446 0000 00000000 		.4byte	.LVL0
 1447 0004 0A000000 		.4byte	.LVL3
 1448 0008 0100     		.2byte	0x1
 1449 000a 50       		.byte	0x50
 1450 000b 0A000000 		.4byte	.LVL3
 1451 000f 14000000 		.4byte	.LFE5
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 41


 1452 0013 0400     		.2byte	0x4
 1453 0015 F3       		.byte	0xf3
 1454 0016 01       		.uleb128 0x1
 1455 0017 50       		.byte	0x50
 1456 0018 9F       		.byte	0x9f
 1457 0019 00000000 		.4byte	0
 1458 001d 00000000 		.4byte	0
 1459              	.LLST1:
 1460 0021 04000000 		.4byte	.LVL1
 1461 0025 0C000000 		.4byte	.LVL4
 1462 0029 0100     		.2byte	0x1
 1463 002b 53       		.byte	0x53
 1464 002c 0C000000 		.4byte	.LVL4
 1465 0030 14000000 		.4byte	.LFE5
 1466 0034 0100     		.2byte	0x1
 1467 0036 50       		.byte	0x50
 1468 0037 00000000 		.4byte	0
 1469 003b 00000000 		.4byte	0
 1470              	.LLST2:
 1471 003f 00000000 		.4byte	.LVL5
 1472 0043 0A000000 		.4byte	.LVL8
 1473 0047 0100     		.2byte	0x1
 1474 0049 50       		.byte	0x50
 1475 004a 0A000000 		.4byte	.LVL8
 1476 004e 18000000 		.4byte	.LFE6
 1477 0052 0400     		.2byte	0x4
 1478 0054 F3       		.byte	0xf3
 1479 0055 01       		.uleb128 0x1
 1480 0056 50       		.byte	0x50
 1481 0057 9F       		.byte	0x9f
 1482 0058 00000000 		.4byte	0
 1483 005c 00000000 		.4byte	0
 1484              	.LLST3:
 1485 0060 04000000 		.4byte	.LVL6
 1486 0064 08000000 		.4byte	.LVL7
 1487 0068 0100     		.2byte	0x1
 1488 006a 51       		.byte	0x51
 1489 006b 08000000 		.4byte	.LVL7
 1490 006f 0C000000 		.4byte	.LVL9
 1491 0073 0100     		.2byte	0x1
 1492 0075 53       		.byte	0x53
 1493 0076 0C000000 		.4byte	.LVL9
 1494 007a 18000000 		.4byte	.LFE6
 1495 007e 0100     		.2byte	0x1
 1496 0080 50       		.byte	0x50
 1497 0081 00000000 		.4byte	0
 1498 0085 00000000 		.4byte	0
 1499              	.LLST4:
 1500 0089 02000000 		.4byte	.LVL10
 1501 008d 0E000000 		.4byte	.LVL12
 1502 0091 0200     		.2byte	0x2
 1503 0093 30       		.byte	0x30
 1504 0094 9F       		.byte	0x9f
 1505 0095 0E000000 		.4byte	.LVL12
 1506 0099 10000000 		.4byte	.LVL13
 1507 009d 0100     		.2byte	0x1
 1508 009f 50       		.byte	0x50
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 42


 1509 00a0 10000000 		.4byte	.LVL13
 1510 00a4 12000000 		.4byte	.LVL14
 1511 00a8 0200     		.2byte	0x2
 1512 00aa 30       		.byte	0x30
 1513 00ab 9F       		.byte	0x9f
 1514 00ac 12000000 		.4byte	.LVL14
 1515 00b0 1E000000 		.4byte	.LVL15
 1516 00b4 0100     		.2byte	0x1
 1517 00b6 50       		.byte	0x50
 1518 00b7 1E000000 		.4byte	.LVL15
 1519 00bb 26000000 		.4byte	.LVL16
 1520 00bf 0200     		.2byte	0x2
 1521 00c1 30       		.byte	0x30
 1522 00c2 9F       		.byte	0x9f
 1523 00c3 26000000 		.4byte	.LVL16
 1524 00c7 2C000000 		.4byte	.LFE7
 1525 00cb 0100     		.2byte	0x1
 1526 00cd 50       		.byte	0x50
 1527 00ce 00000000 		.4byte	0
 1528 00d2 00000000 		.4byte	0
 1529              	.LLST5:
 1530 00d6 0E000000 		.4byte	.LVL18
 1531 00da 10000000 		.4byte	.LVL19
 1532 00de 0100     		.2byte	0x1
 1533 00e0 50       		.byte	0x50
 1534 00e1 14000000 		.4byte	.LVL20
 1535 00e5 34000000 		.4byte	.LFE8
 1536 00e9 0100     		.2byte	0x1
 1537 00eb 50       		.byte	0x50
 1538 00ec 00000000 		.4byte	0
 1539 00f0 00000000 		.4byte	0
 1540              	.LLST6:
 1541 00f4 18000000 		.4byte	.LVL21
 1542 00f8 20000000 		.4byte	.LVL22
 1543 00fc 0700     		.2byte	0x7
 1544 00fe 73       		.byte	0x73
 1545 00ff 00       		.sleb128 0
 1546 0100 0A       		.byte	0xa
 1547 0101 6003     		.2byte	0x360
 1548 0103 1A       		.byte	0x1a
 1549 0104 9F       		.byte	0x9f
 1550 0105 00000000 		.4byte	0
 1551 0109 00000000 		.4byte	0
 1552              	.LLST7:
 1553 010d 00000000 		.4byte	.LVL25
 1554 0111 0A000000 		.4byte	.LVL28
 1555 0115 0100     		.2byte	0x1
 1556 0117 50       		.byte	0x50
 1557 0118 0A000000 		.4byte	.LVL28
 1558 011c 14000000 		.4byte	.LFE10
 1559 0120 0400     		.2byte	0x4
 1560 0122 F3       		.byte	0xf3
 1561 0123 01       		.uleb128 0x1
 1562 0124 50       		.byte	0x50
 1563 0125 9F       		.byte	0x9f
 1564 0126 00000000 		.4byte	0
 1565 012a 00000000 		.4byte	0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 43


 1566              	.LLST8:
 1567 012e 04000000 		.4byte	.LVL26
 1568 0132 0C000000 		.4byte	.LVL29
 1569 0136 0100     		.2byte	0x1
 1570 0138 53       		.byte	0x53
 1571 0139 0C000000 		.4byte	.LVL29
 1572 013d 14000000 		.4byte	.LFE10
 1573 0141 0100     		.2byte	0x1
 1574 0143 50       		.byte	0x50
 1575 0144 00000000 		.4byte	0
 1576 0148 00000000 		.4byte	0
 1577              	.LLST9:
 1578 014c 00000000 		.4byte	.LVL30
 1579 0150 08000000 		.4byte	.LVL32
 1580 0154 0100     		.2byte	0x1
 1581 0156 50       		.byte	0x50
 1582 0157 08000000 		.4byte	.LVL32
 1583 015b 14000000 		.4byte	.LVL36
 1584 015f 0100     		.2byte	0x1
 1585 0161 55       		.byte	0x55
 1586 0162 14000000 		.4byte	.LVL36
 1587 0166 16000000 		.4byte	.LFE11
 1588 016a 0400     		.2byte	0x4
 1589 016c F3       		.byte	0xf3
 1590 016d 01       		.uleb128 0x1
 1591 016e 50       		.byte	0x50
 1592 016f 9F       		.byte	0x9f
 1593 0170 00000000 		.4byte	0
 1594 0174 00000000 		.4byte	0
 1595              	.LLST10:
 1596 0178 04000000 		.4byte	.LVL31
 1597 017c 08000000 		.4byte	.LVL32
 1598 0180 0200     		.2byte	0x2
 1599 0182 30       		.byte	0x30
 1600 0183 9F       		.byte	0x9f
 1601 0184 08000000 		.4byte	.LVL32
 1602 0188 14000000 		.4byte	.LVL35
 1603 018c 0100     		.2byte	0x1
 1604 018e 54       		.byte	0x54
 1605 018f 00000000 		.4byte	0
 1606 0193 00000000 		.4byte	0
 1607              	.LLST11:
 1608 0197 00000000 		.4byte	.LVL37
 1609 019b 05000000 		.4byte	.LVL38-1
 1610 019f 0100     		.2byte	0x1
 1611 01a1 50       		.byte	0x50
 1612 01a2 05000000 		.4byte	.LVL38-1
 1613 01a6 14000000 		.4byte	.LFE12
 1614 01aa 0400     		.2byte	0x4
 1615 01ac F3       		.byte	0xf3
 1616 01ad 01       		.uleb128 0x1
 1617 01ae 50       		.byte	0x50
 1618 01af 9F       		.byte	0x9f
 1619 01b0 00000000 		.4byte	0
 1620 01b4 00000000 		.4byte	0
 1621              	.LLST12:
 1622 01b8 00000000 		.4byte	.LVL42
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 44


 1623 01bc 1C000000 		.4byte	.LVL45
 1624 01c0 0100     		.2byte	0x1
 1625 01c2 50       		.byte	0x50
 1626 01c3 1C000000 		.4byte	.LVL45
 1627 01c7 20000000 		.4byte	.LVL46
 1628 01cb 0100     		.2byte	0x1
 1629 01cd 53       		.byte	0x53
 1630 01ce 20000000 		.4byte	.LVL46
 1631 01d2 28000000 		.4byte	.LVL47
 1632 01d6 0300     		.2byte	0x3
 1633 01d8 73       		.byte	0x73
 1634 01d9 01       		.sleb128 1
 1635 01da 9F       		.byte	0x9f
 1636 01db 28000000 		.4byte	.LVL47
 1637 01df 58000000 		.4byte	.LFE16
 1638 01e3 0400     		.2byte	0x4
 1639 01e5 F3       		.byte	0xf3
 1640 01e6 01       		.uleb128 0x1
 1641 01e7 50       		.byte	0x50
 1642 01e8 9F       		.byte	0x9f
 1643 01e9 00000000 		.4byte	0
 1644 01ed 00000000 		.4byte	0
 1645              	.LLST13:
 1646 01f1 18000000 		.4byte	.LVL44
 1647 01f5 40000000 		.4byte	.LVL49
 1648 01f9 0100     		.2byte	0x1
 1649 01fb 56       		.byte	0x56
 1650 01fc 00000000 		.4byte	0
 1651 0200 00000000 		.4byte	0
 1652              	.LLST14:
 1653 0204 08000000 		.4byte	.LVL43
 1654 0208 40000000 		.4byte	.LVL48
 1655 020c 0100     		.2byte	0x1
 1656 020e 55       		.byte	0x55
 1657 020f 40000000 		.4byte	.LVL48
 1658 0213 58000000 		.4byte	.LFE16
 1659 0217 0200     		.2byte	0x2
 1660 0219 73       		.byte	0x73
 1661 021a 00       		.sleb128 0
 1662 021b 00000000 		.4byte	0
 1663 021f 00000000 		.4byte	0
 1664              		.section	.debug_aranges,"",%progbits
 1665 0000 8C000000 		.4byte	0x8c
 1666 0004 0200     		.2byte	0x2
 1667 0006 00000000 		.4byte	.Ldebug_info0
 1668 000a 04       		.byte	0x4
 1669 000b 00       		.byte	0
 1670 000c 0000     		.2byte	0
 1671 000e 0000     		.2byte	0
 1672 0010 00000000 		.4byte	.LFB2
 1673 0014 A8000000 		.4byte	.LFE2-.LFB2
 1674 0018 00000000 		.4byte	.LFB3
 1675 001c 14000000 		.4byte	.LFE3-.LFB3
 1676 0020 00000000 		.4byte	.LFB4
 1677 0024 18000000 		.4byte	.LFE4-.LFB4
 1678 0028 00000000 		.4byte	.LFB5
 1679 002c 14000000 		.4byte	.LFE5-.LFB5
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 45


 1680 0030 00000000 		.4byte	.LFB6
 1681 0034 18000000 		.4byte	.LFE6-.LFB6
 1682 0038 00000000 		.4byte	.LFB7
 1683 003c 2C000000 		.4byte	.LFE7-.LFB7
 1684 0040 00000000 		.4byte	.LFB8
 1685 0044 34000000 		.4byte	.LFE8-.LFB8
 1686 0048 00000000 		.4byte	.LFB9
 1687 004c 28000000 		.4byte	.LFE9-.LFB9
 1688 0050 00000000 		.4byte	.LFB10
 1689 0054 14000000 		.4byte	.LFE10-.LFB10
 1690 0058 00000000 		.4byte	.LFB11
 1691 005c 16000000 		.4byte	.LFE11-.LFB11
 1692 0060 00000000 		.4byte	.LFB12
 1693 0064 14000000 		.4byte	.LFE12-.LFB12
 1694 0068 00000000 		.4byte	.LFB13
 1695 006c 14000000 		.4byte	.LFE13-.LFB13
 1696 0070 00000000 		.4byte	.LFB14
 1697 0074 14000000 		.4byte	.LFE14-.LFB14
 1698 0078 00000000 		.4byte	.LFB15
 1699 007c 28000000 		.4byte	.LFE15-.LFB15
 1700 0080 00000000 		.4byte	.LFB16
 1701 0084 58000000 		.4byte	.LFE16-.LFB16
 1702 0088 00000000 		.4byte	0
 1703 008c 00000000 		.4byte	0
 1704              		.section	.debug_ranges,"",%progbits
 1705              	.Ldebug_ranges0:
 1706 0000 00000000 		.4byte	.LFB2
 1707 0004 A8000000 		.4byte	.LFE2
 1708 0008 00000000 		.4byte	.LFB3
 1709 000c 14000000 		.4byte	.LFE3
 1710 0010 00000000 		.4byte	.LFB4
 1711 0014 18000000 		.4byte	.LFE4
 1712 0018 00000000 		.4byte	.LFB5
 1713 001c 14000000 		.4byte	.LFE5
 1714 0020 00000000 		.4byte	.LFB6
 1715 0024 18000000 		.4byte	.LFE6
 1716 0028 00000000 		.4byte	.LFB7
 1717 002c 2C000000 		.4byte	.LFE7
 1718 0030 00000000 		.4byte	.LFB8
 1719 0034 34000000 		.4byte	.LFE8
 1720 0038 00000000 		.4byte	.LFB9
 1721 003c 28000000 		.4byte	.LFE9
 1722 0040 00000000 		.4byte	.LFB10
 1723 0044 14000000 		.4byte	.LFE10
 1724 0048 00000000 		.4byte	.LFB11
 1725 004c 16000000 		.4byte	.LFE11
 1726 0050 00000000 		.4byte	.LFB12
 1727 0054 14000000 		.4byte	.LFE12
 1728 0058 00000000 		.4byte	.LFB13
 1729 005c 14000000 		.4byte	.LFE13
 1730 0060 00000000 		.4byte	.LFB14
 1731 0064 14000000 		.4byte	.LFE14
 1732 0068 00000000 		.4byte	.LFB15
 1733 006c 28000000 		.4byte	.LFE15
 1734 0070 00000000 		.4byte	.LFB16
 1735 0074 58000000 		.4byte	.LFE16
 1736 0078 00000000 		.4byte	0
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 46


 1737 007c 00000000 		.4byte	0
 1738              		.section	.debug_line,"",%progbits
 1739              	.Ldebug_line0:
 1740 0000 D1010000 		.section	.debug_str,"MS",%progbits,1
 1740      02007300 
 1740      00000201 
 1740      FB0E0D00 
 1740      01010101 
 1741              	.LASF6:
 1742 0000 6C6F6E67 		.ascii	"long long int\000"
 1742      206C6F6E 
 1742      6720696E 
 1742      7400
 1743              	.LASF15:
 1744 000e 72656733 		.ascii	"reg32\000"
 1744      3200
 1745              	.LASF35:
 1746 0014 55415254 		.ascii	"UART_DBG_UartPutString\000"
 1746      5F444247 
 1746      5F556172 
 1746      74507574 
 1746      53747269 
 1747              	.LASF53:
 1748 002b 55415254 		.ascii	"UART_DBG_IntrTxMask\000"
 1748      5F444247 
 1748      5F496E74 
 1748      7254784D 
 1748      61736B00 
 1749              	.LASF41:
 1750 003f 55415254 		.ascii	"UART_DBG_UartDisableCts\000"
 1750      5F444247 
 1750      5F556172 
 1750      74446973 
 1750      61626C65 
 1751              	.LASF33:
 1752 0057 6C657665 		.ascii	"level\000"
 1752      6C00
 1753              	.LASF48:
 1754 005d 55415254 		.ascii	"UART_DBG_SpiUartReadRxData\000"
 1754      5F444247 
 1754      5F537069 
 1754      55617274 
 1754      52656164 
 1755              	.LASF36:
 1756 0078 73747269 		.ascii	"string\000"
 1756      6E6700
 1757              	.LASF30:
 1758 007f 55415254 		.ascii	"UART_DBG_UartSetRtsPolarity\000"
 1758      5F444247 
 1758      5F556172 
 1758      74536574 
 1758      52747350 
 1759              	.LASF21:
 1760 009b 55415254 		.ascii	"UART_DBG_UartSetRxAddress\000"
 1760      5F444247 
 1760      5F556172 
 1760      74536574 
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 47


 1760      52784164 
 1761              	.LASF44:
 1762 00b5 62726561 		.ascii	"breakWidth\000"
 1762      6B576964 
 1762      746800
 1763              	.LASF11:
 1764 00c0 666C6F61 		.ascii	"float\000"
 1764      7400
 1765              	.LASF46:
 1766 00c6 7478496E 		.ascii	"txIntrReg\000"
 1766      74725265 
 1766      6700
 1767              	.LASF19:
 1768 00d0 55415254 		.ascii	"UART_DBG_UartPostEnable\000"
 1768      5F444247 
 1768      5F556172 
 1768      74506F73 
 1768      74456E61 
 1769              	.LASF20:
 1770 00e8 55415254 		.ascii	"UART_DBG_UartStop\000"
 1770      5F444247 
 1770      5F556172 
 1770      7453746F 
 1770      7000
 1771              	.LASF1:
 1772 00fa 756E7369 		.ascii	"unsigned char\000"
 1772      676E6564 
 1772      20636861 
 1772      7200
 1773              	.LASF42:
 1774 0108 55415254 		.ascii	"UART_DBG_UartSetCtsPolarity\000"
 1774      5F444247 
 1774      5F556172 
 1774      74536574 
 1774      43747350 
 1775              	.LASF5:
 1776 0124 6C6F6E67 		.ascii	"long unsigned int\000"
 1776      20756E73 
 1776      69676E65 
 1776      6420696E 
 1776      7400
 1777              	.LASF28:
 1778 0136 55415254 		.ascii	"UART_DBG_UartGetByte\000"
 1778      5F444247 
 1778      5F556172 
 1778      74476574 
 1778      42797465 
 1779              	.LASF3:
 1780 014b 73686F72 		.ascii	"short unsigned int\000"
 1780      7420756E 
 1780      7369676E 
 1780      65642069 
 1780      6E7400
 1781              	.LASF26:
 1782 015e 72784461 		.ascii	"rxData\000"
 1782      746100
 1783              	.LASF24:
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 48


 1784 0165 61646472 		.ascii	"addressMask\000"
 1784      6573734D 
 1784      61736B00 
 1785              	.LASF40:
 1786 0171 55415254 		.ascii	"UART_DBG_UartEnableCts\000"
 1786      5F444247 
 1786      5F556172 
 1786      74456E61 
 1786      626C6543 
 1787              	.LASF12:
 1788 0188 646F7562 		.ascii	"double\000"
 1788      6C6500
 1789              	.LASF38:
 1790 018f 55415254 		.ascii	"UART_DBG_UartPutCRLF\000"
 1790      5F444247 
 1790      5F556172 
 1790      74507574 
 1790      43524C46 
 1791              	.LASF52:
 1792 01a4 443A5C67 		.ascii	"D:\\git\\kmc724\\CY8CKit\\Workspace\\UART_printf.cy"
 1792      69745C6B 
 1792      6D633732 
 1792      345C4359 
 1792      38434B69 
 1793 01d2 64736E00 		.ascii	"dsn\000"
 1794              	.LASF9:
 1795 01d6 75696E74 		.ascii	"uint16\000"
 1795      313600
 1796              	.LASF10:
 1797 01dd 75696E74 		.ascii	"uint32\000"
 1797      333200
 1798              	.LASF8:
 1799 01e4 756E7369 		.ascii	"unsigned int\000"
 1799      676E6564 
 1799      20696E74 
 1799      00
 1800              	.LASF23:
 1801 01f1 61646472 		.ascii	"address\000"
 1801      65737300 
 1802              	.LASF7:
 1803 01f9 6C6F6E67 		.ascii	"long long unsigned int\000"
 1803      206C6F6E 
 1803      6720756E 
 1803      7369676E 
 1803      65642069 
 1804              	.LASF49:
 1805 0210 55415254 		.ascii	"UART_DBG_SpiUartWriteTxData\000"
 1805      5F444247 
 1805      5F537069 
 1805      55617274 
 1805      57726974 
 1806              	.LASF31:
 1807 022c 706F6C61 		.ascii	"polarity\000"
 1807      72697479 
 1807      00
 1808              	.LASF37:
 1809 0235 62756649 		.ascii	"bufIndex\000"
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 49


 1809      6E646578 
 1809      00
 1810              	.LASF50:
 1811 023e 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1811      43313120 
 1811      352E342E 
 1811      31203230 
 1811      31363036 
 1812 0271 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 1812      20726576 
 1812      6973696F 
 1812      6E203233 
 1812      37373135 
 1813 02a4 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1813      66756E63 
 1813      74696F6E 
 1813      2D736563 
 1813      74696F6E 
 1814              	.LASF16:
 1815 02cc 6C6F6E67 		.ascii	"long double\000"
 1815      20646F75 
 1815      626C6500 
 1816              	.LASF17:
 1817 02d8 73697A65 		.ascii	"sizetype\000"
 1817      74797065 
 1817      00
 1818              	.LASF13:
 1819 02e1 63686172 		.ascii	"char8\000"
 1819      3800
 1820              	.LASF39:
 1821 02e7 74784461 		.ascii	"txDataByte\000"
 1821      74614279 
 1821      746500
 1822              	.LASF43:
 1823 02f2 55415254 		.ascii	"UART_DBG_UartSendBreakBlocking\000"
 1823      5F444247 
 1823      5F556172 
 1823      7453656E 
 1823      64427265 
 1824              	.LASF14:
 1825 0311 63686172 		.ascii	"char\000"
 1825      00
 1826              	.LASF47:
 1827 0316 55415254 		.ascii	"UART_DBG_SpiUartGetRxBufferSize\000"
 1827      5F444247 
 1827      5F537069 
 1827      55617274 
 1827      47657452 
 1828              	.LASF27:
 1829 0336 55415254 		.ascii	"UART_DBG_UartGetChar\000"
 1829      5F444247 
 1829      5F556172 
 1829      74476574 
 1829      43686172 
 1830              	.LASF32:
 1831 034b 55415254 		.ascii	"UART_DBG_UartSetRtsFifoLevel\000"
 1831      5F444247 
ARM GAS  C:\Users\iron\AppData\Local\Temp\cceRRlUG.s 			page 50


 1831      5F556172 
 1831      74536574 
 1831      52747346 
 1832              	.LASF2:
 1833 0368 73686F72 		.ascii	"short int\000"
 1833      7420696E 
 1833      7400
 1834              	.LASF4:
 1835 0372 6C6F6E67 		.ascii	"long int\000"
 1835      20696E74 
 1835      00
 1836              	.LASF29:
 1837 037b 746D7053 		.ascii	"tmpStatus\000"
 1837      74617475 
 1837      7300
 1838              	.LASF25:
 1839 0385 6D617463 		.ascii	"matchReg\000"
 1839      68526567 
 1839      00
 1840              	.LASF51:
 1841 038e 47656E65 		.ascii	"Generated_Source\\PSoC4\\UART_DBG_UART.c\000"
 1841      72617465 
 1841      645F536F 
 1841      75726365 
 1841      5C50536F 
 1842              	.LASF0:
 1843 03b5 7369676E 		.ascii	"signed char\000"
 1843      65642063 
 1843      68617200 
 1844              	.LASF45:
 1845 03c1 74784374 		.ascii	"txCtrlReg\000"
 1845      726C5265 
 1845      6700
 1846              	.LASF34:
 1847 03cb 75617274 		.ascii	"uartFlowCtrl\000"
 1847      466C6F77 
 1847      4374726C 
 1847      00
 1848              	.LASF18:
 1849 03d8 55415254 		.ascii	"UART_DBG_UartInit\000"
 1849      5F444247 
 1849      5F556172 
 1849      74496E69 
 1849      7400
 1850              	.LASF22:
 1851 03ea 55415254 		.ascii	"UART_DBG_UartSetRxAddressMask\000"
 1851      5F444247 
 1851      5F556172 
 1851      74536574 
 1851      52784164 
 1852              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
