// Seed: 460066451
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  \id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd10
) (
    _id_1
);
  inout wire _id_1;
  `define pp_2 0
  always @(-1) begin : LABEL_0
    `pp_2 <= 1;
  end
  assign `pp_2[`pp_2-id_1] = 1;
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
