// Seed: 2371071221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2
);
  wire id_4 = id_4;
  supply1 id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  supply1 id_6;
  wire id_7;
  not (id_1, id_2);
  id_8(
      id_0, id_2, 1'b0, module_2, 1, id_6
  );
  assign id_5 = 1;
  wire id_9;
endmodule
