// Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Primace. 
// Version: "7.3 " 
// Date: "Apr 23 2015 22:25:37"


module demo_sd_to_lcd(PAD0_u_lvds_u_lvds_tx_0, PAD0_u_lvds_u_lvds_tx_1, 
    PAD0_u_lvds_u_lvds_tx_2, PAD0_u_lvds_u_lvds_tx_3, PAD0_u_lvds_u_lvds_tx_clk, 
    PAD1_u_lvds_u_lvds_tx_0, PAD1_u_lvds_u_lvds_tx_1, PAD1_u_lvds_u_lvds_tx_2, 
    PAD1_u_lvds_u_lvds_tx_3, PAD1_u_lvds_u_lvds_tx_clk, 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , align_rstn_u_lvds_u_lvds_tx_0, 
    align_rstn_u_lvds_u_lvds_tx_1, align_rstn_u_lvds_u_lvds_tx_2, 
    align_rstn_u_lvds_u_lvds_tx_3, align_rstn_u_lvds_u_lvds_tx_clk, 
    alignwd_u_lvds_u_lvds_tx_clk, c2r1_dll_clk_u_arm_u_soc, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, clk_0_u_lvds_u_lvds_tx_0, 
    clk_0_u_lvds_u_lvds_tx_1, clk_0_u_lvds_u_lvds_tx_2, clk_0_u_lvds_u_lvds_tx_3, 
    clk_0_u_lvds_u_lvds_tx_clk, clk_1_u_lvds_u_lvds_tx_0, 
    clk_1_u_lvds_u_lvds_tx_1, clk_1_u_lvds_u_lvds_tx_2, clk_1_u_lvds_u_lvds_tx_3, 
    clk_1_u_lvds_u_lvds_tx_clk, clk_ahb_fp0_u_arm_u_soc, clk_i, clk_out_n, 
    clk_out_p, clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, clkin0_u_lvds_pll_u0, 
    clkin0_u_pll_pll_u0, clkin_u_arm_dll_u0, clkout0_u_arm_dll_u0, 
    clkout0_u_lvds_pll_u0, clkout0_u_pll_pll_u0, clkout1_u_lvds_pll_u0, 
    clkout1_u_pll_pll_u0, \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , display_sel, 
    \fp0_m_ahb_addr[0]_u_arm_u_soc , \fp0_m_ahb_addr[10]_u_arm_u_soc , 
    \fp0_m_ahb_addr[11]_u_arm_u_soc , \fp0_m_ahb_addr[12]_u_arm_u_soc , 
    \fp0_m_ahb_addr[13]_u_arm_u_soc , \fp0_m_ahb_addr[14]_u_arm_u_soc , 
    \fp0_m_ahb_addr[15]_u_arm_u_soc , \fp0_m_ahb_addr[16]_u_arm_u_soc , 
    \fp0_m_ahb_addr[17]_u_arm_u_soc , \fp0_m_ahb_addr[18]_u_arm_u_soc , 
    \fp0_m_ahb_addr[19]_u_arm_u_soc , \fp0_m_ahb_addr[1]_u_arm_u_soc , 
    \fp0_m_ahb_addr[20]_u_arm_u_soc , \fp0_m_ahb_addr[21]_u_arm_u_soc , 
    \fp0_m_ahb_addr[22]_u_arm_u_soc , \fp0_m_ahb_addr[23]_u_arm_u_soc , 
    \fp0_m_ahb_addr[24]_u_arm_u_soc , \fp0_m_ahb_addr[25]_u_arm_u_soc , 
    \fp0_m_ahb_addr[26]_u_arm_u_soc , \fp0_m_ahb_addr[27]_u_arm_u_soc , 
    \fp0_m_ahb_addr[28]_u_arm_u_soc , \fp0_m_ahb_addr[29]_u_arm_u_soc , 
    \fp0_m_ahb_addr[2]_u_arm_u_soc , \fp0_m_ahb_addr[30]_u_arm_u_soc , 
    \fp0_m_ahb_addr[31]_u_arm_u_soc , \fp0_m_ahb_addr[3]_u_arm_u_soc , 
    \fp0_m_ahb_addr[4]_u_arm_u_soc , \fp0_m_ahb_addr[5]_u_arm_u_soc , 
    \fp0_m_ahb_addr[6]_u_arm_u_soc , \fp0_m_ahb_addr[7]_u_arm_u_soc , 
    \fp0_m_ahb_addr[8]_u_arm_u_soc , \fp0_m_ahb_addr[9]_u_arm_u_soc , 
    \fp0_m_ahb_burst[0]_u_arm_u_soc , \fp0_m_ahb_burst[1]_u_arm_u_soc , 
    \fp0_m_ahb_burst[2]_u_arm_u_soc , fp0_m_ahb_mastlock_u_arm_u_soc, 
    \fp0_m_ahb_prot[0]_u_arm_u_soc , \fp0_m_ahb_prot[1]_u_arm_u_soc , 
    \fp0_m_ahb_prot[2]_u_arm_u_soc , \fp0_m_ahb_prot[3]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[0]_u_arm_u_soc , \fp0_m_ahb_rdata[10]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[11]_u_arm_u_soc , \fp0_m_ahb_rdata[12]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[13]_u_arm_u_soc , \fp0_m_ahb_rdata[14]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[15]_u_arm_u_soc , \fp0_m_ahb_rdata[16]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[17]_u_arm_u_soc , \fp0_m_ahb_rdata[18]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[19]_u_arm_u_soc , \fp0_m_ahb_rdata[1]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[20]_u_arm_u_soc , \fp0_m_ahb_rdata[21]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[22]_u_arm_u_soc , \fp0_m_ahb_rdata[23]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[24]_u_arm_u_soc , \fp0_m_ahb_rdata[25]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[26]_u_arm_u_soc , \fp0_m_ahb_rdata[27]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[28]_u_arm_u_soc , \fp0_m_ahb_rdata[29]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[2]_u_arm_u_soc , \fp0_m_ahb_rdata[30]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[31]_u_arm_u_soc , \fp0_m_ahb_rdata[3]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[4]_u_arm_u_soc , \fp0_m_ahb_rdata[5]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[6]_u_arm_u_soc , \fp0_m_ahb_rdata[7]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[8]_u_arm_u_soc , \fp0_m_ahb_rdata[9]_u_arm_u_soc , 
    fp0_m_ahb_ready_u_arm_u_soc, fp0_m_ahb_resp_u_arm_u_soc, 
    \fp0_m_ahb_size[0]_u_arm_u_soc , \fp0_m_ahb_size[1]_u_arm_u_soc , 
    \fp0_m_ahb_size[2]_u_arm_u_soc , \fp0_m_ahb_trans[0]_u_arm_u_soc , 
    \fp0_m_ahb_trans[1]_u_arm_u_soc , \fp0_m_ahb_wdata[0]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[10]_u_arm_u_soc , \fp0_m_ahb_wdata[11]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[12]_u_arm_u_soc , \fp0_m_ahb_wdata[13]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[14]_u_arm_u_soc , \fp0_m_ahb_wdata[15]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[16]_u_arm_u_soc , \fp0_m_ahb_wdata[17]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[18]_u_arm_u_soc , \fp0_m_ahb_wdata[19]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[1]_u_arm_u_soc , \fp0_m_ahb_wdata[20]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[21]_u_arm_u_soc , \fp0_m_ahb_wdata[22]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[23]_u_arm_u_soc , \fp0_m_ahb_wdata[24]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[25]_u_arm_u_soc , \fp0_m_ahb_wdata[26]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[27]_u_arm_u_soc , \fp0_m_ahb_wdata[28]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[29]_u_arm_u_soc , \fp0_m_ahb_wdata[2]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[30]_u_arm_u_soc , \fp0_m_ahb_wdata[31]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[3]_u_arm_u_soc , \fp0_m_ahb_wdata[4]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[5]_u_arm_u_soc , \fp0_m_ahb_wdata[6]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[7]_u_arm_u_soc , \fp0_m_ahb_wdata[8]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[9]_u_arm_u_soc , fp0_m_ahb_write_u_arm_u_soc, 
    fp2soc_rst_n_u_arm_u_soc, fp_clk_arm_u_arm_u_soc, fp_clk_sys_u_arm_u_soc, 
    geclk_u_lvds_u_lvds_tx_0, geclk_u_lvds_u_lvds_tx_1, geclk_u_lvds_u_lvds_tx_2, 
    geclk_u_lvds_u_lvds_tx_3, geclk_u_lvds_u_lvds_tx_clk, 
    \gpio_0_out_o[0]_u_arm_u_soc , \gpio_0_out_o[1]_u_arm_u_soc , 
    locked_u_pll_pll_u0, \od_d_0[0]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[0]_u_lvds_u_lvds_tx_1 , \od_d_0[0]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[0]_u_lvds_u_lvds_tx_3 , \od_d_0[1]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[1]_u_lvds_u_lvds_tx_1 , \od_d_0[1]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[1]_u_lvds_u_lvds_tx_3 , \od_d_0[2]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[2]_u_lvds_u_lvds_tx_1 , \od_d_0[2]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[2]_u_lvds_u_lvds_tx_3 , \od_d_0[3]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[3]_u_lvds_u_lvds_tx_1 , \od_d_0[3]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[3]_u_lvds_u_lvds_tx_3 , \od_d_1[0]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[0]_u_lvds_u_lvds_tx_1 , \od_d_1[0]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[0]_u_lvds_u_lvds_tx_3 , \od_d_1[1]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[1]_u_lvds_u_lvds_tx_1 , \od_d_1[1]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[1]_u_lvds_u_lvds_tx_3 , \od_d_1[2]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[2]_u_lvds_u_lvds_tx_1 , \od_d_1[2]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[2]_u_lvds_u_lvds_tx_3 , \od_d_1[3]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[3]_u_lvds_u_lvds_tx_1 , \od_d_1[3]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[3]_u_lvds_u_lvds_tx_3 , \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , rst_ahb_fp0_n_u_arm_u_soc, rstn_i, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, spi0_miso_u_arm_u_soc, 
    spi0_mosi_u_arm_u_soc, spi0_sck_u_arm_u_soc, spi0_ssn_u_arm_u_soc, spi_miso, 
    spi_mosi, spi_sck, spi_ssn, tx_out_n, tx_out_p, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3);
  input PAD0_u_lvds_u_lvds_tx_0;
  input PAD0_u_lvds_u_lvds_tx_1;
  input PAD0_u_lvds_u_lvds_tx_2;
  input PAD0_u_lvds_u_lvds_tx_3;
  input PAD0_u_lvds_u_lvds_tx_clk;
  input PAD1_u_lvds_u_lvds_tx_0;
  input PAD1_u_lvds_u_lvds_tx_1;
  input PAD1_u_lvds_u_lvds_tx_2;
  input PAD1_u_lvds_u_lvds_tx_3;
  input PAD1_u_lvds_u_lvds_tx_clk;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output align_rstn_u_lvds_u_lvds_tx_0;
  output align_rstn_u_lvds_u_lvds_tx_1;
  output align_rstn_u_lvds_u_lvds_tx_2;
  output align_rstn_u_lvds_u_lvds_tx_3;
  output align_rstn_u_lvds_u_lvds_tx_clk;
  output alignwd_u_lvds_u_lvds_tx_clk;
  output c2r1_dll_clk_u_arm_u_soc;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clk_0_u_lvds_u_lvds_tx_0;
  output clk_0_u_lvds_u_lvds_tx_1;
  output clk_0_u_lvds_u_lvds_tx_2;
  output clk_0_u_lvds_u_lvds_tx_3;
  output clk_0_u_lvds_u_lvds_tx_clk;
  output clk_1_u_lvds_u_lvds_tx_0;
  output clk_1_u_lvds_u_lvds_tx_1;
  output clk_1_u_lvds_u_lvds_tx_2;
  output clk_1_u_lvds_u_lvds_tx_3;
  output clk_1_u_lvds_u_lvds_tx_clk;
  output clk_ahb_fp0_u_arm_u_soc;
  input clk_i;
  output clk_out_n;
  output clk_out_p;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clkin0_u_lvds_pll_u0;
  output clkin0_u_pll_pll_u0;
  output clkin_u_arm_dll_u0;
  input clkout0_u_arm_dll_u0;
  input clkout0_u_lvds_pll_u0;
  input clkout0_u_pll_pll_u0;
  input clkout1_u_lvds_pll_u0;
  input clkout1_u_pll_pll_u0;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input display_sel;
  output \fp0_m_ahb_addr[0]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[10]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[11]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[12]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[13]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[14]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[15]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[16]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[17]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[18]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[19]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[1]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[20]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[21]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[22]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[23]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[24]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[25]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[26]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[27]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[28]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[29]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[2]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[30]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[31]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[3]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[4]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[5]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[6]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[7]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[8]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[9]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[0]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[1]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[2]_u_arm_u_soc ;
  output fp0_m_ahb_mastlock_u_arm_u_soc;
  output \fp0_m_ahb_prot[0]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[1]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[2]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[3]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[0]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[10]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[11]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[12]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[13]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[14]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[15]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[16]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[17]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[18]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[19]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[1]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[20]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[21]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[22]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[23]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[24]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[25]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[26]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[27]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[28]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[29]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[2]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[30]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[31]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[3]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[4]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[5]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[6]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[7]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[8]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[9]_u_arm_u_soc ;
  input fp0_m_ahb_ready_u_arm_u_soc;
  input fp0_m_ahb_resp_u_arm_u_soc;
  output \fp0_m_ahb_size[0]_u_arm_u_soc ;
  output \fp0_m_ahb_size[1]_u_arm_u_soc ;
  output \fp0_m_ahb_size[2]_u_arm_u_soc ;
  output \fp0_m_ahb_trans[0]_u_arm_u_soc ;
  output \fp0_m_ahb_trans[1]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[0]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[10]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[11]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[12]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[13]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[14]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[15]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[16]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[17]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[18]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[19]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[1]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[20]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[21]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[22]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[23]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[24]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[25]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[26]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[27]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[28]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[29]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[2]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[30]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[31]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[3]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[4]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[5]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[6]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[7]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[8]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[9]_u_arm_u_soc ;
  output fp0_m_ahb_write_u_arm_u_soc;
  output fp2soc_rst_n_u_arm_u_soc;
  output fp_clk_arm_u_arm_u_soc;
  output fp_clk_sys_u_arm_u_soc;
  output geclk_u_lvds_u_lvds_tx_0;
  output geclk_u_lvds_u_lvds_tx_1;
  output geclk_u_lvds_u_lvds_tx_2;
  output geclk_u_lvds_u_lvds_tx_3;
  output geclk_u_lvds_u_lvds_tx_clk;
  input \gpio_0_out_o[0]_u_arm_u_soc ;
  input \gpio_0_out_o[1]_u_arm_u_soc ;
  input locked_u_pll_pll_u0;
  output \od_d_0[0]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_3 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output rst_ahb_fp0_n_u_arm_u_soc;
  input rstn_i;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output spi0_miso_u_arm_u_soc;
  input spi0_mosi_u_arm_u_soc;
  input spi0_sck_u_arm_u_soc;
  input spi0_ssn_u_arm_u_soc;
  input spi_miso;
  output spi_mosi;
  output spi_sck;
  output spi_ssn;
  output [3:0] tx_out_n;
  output [3:0] tx_out_p;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;

    wire \GND_0_inst|Y_net ;
    wire \VCC_0_inst|Y_net ;
    wire clk_i_17_net;
    wire clk_out_n_net;
    wire clk_out_p_net;
    wire display_sel_18_net;
    wire \rstn_final__reg|Q_net ;
    wire rstn_i_19_net;
    wire spi_miso_20_net;
    wire spi_mosi_net;
    wire spi_sck_net;
    wire spi_ssn_net;
    wire tx_out_n_0__net;
    wire tx_out_n_1__net;
    wire tx_out_n_2__net;
    wire tx_out_n_3__net;
    wire tx_out_p_0__net;
    wire tx_out_p_1__net;
    wire tx_out_p_2__net;
    wire tx_out_p_3__net;
    wire \u1231|O_net ;
    wire \u1232|OUT_net ;
    wire \u1234|OUT_net ;
    wire \u1235|O_net ;
    wire \u1236|OUT_net ;
    wire \u1237|O_net ;
    wire \u1238|OUT_net ;
    wire \u1239|O_net ;
    wire \u1240|O_net ;
    wire \u1241|O_net ;
    wire \u1242|OUT_net ;
    wire \u1243|O_net ;
    wire \u1244|OUT_net ;
    wire \u1245|OUT_net ;
    wire \u1246|O_net ;
    wire \u1247|O_net ;
    wire \u1248|O_net ;
    wire \u1250|OUT_net ;
    wire \u1251|O_net ;
    wire \u1252|O_net ;
    wire \u1253|O_net ;
    wire \u1254|O_net ;
    wire \u1255|O_net ;
    wire \u1257|OUT_net ;
    wire \u1258|O_net ;
    wire \u1259|O_net ;
    wire \u1260|O_net ;
    wire \u1262|O_net ;
    wire \u1263|O_net ;
    wire \u1264|OUT_net ;
    wire \u1265|O_net ;
    wire \u1266|O_net ;
    wire \u1267|OUT_net ;
    wire \u1269|O_net ;
    wire \u1270|O_net ;
    wire \u1271|O_net ;
    wire \u1272|O_net ;
    wire \u1275|O_net ;
    wire \u1277|O_net ;
    wire \u1278|O_net ;
    wire \u1279|O_net ;
    wire \u1280|OUT_net ;
    wire \u1281|O_net ;
    wire \u1282|O_net ;
    wire \u1283|O_net ;
    wire \u1284|O_net ;
    wire \u1285|O_net ;
    wire \u1286|OUT_net ;
    wire \u1287|O_net ;
    wire \u1288|OUT_net ;
    wire \u1289|O_net ;
    wire \u1290|O_net ;
    wire \u1291|OUT_net ;
    wire \u1292|OUT_net ;
    wire \u1293|O_net ;
    wire \u1294|O_net ;
    wire \u1295|O_net ;
    wire \u1296|O_net ;
    wire \u1297|O_net ;
    wire \u1298|O_net ;
    wire \u1299|OUT_net ;
    wire \u1300|O_net ;
    wire \u1301|O_net ;
    wire \u1302|O_net ;
    wire \u1303|O_net ;
    wire \u1304|O_net ;
    wire \u1305_nor2|O_net ;
    wire \u1305_or2_0_|O_net ;
    wire \u1305_or2|O_net ;
    wire \u1306|O_net ;
    wire \u1307|O_net ;
    wire \u1308|O_net ;
    wire \u1309|O_net ;
    wire \u1310|O_net ;
    wire \u1311|OUT_net ;
    wire \u1312|O_net ;
    wire \u1313|O_net ;
    wire \u1314|O_net ;
    wire \u1315|OUT_net ;
    wire \u1316|O_net ;
    wire \u1317|O_net ;
    wire \u1318|O_net ;
    wire \u1319|O_net ;
    wire \u1320|O_net ;
    wire \u1322|O_net ;
    wire \u1323|O_net ;
    wire \u1324|OUT_net ;
    wire \u1325|O_net ;
    wire \u1326|O_net ;
    wire \u1327|O_net ;
    wire \u1328|O_net ;
    wire \u1329|O_net ;
    wire \u1330|O_net ;
    wire \u1331|O_net ;
    wire \u1333|OUT_net ;
    wire \u1334|O_net ;
    wire \u1336|O_net ;
    wire \u1337|O_net ;
    wire \u1338|O_net ;
    wire \u1339|O_net ;
    wire \u1340|OUT_net ;
    wire \u1341|O_net ;
    wire \u1342|O_net ;
    wire \u1343|OUT_net ;
    wire \u1345|O_net ;
    wire \u1348|O_net ;
    wire \u1349|O_net ;
    wire \u1350|O_net ;
    wire \u1352|O_net ;
    wire \u1353|O_net ;
    wire \u1354|O_net ;
    wire \u1355|O_net ;
    wire \u1356|OUT_net ;
    wire \u1357|O_net ;
    wire \u1358|O_net ;
    wire \u1359|OUT_net ;
    wire \u1360_or2_1_|O_net ;
    wire \u1360_or2_2_|O_net ;
    wire \u1360_or2|O_net ;
    wire \u1361|OUT_net ;
    wire \u1362|O_net ;
    wire \u1364|O_net ;
    wire \u1368_or2_3_|O_net ;
    wire \u1368_or2_4_|O_net ;
    wire \u1368_or2|O_net ;
    wire \u1369|O_net ;
    wire \u1370|O_net ;
    wire \u1371|O_net ;
    wire \u1374_and2_5_|O_net ;
    wire \u1374_and2_6_|O_net ;
    wire \u1374_and2|O_net ;
    wire \u1375|Y_net ;
    wire \u1376|O_net ;
    wire \u1377|O_net ;
    wire \u1378|O_net ;
    wire \u1379|O_net ;
    wire \u1380|O_net ;
    wire \u1381|O_net ;
    wire \u1382|O_net ;
    wire \u1383|O_net ;
    wire \u1384|O_net ;
    wire \u1385|O_net ;
    wire \u1386|O_net ;
    wire \u1388|O_net ;
    wire \u1392|O_net ;
    wire \u1393|O_net ;
    wire \u1394|OUT_net ;
    wire \u1395|O_net ;
    wire \u1396|O_net ;
    wire \u1397|O_net ;
    wire \u1398|O_net ;
    wire \u1399|O_net ;
    wire \u1400|OUT_net ;
    wire \u1401|O_net ;
    wire \u1402|O_net ;
    wire \u1403|O_net ;
    wire \u1404|O_net ;
    wire \u1405|O_net ;
    wire \u1406|O_net ;
    wire \u1407|O_net ;
    wire \u1408|O_net ;
    wire \u1409|O_net ;
    wire \u1410|OUT_net ;
    wire \u1411|O_net ;
    wire \u1412|O_net ;
    wire \u1413|O_net ;
    wire \u1415|O_net ;
    wire \u1416|OUT_net ;
    wire \u1417|O_net ;
    wire \u1419|O_net ;
    wire \u1420|O_net ;
    wire \u1422|O_net ;
    wire \u1423|OUT_net ;
    wire \u1424|O_net ;
    wire \u1425|O_net ;
    wire \u1427|O_net ;
    wire \u1428|O_net ;
    wire \u1430|O_net ;
    wire \u1431|OUT_net ;
    wire \u1432|O_net ;
    wire \u1433|O_net ;
    wire \u1435|O_net ;
    wire \u1436|O_net ;
    wire \u1438|O_net ;
    wire \u1439|OUT_net ;
    wire \u1440|O_net ;
    wire \u1441|O_net ;
    wire \u1443|O_net ;
    wire \u1446|O_net ;
    wire \u1448|O_net ;
    wire \u1449|OUT_net ;
    wire \u1450|O_net ;
    wire \u1451|O_net ;
    wire \u1452|OUT_net ;
    wire \u1453|O_net ;
    wire \u1454_and2_7_|O_net ;
    wire \u1454_and2_8_|O_net ;
    wire \u1454_and2|O_net ;
    wire \u1472|O_net ;
    wire \u1473|OUT_net ;
    wire \u1474|O_net ;
    wire \u1475|O_net ;
    wire \u1476|O_net ;
    wire \u1477|O_net ;
    wire \u1478|O_net ;
    wire \u1479|O_net ;
    wire \u1480|O_net ;
    wire \u1481|O_net ;
    wire \u1483|O_net ;
    wire \u1484|OUT_net ;
    wire \u1485|O_net ;
    wire \u1486|O_net ;
    wire \u1487|O_net ;
    wire \u1488|O_net ;
    wire \u1489|O_net ;
    wire \u1490|OUT_net ;
    wire \u1491|O_net ;
    wire \u1492|O_net ;
    wire \u1493|O_net ;
    wire \u1494|O_net ;
    wire \u1495_or2_10_|O_net ;
    wire \u1495_or2_9_|O_net ;
    wire \u1495_or2|O_net ;
    wire \u1496|O_net ;
    wire \u1497|OUT_net ;
    wire \u1498|O_net ;
    wire \u1499|O_net ;
    wire \u1500|O_net ;
    wire \u1501|OUT_net ;
    wire \u1502|O_net ;
    wire \u1503|OUT_net ;
    wire \u1504|O_net ;
    wire \u1505|O_net ;
    wire \u1506|O_net ;
    wire \u1507|OUT_net ;
    wire \u1508|O_net ;
    wire \u1509|OUT_net ;
    wire \u1510|O_net ;
    wire \u1511|OUT_net ;
    wire \u1512|O_net ;
    wire \u1513|O_net ;
    wire \u1514|O_net ;
    wire \u1515|OUT_net ;
    wire \u1516|O_net ;
    wire \u1517|O_net ;
    wire \u1518|O_net ;
    wire \u1519|OUT_net ;
    wire \u1520|O_net ;
    wire \u1521|O_net ;
    wire \u1522_or2_11_|O_net ;
    wire \u1522_or2_12_|O_net ;
    wire \u1522_or2|O_net ;
    wire \u1523|O_net ;
    wire \u1524|O_net ;
    wire \u1525|O_net ;
    wire \u1526|O_net ;
    wire \u1527|O_net ;
    wire \u1528|O_net ;
    wire \u1529|O_net ;
    wire \u1530|O_net ;
    wire \u1531|O_net ;
    wire \u1532|O_net ;
    wire \u1533|O_net ;
    wire \u1534|O_net ;
    wire \u1535|OUT_net ;
    wire \u1536|O_net ;
    wire \u1537|O_net ;
    wire \u1538|O_net ;
    wire \u1539|OUT_net ;
    wire \u1540|O_net ;
    wire \u1541|O_net ;
    wire \u1542|O_net ;
    wire \u1543|O_net ;
    wire \u1544|O_net ;
    wire \u1546|O_net ;
    wire \u1547|O_net ;
    wire \u1548|O_net ;
    wire \u1549|O_net ;
    wire \u1550|O_net ;
    wire \u1551|O_net ;
    wire \u1552|O_net ;
    wire \u1553|O_net ;
    wire \u1554|O_net ;
    wire \u1555|O_net ;
    wire \u1556|O_net ;
    wire \u1557|O_net ;
    wire \u1558|O_net ;
    wire \u1559|O_net ;
    wire \u1560|O_net ;
    wire \u1561|O_net ;
    wire \u1562|OUT_net ;
    wire \u1563|OUT_net ;
    wire \u1564|O_net ;
    wire \u1566|O_net ;
    wire \u1567|O_net ;
    wire \u1569|O_net ;
    wire \u1570|O_net ;
    wire \u1571|O_net ;
    wire \u1572|OUT_net ;
    wire \u1573|O_net ;
    wire \u1574|O_net ;
    wire \u1575|O_net ;
    wire \u1576|O_net ;
    wire \u1577|O_net ;
    wire \u1578|O_net ;
    wire \u1579|O_net ;
    wire \u1580|O_net ;
    wire \u1581|O_net ;
    wire \u1582|O_net ;
    wire \u1583|OUT_net ;
    wire \u1584|O_net ;
    wire \u1585|O_net ;
    wire \u1586|OUT_net ;
    wire \u1587|OUT_net ;
    wire \u1588|O_net ;
    wire \u1589|O_net ;
    wire \u1590|OUT_net ;
    wire \u1591|O_net ;
    wire \u1592|O_net ;
    wire \u1593|OUT_net ;
    wire \u1594|O_net ;
    wire \u1595|O_net ;
    wire \u1596|OUT_net ;
    wire \u1597|O_net ;
    wire \u1598|O_net ;
    wire \u1599|O_net ;
    wire \u1600|OUT_net ;
    wire \u1601|O_net ;
    wire \u1602|O_net ;
    wire \u1603|O_net ;
    wire \u1604|O_net ;
    wire \u1605|OUT_net ;
    wire \u1606|O_net ;
    wire \u1607|O_net ;
    wire \u1609|O_net ;
    wire \u1610|O_net ;
    wire \u1611|OUT_net ;
    wire \u1612|O_net ;
    wire \u1613|O_net ;
    wire \u1614|O_net ;
    wire \u1615|O_net ;
    wire \u1616|OUT_net ;
    wire \u1617|O_net ;
    wire \u1618|O_net ;
    wire \u1620|O_net ;
    wire \u1621|O_net ;
    wire \u1622|OUT_net ;
    wire \u1623|O_net ;
    wire \u1624|O_net ;
    wire \u1625|O_net ;
    wire \u1626|O_net ;
    wire \u1627|OUT_net ;
    wire \u1628|O_net ;
    wire \u1629|O_net ;
    wire \u1631|O_net ;
    wire \u1632|O_net ;
    wire \u1633|OUT_net ;
    wire \u1634|O_net ;
    wire \u1635|O_net ;
    wire \u1636|O_net ;
    wire \u1637|O_net ;
    wire \u1638|Y_net ;
    wire \u1639|Y_net ;
    wire \u1640|Y_net ;
    wire \u1641|Y_net ;
    wire \u1642|Y_net ;
    wire \u1643|Y_net ;
    wire \u1644|Y_net ;
    wire \u1645|Y_net ;
    wire \u1646|Y_net ;
    wire \u1647|Y_net ;
    wire \u1648|Y_net ;
    wire \u1649|Y_net ;
    wire \u1650|Y_net ;
    wire \u1651|Y_net ;
    wire \u1652|Y_net ;
    wire \u1653|Y_net ;
    wire \u1654|Y_net ;
    wire \u1655|Y_net ;
    wire \u1656|Y_net ;
    wire \u1657|Y_net ;
    wire \u1658|Y_net ;
    wire \u1659|Y_net ;
    wire \u1660|Y_net ;
    wire \u1661|Y_net ;
    wire \u1662|Y_net ;
    wire \u1663|Y_net ;
    wire \u1664|Y_net ;
    wire \u1665|Y_net ;
    wire \u1666|Y_net ;
    wire \u1667|Y_net ;
    wire \u1668|O_net ;
    wire \u1669|O_net ;
    wire \u1670|O_net ;
    wire \u1671|Y_net ;
    wire \u1672|O_net ;
    wire \u1673|O_net ;
    wire \u1674|O_net ;
    wire \u1675|O_net ;
    wire \u1676|O_net ;
    wire \u1677|O_net ;
    wire \u1679|O_net ;
    wire \u1681|O_net ;
    wire \u1682|O_net ;
    wire \u1684|O_net ;
    wire \u1685|O_net ;
    wire \u1686|O_net ;
    wire \u1687|O_net ;
    wire \u1689|O_net ;
    wire \u1690|OUT_net ;
    wire \u1691|O_net ;
    wire \u1692|O_net ;
    wire \u1694|O_net ;
    wire \u1695|O_net ;
    wire \u1696|O_net ;
    wire \u1697|O_net ;
    wire \u1698|O_net ;
    wire \u1699|O_net ;
    wire \u1700|OUT_net ;
    wire \u1701|O_net ;
    wire \u1704|O_net ;
    wire \u1705|O_net ;
    wire \u1706|Y_net ;
    wire \u1707|O_net ;
    wire \u1708|OUT_net ;
    wire \u1709|O_net ;
    wire \u1711|O_net ;
    wire \u1712|Y_net ;
    wire \u1713|O_net ;
    wire \u1714|OUT_net ;
    wire \u1715|O_net ;
    wire \u1716|O_net ;
    wire \u1717|O_net ;
    wire \u1718|O_net ;
    wire \u1719|O_net ;
    wire \u1720|O_net ;
    wire \u1721|O_net ;
    wire \u1722|Y_net ;
    wire \u1723|OUT_net ;
    wire \u1724|Y_net ;
    wire \u1725|O_net ;
    wire \u1726|Y_net ;
    wire \u1727|O_net ;
    wire \u1728|O_net ;
    wire \u1729|Y_net ;
    wire \u1730|OUT_net ;
    wire \u1731|O_net ;
    wire \u1733|OUT_net ;
    wire \u1734|O_net ;
    wire \u1735|O_net ;
    wire \u1736|O_net ;
    wire \u1737|O_net ;
    wire \u1738|O_net ;
    wire \u1739|O_net ;
    wire \u1740|O_net ;
    wire \u1741|OUT_net ;
    wire \u1742|O_net ;
    wire \u1743|O_net ;
    wire \u1744|O_net ;
    wire \u1745|O_net ;
    wire \u1746|OUT_net ;
    wire \u1747|O_net ;
    wire \u1748|O_net ;
    wire \u1749|O_net ;
    wire \u1750|O_net ;
    wire \u1751|O_net ;
    wire \u1752|OUT_net ;
    wire \u1753|O_net ;
    wire \u1755|O_net ;
    wire \u1756|O_net ;
    wire \u1757|O_net ;
    wire \u1758|OUT_net ;
    wire \u1759|O_net ;
    wire \u1760|O_net ;
    wire \u1761|O_net ;
    wire \u1762|O_net ;
    wire \u1763|O_net ;
    wire \u1765|O_net ;
    wire \u1766|O_net ;
    wire \u1767|OUT_net ;
    wire \u1768|O_net ;
    wire \u1769|OUT_net ;
    wire \u1770|O_net ;
    wire \u1771|O_net ;
    wire \u1772|OUT_net ;
    wire \u1773|O_net ;
    wire \u1774|O_net ;
    wire \u1775|O_net ;
    wire \u1776|O_net ;
    wire \u1777|O_net ;
    wire \u1779|O_net ;
    wire \u1780|O_net ;
    wire \u1781|O_net ;
    wire \u1782|OUT_net ;
    wire \u1783|O_net ;
    wire \u1784|O_net ;
    wire \u1785|OUT_net ;
    wire \u1786|O_net ;
    wire \u1787|O_net ;
    wire \u1788|O_net ;
    wire \u1789|O_net ;
    wire \u1790|O_net ;
    wire \u1791|OUT_net ;
    wire \u1792|Y_net ;
    wire \u1793|O_net ;
    wire \u1794|Y_net ;
    wire \u1795|O_net ;
    wire \u1796|O_net ;
    wire \u1797|Y_net ;
    wire \u1798|OUT_net ;
    wire \u1799|O_net ;
    wire \u1801|OUT_net ;
    wire \u1802|O_net ;
    wire \u1803|O_net ;
    wire \u1804|OUT_net ;
    wire \u1805|O_net ;
    wire \u1806|O_net ;
    wire \u1807|O_net ;
    wire \u1808|O_net ;
    wire \u1809|O_net ;
    wire \u1810|OUT_net ;
    wire \u1811|O_net ;
    wire \u1812|O_net ;
    wire \u1813|O_net ;
    wire \u1814|O_net ;
    wire \u1815|OUT_net ;
    wire \u1816|O_net ;
    wire \u1817|O_net ;
    wire \u1818|O_net ;
    wire \u1819|O_net ;
    wire \u1820|O_net ;
    wire \u1821|OUT_net ;
    wire \u1822|O_net ;
    wire \u1824|O_net ;
    wire \u1825|O_net ;
    wire \u1826|O_net ;
    wire \u1827|OUT_net ;
    wire \u1828|O_net ;
    wire \u1829|O_net ;
    wire \u1830|O_net ;
    wire \u1831|O_net ;
    wire \u1832|O_net ;
    wire \u1834|O_net ;
    wire \u1835|O_net ;
    wire \u1836|OUT_net ;
    wire \u1837|O_net ;
    wire \u1838|OUT_net ;
    wire \u1839|O_net ;
    wire \u1840|O_net ;
    wire \u1841|OUT_net ;
    wire \u1842|O_net ;
    wire \u1843|O_net ;
    wire \u1844|O_net ;
    wire \u1845|O_net ;
    wire \u1846|O_net ;
    wire \u1848|O_net ;
    wire \u1849|O_net ;
    wire \u1850|O_net ;
    wire \u1851|OUT_net ;
    wire \u1852|O_net ;
    wire \u1853|O_net ;
    wire \u1854|OUT_net ;
    wire \u1855|O_net ;
    wire \u1856|O_net ;
    wire \u1857|O_net ;
    wire \u1858|O_net ;
    wire \u1859|O_net ;
    wire \u1862|O_net ;
    wire \u1864|O_net ;
    wire \u1865|O_net ;
    wire \u1866|OUT_net ;
    wire \u1867|O_net ;
    wire \u1868|O_net ;
    wire \u1869|OUT_net ;
    wire \u1870|O_net ;
    wire \u1871|O_net ;
    wire \u1872|O_net ;
    wire \u1873|O_net ;
    wire \u1874|O_net ;
    wire \u1876|O_net ;
    wire \u1877_or2_13_|O_net ;
    wire \u1877_or2_14_|O_net ;
    wire \u1877_or2|O_net ;
    wire \u1878|OUT_net ;
    wire \u1879|O_net ;
    wire \u1880|O_net ;
    wire \u1881|OUT_net ;
    wire \u1882|O_net ;
    wire \u1883|O_net ;
    wire \u1884|O_net ;
    wire \u1885|O_net ;
    wire \u1886|O_net ;
    wire \u1889|O_net ;
    wire \u1892_or2_15_|O_net ;
    wire \u1892_or2_16_|O_net ;
    wire \u1892_or2|O_net ;
    wire \u1893|OUT_net ;
    wire \u1894|O_net ;
    wire \u1895|O_net ;
    wire \u1896|OUT_net ;
    wire \u1897|O_net ;
    wire \u1898|O_net ;
    wire \u1899|O_net ;
    wire \u1900|O_net ;
    wire \u1901|O_net ;
    wire \u1903|O_net ;
    wire \u1904|O_net ;
    wire \u1905_or2_17_|O_net ;
    wire \u1905_or2_18_|O_net ;
    wire \u1905_or2|O_net ;
    wire \u1906|OUT_net ;
    wire \u1907|O_net ;
    wire \u1908|O_net ;
    wire \u1909|OUT_net ;
    wire \u1910|O_net ;
    wire \u1911|O_net ;
    wire \u1912|O_net ;
    wire \u1913|O_net ;
    wire \u1914|O_net ;
    wire \u1919|O_net ;
    wire \u1921|O_net ;
    wire \u1922_or2_19_|O_net ;
    wire \u1922_or2_20_|O_net ;
    wire \u1922_or2|O_net ;
    wire \u1923|OUT_net ;
    wire \u1924|O_net ;
    wire \u1925|O_net ;
    wire \u1926|OUT_net ;
    wire \u1927|O_net ;
    wire \u1928|O_net ;
    wire \u1929|O_net ;
    wire \u1930|O_net ;
    wire \u1931|O_net ;
    wire \u1932|OUT_net ;
    wire \u1933|O_net ;
    wire \u1934|O_net ;
    wire \u1935|O_net ;
    wire \u1936|O_net ;
    wire \u1937|O_net ;
    wire \u1939|O_net ;
    wire \u1940|O_net ;
    wire \u1941|OUT_net ;
    wire \u1942|O_net ;
    wire \u1943|O_net ;
    wire \u1944|O_net ;
    wire \u1945|O_net ;
    wire \u1946|O_net ;
    wire \u1947|O_net ;
    wire \u1948|O_net ;
    wire \u1949|OUT_net ;
    wire \u1950|O_net ;
    wire \u1951|O_net ;
    wire \u1952|OUT_net ;
    wire \u1953|O_net ;
    wire \u1954|O_net ;
    wire \u1955|O_net ;
    wire \u1956|O_net ;
    wire \u1957|O_net ;
    wire \u1958|O_net ;
    wire \u1959|O_net ;
    wire \u1960|OUT_net ;
    wire \u1961|O_net ;
    wire \u1962|O_net ;
    wire \u1963|OUT_net ;
    wire \u1964|O_net ;
    wire \u1965|O_net ;
    wire \u1966|O_net ;
    wire \u1967|O_net ;
    wire \u1968|O_net ;
    wire \u1969|O_net ;
    wire \u1970|O_net ;
    wire \u1971|OUT_net ;
    wire \u1972|O_net ;
    wire \u1973|O_net ;
    wire \u1974|OUT_net ;
    wire \u1975|O_net ;
    wire \u1976|O_net ;
    wire \u1977|O_net ;
    wire \u1978|O_net ;
    wire \u1979|O_net ;
    wire \u1981|O_net ;
    wire \u1982|O_net ;
    wire \u1983|O_net ;
    wire \u1984|OUT_net ;
    wire \u1985|O_net ;
    wire \u1986|O_net ;
    wire \u1987|OUT_net ;
    wire \u1988|O_net ;
    wire \u1989|O_net ;
    wire \u1990|O_net ;
    wire \u1991|O_net ;
    wire \u1992|O_net ;
    wire \u1993|O_net ;
    wire \u1994|O_net ;
    wire \u1995|O_net ;
    wire \u1996|OUT_net ;
    wire \u1997|O_net ;
    wire \u1998|O_net ;
    wire \u1999|OUT_net ;
    wire \u2000|O_net ;
    wire \u2001|O_net ;
    wire \u2002|O_net ;
    wire \u2003|O_net ;
    wire \u2004|O_net ;
    wire \u2007|O_net ;
    wire \u2008|O_net ;
    wire \u2009|OUT_net ;
    wire \u2010|O_net ;
    wire \u2011|O_net ;
    wire \u2012|OUT_net ;
    wire \u2013|O_net ;
    wire \u2014|O_net ;
    wire \u2015|OUT_net ;
    wire \u2016|O_net ;
    wire \u2017|O_net ;
    wire \u2018|O_net ;
    wire \u2019|O_net ;
    wire \u2020|O_net ;
    wire \u2021|O_net ;
    wire \u2022|O_net ;
    wire \u2023|O_net ;
    wire \u2024|O_net ;
    wire \u2025|OUT_net ;
    wire \u2026|O_net ;
    wire \u2027|O_net ;
    wire \u2028|OUT_net ;
    wire \u2029|O_net ;
    wire \u2030|O_net ;
    wire \u2031|O_net ;
    wire \u2032|O_net ;
    wire \u2033|O_net ;
    wire \u2037|O_net ;
    wire \u2039|O_net ;
    wire \u2040|O_net ;
    wire \u2041|O_net ;
    wire \u2042|OUT_net ;
    wire \u2043|O_net ;
    wire \u2044|O_net ;
    wire \u2045|OUT_net ;
    wire \u2046|O_net ;
    wire \u2047|O_net ;
    wire \u2048|O_net ;
    wire \u2049|O_net ;
    wire \u2050|O_net ;
    wire \u2051|O_net ;
    wire \u2053|O_net ;
    wire \u2054|O_net ;
    wire \u2055|O_net ;
    wire \u2056|O_net ;
    wire \u2057|O_net ;
    wire \u2058|OUT_net ;
    wire \u2059|O_net ;
    wire \u2062|O_net ;
    wire \u2063|O_net ;
    wire \u2065|O_net ;
    wire \u2066|O_net ;
    wire \u2067|O_net ;
    wire \u2068|O_net ;
    wire \u2069|O_net ;
    wire \u2070|O_net ;
    wire \u2071|OUT_net ;
    wire \u2072|Y_net ;
    wire \u2073|O_net ;
    wire \u2074|O_net ;
    wire \u2075|O_net ;
    wire \u2076|O_net ;
    wire \u2077|O_net ;
    wire \u2078|O_net ;
    wire \u2079|O_net ;
    wire \u2080|O_net ;
    wire \u2081_or2_21_|O_net ;
    wire \u2081_or2_22_|O_net ;
    wire \u2081_or2|O_net ;
    wire \u2083|OUT_net ;
    wire \u2084|O_net ;
    wire \u2085|O_net ;
    wire \u2086|O_net ;
    wire \u2087|O_net ;
    wire \u2088|O_net ;
    wire \u2090_nor2|O_net ;
    wire \u2090_or2_23_|O_net ;
    wire \u2090_or2|O_net ;
    wire \u2091|O_net ;
    wire \u2093|O_net ;
    wire \u2094|O_net ;
    wire \u2095|O_net ;
    wire \u2096|O_net ;
    wire \u2097|OUT_net ;
    wire \u2098|OUT_net ;
    wire \u2099|O_net ;
    wire \u2100|O_net ;
    wire \u2101|OUT_net ;
    wire \u2102|O_net ;
    wire \u2103|O_net ;
    wire \u2104|OUT_net ;
    wire \u2105|O_net ;
    wire \u2107|O_net ;
    wire \u2108|O_net ;
    wire \u2109|O_net ;
    wire \u2110|O_net ;
    wire \u2111|O_net ;
    wire \u2112|OUT_net ;
    wire \u2113|O_net ;
    wire \u2114|O_net ;
    wire \u2115|O_net ;
    wire \u2116|O_net ;
    wire \u2117|O_net ;
    wire \u2118|O_net ;
    wire \u2119|OUT_net ;
    wire \u2120|O_net ;
    wire \u2121|O_net ;
    wire \u2123|O_net ;
    wire \u2124|O_net ;
    wire \u2125|O_net ;
    wire \u2126|OUT_net ;
    wire \u2127|O_net ;
    wire \u2128|O_net ;
    wire \u2130|OUT_net ;
    wire \u2131|O_net ;
    wire \u2132|O_net ;
    wire \u2134|OUT_net ;
    wire \u2135|O_net ;
    wire \u2136|O_net ;
    wire \u2139|O_net ;
    wire \u2141|OUT_net ;
    wire \u2142|O_net ;
    wire \u2143|O_net ;
    wire \u2147|O_net ;
    wire \u2148|O_net ;
    wire \u2150|O_net ;
    wire \u2151|O_net ;
    wire \u2152|O_net ;
    wire \u2153|O_net ;
    wire \u2155|O_net ;
    wire \u2156|O_net ;
    wire \u2158|OUT_net ;
    wire \u2159|O_net ;
    wire \u2160|O_net ;
    wire \u2164_nor2|O_net ;
    wire \u2164_or2_24_|O_net ;
    wire \u2164_or2|O_net ;
    wire \u2168|O_net ;
    wire \u2170_or2_25_|O_net ;
    wire \u2170_or2_26_|O_net ;
    wire \u2170_or2|O_net ;
    wire \u2171|O_net ;
    wire \u2172|O_net ;
    wire \u2173|O_net ;
    wire \u2174|O_net ;
    wire \u2175|O_net ;
    wire \u2176|OUT_net ;
    wire \u2177|O_net ;
    wire \u2178|OUT_net ;
    wire \u2179|O_net ;
    wire \u2180|O_net ;
    wire \u2181|O_net ;
    wire \u2182|O_net ;
    wire \u2183|OUT_net ;
    wire \u2184|O_net ;
    wire \u2185|OUT_net ;
    wire \u2186|OUT_net ;
    wire \u2187|O_net ;
    wire \u2188|O_net ;
    wire \u2189|O_net ;
    wire \u2190|O_net ;
    wire \u2191|O_net ;
    wire \u2192|O_net ;
    wire \u2193|OUT_net ;
    wire \u2194|O_net ;
    wire \u2195|O_net ;
    wire \u2196|O_net ;
    wire \u2197|O_net ;
    wire \u2198|O_net ;
    wire \u2199|O_net ;
    wire \u2200|O_net ;
    wire \u2201|O_net ;
    wire \u2202|O_net ;
    wire \u2203|O_net ;
    wire \u2204|OUT_net ;
    wire \u2205|O_net ;
    wire \u2206|O_net ;
    wire \u2208|O_net ;
    wire \u2209|O_net ;
    wire \u2210|O_net ;
    wire \u2211|O_net ;
    wire \u2212|OUT_net ;
    wire \u2213|O_net ;
    wire \u2214|O_net ;
    wire \u2215|O_net ;
    wire \u2216|O_net ;
    wire \u2219|O_net ;
    wire \u2220|O_net ;
    wire \u2221|OUT_net ;
    wire \u2222|O_net ;
    wire \u2223|O_net ;
    wire \u2224|O_net ;
    wire \u2225|OUT_net ;
    wire \u2226|O_net ;
    wire \u2227|O_net ;
    wire \u2228|O_net ;
    wire \u2229|O_net ;
    wire \u2230|O_net ;
    wire \u2234|O_net ;
    wire \u2236|O_net ;
    wire \u2237|O_net ;
    wire \u2238|O_net ;
    wire \u2239|O_net ;
    wire \u2240|O_net ;
    wire \u2241_or2_27_|O_net ;
    wire \u2241_or2_28_|O_net ;
    wire \u2241_or2|O_net ;
    wire \u2242|OUT_net ;
    wire \u2243|O_net ;
    wire \u2244|O_net ;
    wire \u2245|OUT_net ;
    wire \u2246|O_net ;
    wire \u2247|O_net ;
    wire \u2248|O_net ;
    wire \u2249|OUT_net ;
    wire \u2250|O_net ;
    wire \u2251|O_net ;
    wire \u2252|O_net ;
    wire \u2253|OUT_net ;
    wire \u2254|O_net ;
    wire \u2255|O_net ;
    wire \u2256|O_net ;
    wire \u2258|O_net ;
    wire \u2259|O_net ;
    wire \u2260|O_net ;
    wire \u2261_and2_29_|O_net ;
    wire \u2261_and2_30_|O_net ;
    wire \u2261_and2|O_net ;
    wire \u2262|O_net ;
    wire \u2263|O_net ;
    wire \u2264|O_net ;
    wire \u2265|O_net ;
    wire \u2266|O_net ;
    wire \u2267_and2_31_|O_net ;
    wire \u2267_and2|O_net ;
    wire \u2267_nand2|O_net ;
    wire \u2268|O_net ;
    wire \u2269|O_net ;
    wire \u2270|OUT_net ;
    wire \u2271|O_net ;
    wire \u2272|O_net ;
    wire \u2273|O_net ;
    wire \u2275|O_net ;
    wire \u2276|O_net ;
    wire \u2277|O_net ;
    wire \u2278|O_net ;
    wire \u2279|O_net ;
    wire \u2280|O_net ;
    wire \u2281|O_net ;
    wire \u2282|O_net ;
    wire \u2283|O_net ;
    wire \u2284|O_net ;
    wire \u2285|O_net ;
    wire \u2287|O_net ;
    wire \u2288|O_net ;
    wire \u2497|OUT_net ;
    wire \u2498|OUT_net ;
    wire \u2499|OUT_net ;
    wire \u2500|Y_net ;
    wire \u2501|Y_net ;
    wire \u2502|Y_net ;
    wire \u2503|Y_net ;
    wire \u2504|Y_net ;
    wire \u2505|Y_net ;
    wire \u2506|Y_net ;
    wire \u2507|Y_net ;
    wire \u2508|Y_net ;
    wire \u2509|Y_net ;
    wire \u2510|Y_net ;
    wire \u2511|Y_net ;
    wire \u2512|Y_net ;
    wire \u2513|Y_net ;
    wire \u2514|Y_net ;
    wire \u2515|Y_net ;
    wire \u2516|Y_net ;
    wire \u2517|Y_net ;
    wire \u2518|Y_net ;
    wire \u2519|Y_net ;
    wire \u2520|Y_net ;
    wire \u2521|Y_net ;
    wire \u2522|Y_net ;
    wire \u2523|O_net ;
    wire \u2524|Y_net ;
    wire \u2525|Y_net ;
    wire \u2526|Y_net ;
    wire \u2527|Y_net ;
    wire \u2528|Y_net ;
    wire \u2529|OUT_net ;
    wire \u_arm_dll_u0|clkout0_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[0]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[10]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[11]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[12]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[13]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[14]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[15]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[16]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[17]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[18]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[19]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[1]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[20]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[21]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[22]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[23]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[24]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[25]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[26]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[27]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[28]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[29]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[2]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[30]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[31]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[3]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[4]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[5]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[6]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[7]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[8]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[9]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_ready_net ;
    wire \u_arm_u_soc|fp0_m_ahb_resp_net ;
    wire \u_arm_u_soc|gpio_0_out_o[0]_net ;
    wire \u_arm_u_soc|gpio_0_out_o[1]_net ;
    wire \u_colorgen_h_cnt__reg[0]|Q_net ;
    wire \u_colorgen_h_cnt__reg[10]|Q_net ;
    wire \u_colorgen_h_cnt__reg[1]|Q_net ;
    wire \u_colorgen_h_cnt__reg[2]|Q_net ;
    wire \u_colorgen_h_cnt__reg[3]|Q_net ;
    wire \u_colorgen_h_cnt__reg[4]|Q_net ;
    wire \u_colorgen_h_cnt__reg[5]|Q_net ;
    wire \u_colorgen_h_cnt__reg[6]|Q_net ;
    wire \u_colorgen_h_cnt__reg[7]|Q_net ;
    wire \u_colorgen_h_cnt__reg[8]|Q_net ;
    wire \u_colorgen_h_cnt__reg[9]|Q_net ;
    wire \u_colorgen_h_valid__reg|Q_net ;
    wire \u_colorgen_v_cnt__reg[0]|Q_net ;
    wire \u_colorgen_v_cnt__reg[1]|Q_net ;
    wire \u_colorgen_v_cnt__reg[2]|Q_net ;
    wire \u_colorgen_v_cnt__reg[3]|Q_net ;
    wire \u_colorgen_v_cnt__reg[4]|Q_net ;
    wire \u_colorgen_v_cnt__reg[5]|Q_net ;
    wire \u_colorgen_v_cnt__reg[6]|Q_net ;
    wire \u_colorgen_v_cnt__reg[7]|Q_net ;
    wire \u_colorgen_v_cnt__reg[8]|Q_net ;
    wire \u_colorgen_v_cnt__reg[9]|Q_net ;
    wire \u_colorgen_v_valid__reg|Q_net ;
    wire \u_lvds_pll_u0|clkout0_net ;
    wire \u_lvds_pll_u0|clkout1_net ;
    wire \u_pll_pll_u0|clkout0_net ;
    wire \u_pll_pll_u0|clkout1_net ;
    wire \u_pll_pll_u0|locked_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ;
    wire \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ;
    wire \u_sdram_to_RGB_de_o__reg|Q_net ;
    wire \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_display_before_bmp__reg|Q_net ;
    wire \u_sdram_to_RGB_display_period_align__reg|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ;
    wire \u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ;
    wire \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_32_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_33_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_34_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_35_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_36_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_37_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_38_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_39_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_40_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_41_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_42_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_43_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_44_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_45_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_46_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_47_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ;

    assign tx_out_p_0__net = PAD0_u_lvds_u_lvds_tx_0;
    assign tx_out_p_1__net = PAD0_u_lvds_u_lvds_tx_1;
    assign tx_out_p_2__net = PAD0_u_lvds_u_lvds_tx_2;
    assign tx_out_p_3__net = PAD0_u_lvds_u_lvds_tx_3;
    assign clk_out_p_net = PAD0_u_lvds_u_lvds_tx_clk;
    assign tx_out_n_0__net = PAD1_u_lvds_u_lvds_tx_0;
    assign tx_out_n_1__net = PAD1_u_lvds_u_lvds_tx_1;
    assign tx_out_n_2__net = PAD1_u_lvds_u_lvds_tx_2;
    assign tx_out_n_3__net = PAD1_u_lvds_u_lvds_tx_3;
    assign clk_out_n_net = PAD1_u_lvds_u_lvds_tx_clk;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_0 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_1 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_2 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_3 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_clk = \rstn_final__reg|Q_net ;
    assign alignwd_u_lvds_u_lvds_tx_clk = \u1232|OUT_net ;
    assign c2r1_dll_clk_u_arm_u_soc = \u_arm_dll_u0|clkout0_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u1285|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u1285|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u1285|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u1285|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u1287|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u1287|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u1287|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u1287|O_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign clk_0_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout0_net ;
    assign clk_ahb_fp0_u_arm_u_soc = \u_pll_pll_u0|clkout1_net ;
    assign clk_i_17_net = clk_i;
    assign clk_out_n = clk_out_n_net;
    assign clk_out_p = clk_out_p_net;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_pll_pll_u0|clkout1_net ;
    assign clkin0_u_lvds_pll_u0 = clk_i_17_net;
    assign clkin0_u_pll_pll_u0 = clk_i_17_net;
    assign clkin_u_arm_dll_u0 = \u_pll_pll_u0|clkout0_net ;
    assign \u_arm_dll_u0|clkout0_net  = clkout0_u_arm_dll_u0;
    assign \u_lvds_pll_u0|clkout0_net  = clkout0_u_lvds_pll_u0;
    assign \u_pll_pll_u0|clkout0_net  = clkout0_u_pll_pll_u0;
    assign \u_lvds_pll_u0|clkout1_net  = clkout1_u_lvds_pll_u0;
    assign \u_pll_pll_u0|clkout1_net  = clkout1_u_pll_pll_u0;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1232|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1232|OUT_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign display_sel_18_net = display_sel;
    assign \fp0_m_ahb_addr[0]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_addr[10]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ;
    assign \fp0_m_ahb_addr[11]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ;
    assign \fp0_m_ahb_addr[12]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ;
    assign \fp0_m_ahb_addr[13]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ;
    assign \fp0_m_ahb_addr[14]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ;
    assign \fp0_m_ahb_addr[15]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ;
    assign \fp0_m_ahb_addr[16]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ;
    assign \fp0_m_ahb_addr[17]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ;
    assign \fp0_m_ahb_addr[18]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ;
    assign \fp0_m_ahb_addr[19]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ;
    assign \fp0_m_ahb_addr[1]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_addr[20]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ;
    assign \fp0_m_ahb_addr[21]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ;
    assign \fp0_m_ahb_addr[22]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ;
    assign \fp0_m_ahb_addr[23]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ;
    assign \fp0_m_ahb_addr[24]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ;
    assign \fp0_m_ahb_addr[25]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ;
    assign \fp0_m_ahb_addr[26]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ;
    assign \fp0_m_ahb_addr[27]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ;
    assign \fp0_m_ahb_addr[28]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ;
    assign \fp0_m_ahb_addr[29]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ;
    assign \fp0_m_ahb_addr[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ;
    assign \fp0_m_ahb_addr[30]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ;
    assign \fp0_m_ahb_addr[31]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ;
    assign \fp0_m_ahb_addr[3]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ;
    assign \fp0_m_ahb_addr[4]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ;
    assign \fp0_m_ahb_addr[5]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ;
    assign \fp0_m_ahb_addr[6]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ;
    assign \fp0_m_ahb_addr[7]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ;
    assign \fp0_m_ahb_addr[8]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ;
    assign \fp0_m_ahb_addr[9]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ;
    assign \fp0_m_ahb_burst[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_burst[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_burst[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ;
    assign fp0_m_ahb_mastlock_u_arm_u_soc = \u1232|OUT_net ;
    assign \fp0_m_ahb_prot[0]_u_arm_u_soc  = \u2245|OUT_net ;
    assign \fp0_m_ahb_prot[1]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_prot[2]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_prot[3]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[0]_net  = \fp0_m_ahb_rdata[0]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[10]_net  = \fp0_m_ahb_rdata[10]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[11]_net  = \fp0_m_ahb_rdata[11]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[12]_net  = \fp0_m_ahb_rdata[12]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[13]_net  = \fp0_m_ahb_rdata[13]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[14]_net  = \fp0_m_ahb_rdata[14]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[15]_net  = \fp0_m_ahb_rdata[15]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[16]_net  = \fp0_m_ahb_rdata[16]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[17]_net  = \fp0_m_ahb_rdata[17]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[18]_net  = \fp0_m_ahb_rdata[18]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[19]_net  = \fp0_m_ahb_rdata[19]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[1]_net  = \fp0_m_ahb_rdata[1]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[20]_net  = \fp0_m_ahb_rdata[20]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[21]_net  = \fp0_m_ahb_rdata[21]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[22]_net  = \fp0_m_ahb_rdata[22]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[23]_net  = \fp0_m_ahb_rdata[23]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[24]_net  = \fp0_m_ahb_rdata[24]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[25]_net  = \fp0_m_ahb_rdata[25]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[26]_net  = \fp0_m_ahb_rdata[26]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[27]_net  = \fp0_m_ahb_rdata[27]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[28]_net  = \fp0_m_ahb_rdata[28]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[29]_net  = \fp0_m_ahb_rdata[29]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[2]_net  = \fp0_m_ahb_rdata[2]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[30]_net  = \fp0_m_ahb_rdata[30]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[31]_net  = \fp0_m_ahb_rdata[31]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[3]_net  = \fp0_m_ahb_rdata[3]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[4]_net  = \fp0_m_ahb_rdata[4]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[5]_net  = \fp0_m_ahb_rdata[5]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[6]_net  = \fp0_m_ahb_rdata[6]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[7]_net  = \fp0_m_ahb_rdata[7]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[8]_net  = \fp0_m_ahb_rdata[8]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[9]_net  = \fp0_m_ahb_rdata[9]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_ready_net  = fp0_m_ahb_ready_u_arm_u_soc;
    assign \u_arm_u_soc|fp0_m_ahb_resp_net  = fp0_m_ahb_resp_u_arm_u_soc;
    assign \fp0_m_ahb_size[0]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_size[1]_u_arm_u_soc  = \u2245|OUT_net ;
    assign \fp0_m_ahb_size[2]_u_arm_u_soc  = \u1232|OUT_net ;
    assign \fp0_m_ahb_trans[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_trans[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_wdata[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_wdata[10]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ;
    assign \fp0_m_ahb_wdata[11]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ;
    assign \fp0_m_ahb_wdata[12]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ;
    assign \fp0_m_ahb_wdata[13]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ;
    assign \fp0_m_ahb_wdata[14]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ;
    assign \fp0_m_ahb_wdata[15]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ;
    assign \fp0_m_ahb_wdata[16]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ;
    assign \fp0_m_ahb_wdata[17]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ;
    assign \fp0_m_ahb_wdata[18]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ;
    assign \fp0_m_ahb_wdata[19]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ;
    assign \fp0_m_ahb_wdata[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_wdata[20]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ;
    assign \fp0_m_ahb_wdata[21]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ;
    assign \fp0_m_ahb_wdata[22]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ;
    assign \fp0_m_ahb_wdata[23]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ;
    assign \fp0_m_ahb_wdata[24]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ;
    assign \fp0_m_ahb_wdata[25]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ;
    assign \fp0_m_ahb_wdata[26]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ;
    assign \fp0_m_ahb_wdata[27]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ;
    assign \fp0_m_ahb_wdata[28]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ;
    assign \fp0_m_ahb_wdata[29]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ;
    assign \fp0_m_ahb_wdata[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ;
    assign \fp0_m_ahb_wdata[30]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ;
    assign \fp0_m_ahb_wdata[31]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ;
    assign \fp0_m_ahb_wdata[3]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ;
    assign \fp0_m_ahb_wdata[4]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ;
    assign \fp0_m_ahb_wdata[5]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ;
    assign \fp0_m_ahb_wdata[6]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ;
    assign \fp0_m_ahb_wdata[7]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ;
    assign \fp0_m_ahb_wdata[8]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ;
    assign \fp0_m_ahb_wdata[9]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ;
    assign fp0_m_ahb_write_u_arm_u_soc = \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ;
    assign fp2soc_rst_n_u_arm_u_soc = \rstn_final__reg|Q_net ;
    assign fp_clk_arm_u_arm_u_soc = \u_pll_pll_u0|clkout0_net ;
    assign fp_clk_sys_u_arm_u_soc = \u_pll_pll_u0|clkout0_net ;
    assign geclk_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout1_net ;
    assign \u_arm_u_soc|gpio_0_out_o[0]_net  = \gpio_0_out_o[0]_u_arm_u_soc ;
    assign \u_arm_u_soc|gpio_0_out_o[1]_net  = \gpio_0_out_o[1]_u_arm_u_soc ;
    assign \u_pll_pll_u0|locked_net  = locked_u_pll_pll_u0;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_0  = \u1232|OUT_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_1  = \u1232|OUT_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_de_o__reg|Q_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_3  = \u1232|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_1  = \u1232|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_2  = \u1232|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_2  = \u1232|OUT_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_0  = \u1232|OUT_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_0  = \u1232|OUT_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_0  = \u1232|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_1  = \u1232|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_2  = \u1232|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_0  = \u1232|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_1  = \u1232|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_2  = \u1232|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_3  = \u1232|OUT_net ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign rst_ahb_fp0_n_u_arm_u_soc = \rstn_final__reg|Q_net ;
    assign rstn_i_19_net = rstn_i;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2245|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2245|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2245|OUT_net ;
    assign spi0_miso_u_arm_u_soc = spi_miso_20_net;
    assign spi_mosi_net = spi0_mosi_u_arm_u_soc;
    assign spi_sck_net = spi0_sck_u_arm_u_soc;
    assign spi_ssn_net = spi0_ssn_u_arm_u_soc;
    assign spi_miso_20_net = spi_miso;
    assign spi_mosi = spi_mosi_net;
    assign spi_sck = spi_sck_net;
    assign spi_ssn = spi_ssn_net;
    assign tx_out_n[0] = tx_out_n_0__net;
    assign tx_out_n[1] = tx_out_n_1__net;
    assign tx_out_n[2] = tx_out_n_2__net;
    assign tx_out_n[3] = tx_out_n_3__net;
    assign tx_out_p[0] = tx_out_p_0__net;
    assign tx_out_p[1] = tx_out_p_1__net;
    assign tx_out_p[2] = tx_out_p_2__net;
    assign tx_out_p[3] = tx_out_p_3__net;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u1232|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u1232|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2245|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2245|OUT_net ;

    CS_GND_PRIM GND_0_inst ( .OUT(\GND_0_inst|Y_net ) );
    CS_VCC_PRIM VCC_0_inst ( .OUT(\VCC_0_inst|Y_net ) );
    demo_sd_to_lcd_ipc_adder_8 carry_8 ( .CA( { 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net  } ), .CI(
        \u1232|OUT_net ), .CO(dummy_1_), .DX( { 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net  } ), .SUM( { 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net  } ) );
    CS_REGA_PRIM rstn_final__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2245|OUT_net ), .Q(
        \rstn_final__reg|Q_net ), .RST(\u2256|O_net ), .SET(\GND_0_inst|Y_net ) );
    AND2 u1231 ( .I0(\u_colorgen_h_valid__reg|Q_net ), .I1(
        \u_colorgen_v_valid__reg|Q_net ), .O(\u1231|O_net ) );
    CS_GND_PRIM u1232 ( .OUT(\u1232|OUT_net ) );
    CS_INV_PRIM u1234 ( .IN(\u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ), .OUT(
        \u1234|OUT_net ) );
    AND2 u1235 ( .I0(\u1234|OUT_net ), .I1(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .O(\u1235|O_net ) );
    CS_INV_PRIM u1236 ( .IN(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), 
        .OUT(\u1236|OUT_net ) );
    AND2 u1237 ( .I0(\u1236|OUT_net ), .I1(\u_arm_u_soc|gpio_0_out_o[1]_net ), 
        .O(\u1237|O_net ) );
    CS_INV_PRIM u1238 ( .IN(\u_sdram_to_RGB_de_i_r__reg[1]|Q_net ), .OUT(
        \u1238|OUT_net ) );
    AND2 u1239 ( .I0(\u1238|OUT_net ), .I1(\u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), 
        .O(\u1239|O_net ) );
    AND2 u1240 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), 
        .I1(\u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .O(\u1240|O_net ) );
    NOR2 u1241 ( .I0(\u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .I1(
        \u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ), .O(\u1241|O_net ) );
    CS_INV_PRIM u1242 ( .IN(\u_sdram_to_RGB_display_period_align__reg|Q_net ), 
        .OUT(\u1242|OUT_net ) );
    NOR2 u1243 ( .I0(\u1241|O_net ), .I1(\u1242|OUT_net ), .O(\u1243|O_net ) );
    CS_INV_PRIM u1244 ( .IN(\u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .OUT(
        \u1244|OUT_net ) );
    CS_INV_PRIM u1245 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .OUT(
        \u1245|OUT_net ) );
    XOR2 u1246 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .O(\u1246|O_net ) );
    NAND2 u1247 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .O(\u1247|O_net ) );
    XNOR2 u1248 ( .I0(\u1247|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .O(\u1248|O_net ) );
    CS_INV_PRIM u1250 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .OUT(
        \u1250|OUT_net ) );
    OR2 u1251 ( .I0(\u1247|O_net ), .I1(\u1250|OUT_net ), .O(\u1251|O_net ) );
    XNOR2 u1252 ( .I0(\u1251|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .O(\u1252|O_net ) );
    NAND2 u1253 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .O(\u1253|O_net ) );
    OR2 u1254 ( .I0(\u1253|O_net ), .I1(\u1247|O_net ), .O(\u1254|O_net ) );
    XNOR2 u1255 ( .I0(\u1254|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .O(\u1255|O_net ) );
    CS_INV_PRIM u1257 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .OUT(
        \u1257|OUT_net ) );
    OR2 u1258 ( .I0(\u1247|O_net ), .I1(\u1257|OUT_net ), .O(\u1258|O_net ) );
    OR2 u1259 ( .I0(\u1258|O_net ), .I1(\u1253|O_net ), .O(\u1259|O_net ) );
    XNOR2 u1260 ( .I0(\u1259|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .O(\u1260|O_net ) );
    NOR2 u1262 ( .I0(\u1247|O_net ), .I1(\u1253|O_net ), .O(\u1262|O_net ) );
    NAND2 u1263 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .O(\u1263|O_net ) );
    CS_INV_PRIM u1264 ( .IN(\u1263|O_net ), .OUT(\u1264|OUT_net ) );
    NAND2 u1265 ( .I0(\u1262|O_net ), .I1(\u1264|OUT_net ), .O(\u1265|O_net ) );
    XNOR2 u1266 ( .I0(\u1265|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .O(\u1266|O_net ) );
    CS_INV_PRIM u1267 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .OUT(
        \u1267|OUT_net ) );
    NOR2 u1269 ( .I0(\u1267|OUT_net ), .I1(\u1247|O_net ), .O(\u1269|O_net ) );
    NOR2 u1270 ( .I0(\u1263|O_net ), .I1(\u1253|O_net ), .O(\u1270|O_net ) );
    NAND2 u1271 ( .I0(\u1269|O_net ), .I1(\u1270|O_net ), .O(\u1271|O_net ) );
    XNOR2 u1272 ( .I0(\u1271|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .O(\u1272|O_net ) );
    NAND2 u1275 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .O(\u1275|O_net ) );
    NOR2 u1277 ( .I0(\u1275|O_net ), .I1(\u1263|O_net ), .O(\u1277|O_net ) );
    NAND2 u1278 ( .I0(\u1262|O_net ), .I1(\u1277|O_net ), .O(\u1278|O_net ) );
    XNOR2 u1279 ( .I0(\u1278|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .O(\u1279|O_net ) );
    CS_INV_PRIM u1280 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .OUT(
        \u1280|OUT_net ) );
    OR2 u1281 ( .I0(\u1280|OUT_net ), .I1(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .O(\u1281|O_net ) );
    NOR2 u1282 ( .I0(\u1242|OUT_net ), .I1(\u1281|O_net ), .O(\u1282|O_net ) );
    NAND2 u1283 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), 
        .I1(\u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .O(\u1283|O_net ) );
    NOR2 u1284 ( .I0(\u1242|OUT_net ), .I1(\u1283|O_net ), .O(\u1284|O_net ) );
    AND2 u1285 ( .I0(\u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1285|O_net ) );
    CS_INV_PRIM u1286 ( .IN(\u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .OUT(
        \u1286|OUT_net ) );
    AND2 u1287 ( .I0(\u1286|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1287|O_net ) );
    CS_INV_PRIM u1288 ( .IN(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .OUT(
        \u1288|OUT_net ) );
    AND2 u1289 ( .I0(\u1288|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .O(\u1289|O_net ) );
    OR2 u1290 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1290|O_net ) );
    CS_INV_PRIM u1291 ( .IN(\u1290|O_net ), .OUT(\u1291|OUT_net ) );
    CS_INV_PRIM u1292 ( .IN(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .OUT(
        \u1292|OUT_net ) );
    AND2 u1293 ( .I0(\u1292|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1293|O_net ) );
    NAND2 u1294 ( .I0(\u1293|O_net ), .I1(\u1236|OUT_net ), .O(\u1294|O_net ) );
    OR2 u1295 ( .I0(\u1292|OUT_net ), .I1(\u1290|O_net ), .O(\u1295|O_net ) );
    NAND2 u1296 ( .I0(\u1294|O_net ), .I1(\u1295|O_net ), .O(\u1296|O_net ) );
    NAND2 u1297 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1297|O_net ) );
    OR2 u1298 ( .I0(\u1297|O_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .O(\u1298|O_net ) );
    CS_INV_PRIM u1299 ( .IN(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .OUT(
        \u1299|OUT_net ) );
    OR2 u1300 ( .I0(\u1299|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .O(\u1300|O_net ) );
    NAND2 u1301 ( .I0(\u1298|O_net ), .I1(\u1300|O_net ), .O(\u1301|O_net ) );
    NAND2 u1302 ( .I0(\u1301|O_net ), .I1(\u1236|OUT_net ), .O(\u1302|O_net ) );
    OR2 u1303 ( .I0(\u1299|OUT_net ), .I1(\u1290|O_net ), .O(\u1303|O_net ) );
    NAND2 u1304 ( .I0(\u1302|O_net ), .I1(\u1303|O_net ), .O(\u1304|O_net ) );
    NOR2 u1305_nor2 ( .I0(\u1305_or2|O_net ), .I1(\u1305_or2_0_|O_net ), .O(
        \u1305_nor2|O_net ) );
    OR2 u1305_or2 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        \u1297|O_net ), .O(\u1305_or2|O_net ) );
    OR2 u1305_or2_0_ ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .I1(
        \u1299|OUT_net ), .O(\u1305_or2_0_|O_net ) );
    NAND2 u1306 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .O(\u1306|O_net ) );
    NAND2 u1307 ( .I0(\u1306|O_net ), .I1(\u1236|OUT_net ), .O(\u1307|O_net ) );
    NAND2 u1308 ( .I0(\u1307|O_net ), .I1(\u1290|O_net ), .O(\u1308|O_net ) );
    AND2 u1309 ( .I0(\u1308|O_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .O(\u1309|O_net ) );
    OR2 u1310 ( .I0(\u1305_nor2|O_net ), .I1(\u1309|O_net ), .O(\u1310|O_net ) );
    CS_INV_PRIM u1311 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .OUT(
        \u1311|OUT_net ) );
    XOR2 u1312 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .O(\u1312|O_net ) );
    NAND2 u1313 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .O(\u1313|O_net ) );
    OR2 u1314 ( .I0(\u1313|O_net ), .I1(\u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), 
        .O(\u1314|O_net ) );
    CS_INV_PRIM u1315 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .OUT(
        \u1315|OUT_net ) );
    OR2 u1316 ( .I0(\u1315|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .O(\u1316|O_net ) );
    NAND2 u1317 ( .I0(\u1314|O_net ), .I1(\u1316|O_net ), .O(\u1317|O_net ) );
    AND2 u1318 ( .I0(\u1311|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .O(\u1318|O_net ) );
    OR2 u1319 ( .I0(\u1317|O_net ), .I1(\u1318|O_net ), .O(\u1319|O_net ) );
    OR2 u1320 ( .I0(\u1315|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .O(\u1320|O_net ) );
    NOR2 u1322 ( .I0(\u1320|O_net ), .I1(\u1313|O_net ), .O(\u1322|O_net ) );
    AND2 u1323 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .O(\u1323|O_net ) );
    CS_INV_PRIM u1324 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .OUT(
        \u1324|OUT_net ) );
    NOR2 u1325 ( .I0(\u1323|O_net ), .I1(\u1324|OUT_net ), .O(\u1325|O_net ) );
    OR2 u1326 ( .I0(\u1322|O_net ), .I1(\u1325|O_net ), .O(\u1326|O_net ) );
    AND2 u1327 ( .I0(\u1311|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .O(\u1327|O_net ) );
    OR2 u1328 ( .I0(\u1326|O_net ), .I1(\u1327|O_net ), .O(\u1328|O_net ) );
    NAND2 u1329 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .O(\u1329|O_net ) );
    OR2 u1330 ( .I0(\u1329|O_net ), .I1(\u1313|O_net ), .O(\u1330|O_net ) );
    XNOR2 u1331 ( .I0(\u1330|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .O(\u1331|O_net ) );
    CS_INV_PRIM u1333 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .OUT(
        \u1333|OUT_net ) );
    OR2 u1334 ( .I0(\u1313|O_net ), .I1(\u1333|OUT_net ), .O(\u1334|O_net ) );
    OR2 u1336 ( .I0(\u1334|O_net ), .I1(\u1329|O_net ), .O(\u1336|O_net ) );
    XNOR2 u1337 ( .I0(\u1336|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .O(\u1337|O_net ) );
    NOR2 u1338 ( .I0(\u1329|O_net ), .I1(\u1313|O_net ), .O(\u1338|O_net ) );
    NAND2 u1339 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .O(\u1339|O_net ) );
    CS_INV_PRIM u1340 ( .IN(\u1339|O_net ), .OUT(\u1340|OUT_net ) );
    NAND2 u1341 ( .I0(\u1338|O_net ), .I1(\u1340|OUT_net ), .O(\u1341|O_net ) );
    XNOR2 u1342 ( .I0(\u1341|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .O(\u1342|O_net ) );
    CS_INV_PRIM u1343 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .OUT(
        \u1343|OUT_net ) );
    NOR2 u1345 ( .I0(\u1343|OUT_net ), .I1(\u1313|O_net ), .O(\u1345|O_net ) );
    NOR2 u1348 ( .I0(\u1339|O_net ), .I1(\u1329|O_net ), .O(\u1348|O_net ) );
    NAND2 u1349 ( .I0(\u1345|O_net ), .I1(\u1348|O_net ), .O(\u1349|O_net ) );
    XNOR2 u1350 ( .I0(\u1349|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .O(\u1350|O_net ) );
    NAND2 u1352 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .O(\u1352|O_net ) );
    NOR2 u1353 ( .I0(\u1339|O_net ), .I1(\u1352|O_net ), .O(\u1353|O_net ) );
    NAND2 u1354 ( .I0(\u1338|O_net ), .I1(\u1353|O_net ), .O(\u1354|O_net ) );
    XNOR2 u1355 ( .I0(\u1354|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .O(\u1355|O_net ) );
    CS_INV_PRIM u1356 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .OUT(
        \u1356|OUT_net ) );
    OR2 u1357 ( .I0(\u1356|OUT_net ), .I1(\u1313|O_net ), .O(\u1357|O_net ) );
    OR2 u1358 ( .I0(\u1339|O_net ), .I1(\u1329|O_net ), .O(\u1358|O_net ) );
    CS_INV_PRIM u1359 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .OUT(
        \u1359|OUT_net ) );
    OR2 u1360_or2 ( .I0(\u1357|O_net ), .I1(\u1358|O_net ), .O(\u1360_or2|O_net ) );
    OR2 u1360_or2_1_ ( .I0(\u1352|O_net ), .I1(\u1359|OUT_net ), .O(
        \u1360_or2_1_|O_net ) );
    OR2 u1360_or2_2_ ( .I0(\u1360_or2|O_net ), .I1(\u1360_or2_1_|O_net ), .O(
        \u1360_or2_2_|O_net ) );
    CS_INV_PRIM u1361 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .OUT(
        \u1361|OUT_net ) );
    NAND2 u1362 ( .I0(\u1360_or2_2_|O_net ), .I1(\u1361|OUT_net ), .O(
        \u1362|O_net ) );
    OR2 u1364 ( .I0(\u1313|O_net ), .I1(\u1359|OUT_net ), .O(\u1364|O_net ) );
    OR2 u1368_or2 ( .I0(\u1364|O_net ), .I1(\u1352|O_net ), .O(\u1368_or2|O_net ) );
    OR2 u1368_or2_3_ ( .I0(\u1329|O_net ), .I1(\u1339|O_net ), .O(
        \u1368_or2_3_|O_net ) );
    OR2 u1368_or2_4_ ( .I0(\u1368_or2|O_net ), .I1(\u1368_or2_3_|O_net ), .O(
        \u1368_or2_4_|O_net ) );
    OR2 u1369 ( .I0(\u1362|O_net ), .I1(\u1368_or2_4_|O_net ), .O(\u1369|O_net ) );
    NAND2 u1370 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .I1(
        \u1368_or2_4_|O_net ), .O(\u1370|O_net ) );
    NAND2 u1371 ( .I0(\u1369|O_net ), .I1(\u1370|O_net ), .O(\u1371|O_net ) );
    AND2 u1374_and2 ( .I0(\u1353|O_net ), .I1(\u1338|O_net ), .O(
        \u1374_and2|O_net ) );
    AND2 u1374_and2_5_ ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .O(\u1374_and2_5_|O_net ) );
    AND2 u1374_and2_6_ ( .I0(\u1374_and2|O_net ), .I1(\u1374_and2_5_|O_net ), 
        .O(\u1374_and2_6_|O_net ) );
    mx2a u1375 ( .D0(\u1374_and2_6_|O_net ), .D1(\u1360_or2_2_|O_net ), .S(
        \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .Y(\u1375|Y_net ) );
    AND2 u1376 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .I1(
        display_sel_18_net), .O(\u1376|O_net ) );
    AND2 u1377 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .I1(
        display_sel_18_net), .O(\u1377|O_net ) );
    AND2 u1378 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .I1(
        display_sel_18_net), .O(\u1378|O_net ) );
    AND2 u1379 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .I1(
        display_sel_18_net), .O(\u1379|O_net ) );
    AND2 u1380 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .I1(
        display_sel_18_net), .O(\u1380|O_net ) );
    AND2 u1381 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .I1(
        display_sel_18_net), .O(\u1381|O_net ) );
    AND2 u1382 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .I1(
        display_sel_18_net), .O(\u1382|O_net ) );
    AND2 u1383 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .I1(
        display_sel_18_net), .O(\u1383|O_net ) );
    AND2 u1384 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .I1(
        display_sel_18_net), .O(\u1384|O_net ) );
    AND2 u1385 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        display_sel_18_net), .O(\u1385|O_net ) );
    OR2 u1386 ( .I0(\u1288|OUT_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .O(\u1386|O_net ) );
    NAND2 u1388 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1388|O_net ) );
    NAND2 u1392 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .O(\u1392|O_net ) );
    OR2 u1393 ( .I0(\u1392|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .O(\u1393|O_net ) );
    CS_INV_PRIM u1394 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .OUT(
        \u1394|OUT_net ) );
    OR2 u1395 ( .I0(\u1394|OUT_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1395|O_net ) );
    NAND2 u1396 ( .I0(\u1393|O_net ), .I1(\u1395|O_net ), .O(\u1396|O_net ) );
    AND2 u1397 ( .I0(\u1396|O_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1397|O_net ) );
    NOR2 u1398 ( .I0(\u1386|O_net ), .I1(\u1394|OUT_net ), .O(\u1398|O_net ) );
    OR2 u1399 ( .I0(\u1397|O_net ), .I1(\u1398|O_net ), .O(\u1399|O_net ) );
    CS_INV_PRIM u1400 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .OUT(
        \u1400|OUT_net ) );
    NOR2 u1401 ( .I0(\u1386|O_net ), .I1(\u1400|OUT_net ), .O(\u1401|O_net ) );
    NAND2 u1402 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1402|O_net ) );
    AND2 u1403 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .O(\u1403|O_net ) );
    AND2 u1404 ( .I0(\u1402|O_net ), .I1(\u1403|O_net ), .O(\u1404|O_net ) );
    NOR2 u1405 ( .I0(\u1401|O_net ), .I1(\u1404|O_net ), .O(\u1405|O_net ) );
    OR2 u1406 ( .I0(\u1402|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .O(\u1406|O_net ) );
    OR2 u1407 ( .I0(\u1406|O_net ), .I1(\u1388|O_net ), .O(\u1407|O_net ) );
    NAND2 u1408 ( .I0(\u1405|O_net ), .I1(\u1407|O_net ), .O(\u1408|O_net ) );
    AND2 u1409 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .O(\u1409|O_net ) );
    CS_INV_PRIM u1410 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .OUT(
        \u1410|OUT_net ) );
    AND2 u1411 ( .I0(\u1410|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1411|O_net ) );
    NAND2 u1412 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .O(\u1412|O_net ) );
    NOR2 u1413 ( .I0(\u1392|O_net ), .I1(\u1412|O_net ), .O(\u1413|O_net ) );
    AND2 u1415 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .O(\u1415|O_net ) );
    CS_INV_PRIM u1416 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .OUT(
        \u1416|OUT_net ) );
    AND2 u1417 ( .I0(\u1416|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1417|O_net ) );
    OR2 u1419 ( .I0(\u1392|O_net ), .I1(\u1410|OUT_net ), .O(\u1419|O_net ) );
    NOR2 u1420 ( .I0(\u1412|O_net ), .I1(\u1419|O_net ), .O(\u1420|O_net ) );
    AND2 u1422 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .O(\u1422|O_net ) );
    CS_INV_PRIM u1423 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .OUT(
        \u1423|OUT_net ) );
    AND2 u1424 ( .I0(\u1423|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1424|O_net ) );
    NAND2 u1425 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .O(\u1425|O_net ) );
    OR2 u1427 ( .I0(\u1412|O_net ), .I1(\u1392|O_net ), .O(\u1427|O_net ) );
    NOR2 u1428 ( .I0(\u1425|O_net ), .I1(\u1427|O_net ), .O(\u1428|O_net ) );
    AND2 u1430 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .O(\u1430|O_net ) );
    CS_INV_PRIM u1431 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .OUT(
        \u1431|OUT_net ) );
    AND2 u1432 ( .I0(\u1431|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1432|O_net ) );
    OR2 u1433 ( .I0(\u1412|O_net ), .I1(\u1425|O_net ), .O(\u1433|O_net ) );
    OR2 u1435 ( .I0(\u1392|O_net ), .I1(\u1423|OUT_net ), .O(\u1435|O_net ) );
    NOR2 u1436 ( .I0(\u1433|O_net ), .I1(\u1435|O_net ), .O(\u1436|O_net ) );
    AND2 u1438 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .O(\u1438|O_net ) );
    CS_INV_PRIM u1439 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .OUT(
        \u1439|OUT_net ) );
    AND2 u1440 ( .I0(\u1439|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1440|O_net ) );
    NAND2 u1441 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .O(\u1441|O_net ) );
    NOR2 u1443 ( .I0(\u1441|O_net ), .I1(\u1425|O_net ), .O(\u1443|O_net ) );
    AND2 u1446 ( .I0(\u1443|O_net ), .I1(\u1413|O_net ), .O(\u1446|O_net ) );
    AND2 u1448 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .O(\u1448|O_net ) );
    CS_INV_PRIM u1449 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .OUT(
        \u1449|OUT_net ) );
    AND2 u1450 ( .I0(\u1449|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1450|O_net ) );
    NOR2 u1451 ( .I0(\u1425|O_net ), .I1(\u1412|O_net ), .O(\u1451|O_net ) );
    CS_INV_PRIM u1452 ( .IN(\u1441|O_net ), .OUT(\u1452|OUT_net ) );
    AND2 u1453 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1453|O_net ) );
    AND2 u1454_and2 ( .I0(\u1451|O_net ), .I1(\u1452|OUT_net ), .O(
        \u1454_and2|O_net ) );
    AND2 u1454_and2_7_ ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .I1(
        \u1453|O_net ), .O(\u1454_and2_7_|O_net ) );
    AND2 u1454_and2_8_ ( .I0(\u1454_and2|O_net ), .I1(\u1454_and2_7_|O_net ), 
        .O(\u1454_and2_8_|O_net ) );
    OR2 u1472 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1472|O_net ) );
    CS_INV_PRIM u1473 ( .IN(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), 
        .OUT(\u1473|OUT_net ) );
    OR2 u1474 ( .I0(\u1472|O_net ), .I1(\u1473|OUT_net ), .O(\u1474|O_net ) );
    AND2 u1475 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1475|O_net ) );
    NAND2 u1476 ( .I0(\u1475|O_net ), .I1(\u1473|OUT_net ), .O(\u1476|O_net ) );
    NAND2 u1477 ( .I0(\u1474|O_net ), .I1(\u1476|O_net ), .O(\u1477|O_net ) );
    AND2 u1478 ( .I0(\u1477|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_resp_net ), .O(
        \u1478|O_net ) );
    AND2 u1479 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1479|O_net ) );
    NOR2 u1480 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ), .O(\u1480|O_net ) );
    NAND2 u1481 ( .I0(\u1479|O_net ), .I1(\u1480|O_net ), .O(\u1481|O_net ) );
    OR2 u1483 ( .I0(\u1481|O_net ), .I1(\u1472|O_net ), .O(\u1483|O_net ) );
    CS_INV_PRIM u1484 ( .IN(\u_arm_u_soc|fp0_m_ahb_ready_net ), .OUT(
        \u1484|OUT_net ) );
    AND2 u1485 ( .I0(\u1484|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1485|O_net ) );
    NAND2 u1486 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1486|O_net ) );
    NAND2 u1487 ( .I0(\u1485|O_net ), .I1(\u1486|O_net ), .O(\u1487|O_net ) );
    NAND2 u1488 ( .I0(\u1483|O_net ), .I1(\u1487|O_net ), .O(\u1488|O_net ) );
    NOR2 u1489 ( .I0(\u1478|O_net ), .I1(\u1488|O_net ), .O(\u1489|O_net ) );
    CS_INV_PRIM u1490 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .OUT(
        \u1490|OUT_net ) );
    OR2 u1491 ( .I0(\u1490|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .O(
        \u1491|O_net ) );
    OR2 u1492 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1492|O_net ) );
    OR2 u1493 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1493|O_net ) );
    OR2 u1494 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u1494|O_net ) );
    OR2 u1495_or2 ( .I0(\u1491|O_net ), .I1(\u1492|O_net ), .O(\u1495_or2|O_net ) );
    OR2 u1495_or2_10_ ( .I0(\u1495_or2|O_net ), .I1(\u1495_or2_9_|O_net ), .O(
        \u1495_or2_10_|O_net ) );
    OR2 u1495_or2_9_ ( .I0(\u1493|O_net ), .I1(\u1494|O_net ), .O(
        \u1495_or2_9_|O_net ) );
    NAND2 u1496 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1496|O_net ) );
    CS_INV_PRIM u1497 ( .IN(\u1496|O_net ), .OUT(\u1497|OUT_net ) );
    AND2 u1498 ( .I0(\u1495_or2_10_|O_net ), .I1(\u1497|OUT_net ), .O(
        \u1498|O_net ) );
    NAND2 u1499 ( .I0(\u1498|O_net ), .I1(\u1473|OUT_net ), .O(\u1499|O_net ) );
    NAND2 u1500 ( .I0(\u1489|O_net ), .I1(\u1499|O_net ), .O(\u1500|O_net ) );
    CS_INV_PRIM u1501 ( .IN(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), 
        .OUT(\u1501|OUT_net ) );
    AND2 u1502 ( .I0(\u1501|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), 
        .O(\u1502|O_net ) );
    CS_INV_PRIM u1503 ( .IN(\u_arm_u_soc|fp0_m_ahb_resp_net ), .OUT(
        \u1503|OUT_net ) );
    OR2 u1504 ( .I0(\u1503|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1504|O_net ) );
    AND2 u1505 ( .I0(\u1504|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1505|O_net ) );
    NAND2 u1506 ( .I0(\u1502|O_net ), .I1(\u1505|O_net ), .O(\u1506|O_net ) );
    CS_INV_PRIM u1507 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), 
        .OUT(\u1507|OUT_net ) );
    OR2 u1508 ( .I0(\u1507|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u1508|O_net ) );
    CS_INV_PRIM u1509 ( .IN(\u1508|O_net ), .OUT(\u1509|OUT_net ) );
    AND2 u1510 ( .I0(\u1506|O_net ), .I1(\u1509|OUT_net ), .O(\u1510|O_net ) );
    CS_INV_PRIM u1511 ( .IN(\u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .OUT(
        \u1511|OUT_net ) );
    OR2 u1512 ( .I0(\u1511|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u1512|O_net ) );
    NOR2 u1513 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u1512|O_net ), .O(\u1513|O_net ) );
    NOR2 u1514 ( .I0(\u1510|O_net ), .I1(\u1513|O_net ), .O(\u1514|O_net ) );
    CS_INV_PRIM u1515 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), 
        .OUT(\u1515|OUT_net ) );
    OR2 u1516 ( .I0(\u1515|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .O(\u1516|O_net ) );
    NOR2 u1517 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .I1(
        \u1516|O_net ), .O(\u1517|O_net ) );
    NOR2 u1518 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .O(
        \u1518|O_net ) );
    CS_INV_PRIM u1519 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .OUT(
        \u1519|OUT_net ) );
    NAND2 u1520 ( .I0(\u1518|O_net ), .I1(\u1519|OUT_net ), .O(\u1520|O_net ) );
    OR2 u1521 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u1521|O_net ) );
    OR2 u1522_or2 ( .I0(\u1521|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u1522_or2|O_net ) );
    OR2 u1522_or2_11_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u1522_or2_11_|O_net ) );
    OR2 u1522_or2_12_ ( .I0(\u1522_or2|O_net ), .I1(\u1522_or2_11_|O_net ), .O(
        \u1522_or2_12_|O_net ) );
    OR2 u1523 ( .I0(\u1520|O_net ), .I1(\u1522_or2_12_|O_net ), .O(\u1523|O_net ) );
    NAND2 u1524 ( .I0(\u1517|O_net ), .I1(\u1523|O_net ), .O(\u1524|O_net ) );
    NAND2 u1525 ( .I0(\u1514|O_net ), .I1(\u1524|O_net ), .O(\u1525|O_net ) );
    OR2 u1526 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1526|O_net ) );
    NOR2 u1527 ( .I0(\u1526|O_net ), .I1(\u1472|O_net ), .O(\u1527|O_net ) );
    AND2 u1528 ( .I0(\u1525|O_net ), .I1(\u1527|O_net ), .O(\u1528|O_net ) );
    OR2 u1529 ( .I0(\u1500|O_net ), .I1(\u1528|O_net ), .O(\u1529|O_net ) );
    AND2 u1530 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1530|O_net ) );
    NOR2 u1531 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1531|O_net ) );
    NAND2 u1532 ( .I0(\u1530|O_net ), .I1(\u1531|O_net ), .O(\u1532|O_net ) );
    OR2 u1533 ( .I0(\u1501|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1533|O_net ) );
    NAND2 u1534 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_resp_net ), .O(\u1534|O_net ) );
    CS_INV_PRIM u1535 ( .IN(\u1534|O_net ), .OUT(\u1535|OUT_net ) );
    OR2 u1536 ( .I0(\u1533|O_net ), .I1(\u1535|OUT_net ), .O(\u1536|O_net ) );
    OR2 u1537 ( .I0(\u1536|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), .O(
        \u1537|O_net ) );
    AND2 u1538 ( .I0(\u1532|O_net ), .I1(\u1537|O_net ), .O(\u1538|O_net ) );
    CS_INV_PRIM u1539 ( .IN(\u1536|O_net ), .OUT(\u1539|OUT_net ) );
    NAND2 u1540 ( .I0(\u1539|OUT_net ), .I1(\u1495_or2_10_|O_net ), .O(
        \u1540|O_net ) );
    NAND2 u1541 ( .I0(\u1538|O_net ), .I1(\u1540|O_net ), .O(\u1541|O_net ) );
    AND2 u1542 ( .I0(\u1504|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), .O(
        \u1542|O_net ) );
    OR2 u1543 ( .I0(\u1473|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1543|O_net ) );
    NOR2 u1544 ( .I0(\u1542|O_net ), .I1(\u1543|O_net ), .O(\u1544|O_net ) );
    NOR2 u1546 ( .I0(\u1534|O_net ), .I1(\u1533|O_net ), .O(\u1546|O_net ) );
    OR2 u1547 ( .I0(\u1544|O_net ), .I1(\u1546|O_net ), .O(\u1547|O_net ) );
    OR2 u1548 ( .I0(\u1533|O_net ), .I1(\u1484|OUT_net ), .O(\u1548|O_net ) );
    NOR2 u1549 ( .I0(\u1495_or2_10_|O_net ), .I1(\u1548|O_net ), .O(
        \u1549|O_net ) );
    OR2 u1550 ( .I0(\u1547|O_net ), .I1(\u1549|O_net ), .O(\u1550|O_net ) );
    AND2 u1551 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), .O(\u1551|O_net ) );
    AND2 u1552 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), .O(\u1552|O_net ) );
    NAND2 u1553 ( .I0(\u1551|O_net ), .I1(\u1552|O_net ), .O(\u1553|O_net ) );
    AND2 u1554 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .O(\u1554|O_net ) );
    OR2 u1555 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .O(\u1555|O_net ) );
    NAND2 u1556 ( .I0(\u1554|O_net ), .I1(\u1555|O_net ), .O(\u1556|O_net ) );
    NOR2 u1557 ( .I0(\u1553|O_net ), .I1(\u1556|O_net ), .O(\u1557|O_net ) );
    NAND2 u1558 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u1558|O_net ) );
    NAND2 u1559 ( .I0(\u1558|O_net ), .I1(\u1519|OUT_net ), .O(\u1559|O_net ) );
    NOR2 u1560 ( .I0(\u1522_or2_12_|O_net ), .I1(\u1559|O_net ), .O(
        \u1560|O_net ) );
    OR2 u1561 ( .I0(\u1557|O_net ), .I1(\u1560|O_net ), .O(\u1561|O_net ) );
    CS_INV_PRIM u1562 ( .IN(\u1561|O_net ), .OUT(\u1562|OUT_net ) );
    CS_INV_PRIM u1563 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), 
        .OUT(\u1563|OUT_net ) );
    NOR2 u1564 ( .I0(\u1553|O_net ), .I1(\u1563|OUT_net ), .O(\u1564|O_net ) );
    OR2 u1566 ( .I0(\u1555|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .O(\u1566|O_net ) );
    NAND2 u1567 ( .I0(\u1564|O_net ), .I1(\u1566|O_net ), .O(\u1567|O_net ) );
    NOR2 u1569 ( .I0(\u1519|OUT_net ), .I1(\u1558|O_net ), .O(\u1569|O_net ) );
    OR2 u1570 ( .I0(\u1522_or2_12_|O_net ), .I1(\u1569|O_net ), .O(\u1570|O_net ) );
    NAND2 u1571 ( .I0(\u1567|O_net ), .I1(\u1570|O_net ), .O(\u1571|O_net ) );
    CS_INV_PRIM u1572 ( .IN(\u1571|O_net ), .OUT(\u1572|OUT_net ) );
    OR2 u1573 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .O(\u1573|O_net ) );
    NOR2 u1574 ( .I0(\u1555|O_net ), .I1(\u1573|O_net ), .O(\u1574|O_net ) );
    OR2 u1575 ( .I0(\u1553|O_net ), .I1(\u1574|O_net ), .O(\u1575|O_net ) );
    OR2 u1576 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .O(
        \u1576|O_net ) );
    OR2 u1577 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .O(
        \u1577|O_net ) );
    NOR2 u1578 ( .I0(\u1576|O_net ), .I1(\u1577|O_net ), .O(\u1578|O_net ) );
    NAND2 u1579 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u1579|O_net ) );
    OR2 u1580 ( .I0(\u1579|O_net ), .I1(\u1558|O_net ), .O(\u1580|O_net ) );
    NAND2 u1581 ( .I0(\u1578|O_net ), .I1(\u1580|O_net ), .O(\u1581|O_net ) );
    NAND2 u1582 ( .I0(\u1575|O_net ), .I1(\u1581|O_net ), .O(\u1582|O_net ) );
    CS_INV_PRIM u1583 ( .IN(\u1582|O_net ), .OUT(\u1583|OUT_net ) );
    OR2 u1584 ( .I0(\u1508|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1584|O_net ) );
    NOR2 u1585 ( .I0(\u1506|O_net ), .I1(\u1584|O_net ), .O(\u1585|O_net ) );
    CS_INV_PRIM u1586 ( .IN(\u1532|O_net ), .OUT(\u1586|OUT_net ) );
    CS_INV_PRIM u1587 ( .IN(\u1506|O_net ), .OUT(\u1587|OUT_net ) );
    AND2 u1588 ( .I0(\u1503|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), 
        .O(\u1588|O_net ) );
    AND2 u1589 ( .I0(\u1477|O_net ), .I1(\u1588|O_net ), .O(\u1589|O_net ) );
    CS_INV_PRIM u1590 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ), 
        .OUT(\u1590|OUT_net ) );
    OR2 u1591 ( .I0(\u1590|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1591|O_net ) );
    NOR2 u1592 ( .I0(\u1472|O_net ), .I1(\u1591|O_net ), .O(\u1592|O_net ) );
    CS_INV_PRIM u1593 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ), 
        .OUT(\u1593|OUT_net ) );
    NOR2 u1594 ( .I0(\u1523|O_net ), .I1(\u1593|OUT_net ), .O(\u1594|O_net ) );
    OR2 u1595 ( .I0(\u1594|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1595|O_net ) );
    CS_INV_PRIM u1596 ( .IN(\u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ), .OUT(
        \u1596|OUT_net ) );
    OR2 u1597 ( .I0(\u1596|OUT_net ), .I1(\u1506|O_net ), .O(\u1597|O_net ) );
    AND2 u1598 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ), .O(\u1598|O_net ) );
    OR2 u1599 ( .I0(\u1595|O_net ), .I1(\u1598|O_net ), .O(\u1599|O_net ) );
    CS_INV_PRIM u1600 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ), 
        .OUT(\u1600|OUT_net ) );
    NOR2 u1601 ( .I0(\u1523|O_net ), .I1(\u1600|OUT_net ), .O(\u1601|O_net ) );
    OR2 u1602 ( .I0(\u1601|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1602|O_net ) );
    AND2 u1603 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ), .O(\u1603|O_net ) );
    OR2 u1604 ( .I0(\u1602|O_net ), .I1(\u1603|O_net ), .O(\u1604|O_net ) );
    CS_INV_PRIM u1605 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ), 
        .OUT(\u1605|OUT_net ) );
    NOR2 u1606 ( .I0(\u1523|O_net ), .I1(\u1605|OUT_net ), .O(\u1606|O_net ) );
    OR2 u1607 ( .I0(\u1606|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1607|O_net ) );
    AND2 u1609 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ), .O(\u1609|O_net ) );
    OR2 u1610 ( .I0(\u1607|O_net ), .I1(\u1609|O_net ), .O(\u1610|O_net ) );
    CS_INV_PRIM u1611 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ), 
        .OUT(\u1611|OUT_net ) );
    NOR2 u1612 ( .I0(\u1523|O_net ), .I1(\u1611|OUT_net ), .O(\u1612|O_net ) );
    OR2 u1613 ( .I0(\u1612|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1613|O_net ) );
    AND2 u1614 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ), .O(\u1614|O_net ) );
    OR2 u1615 ( .I0(\u1613|O_net ), .I1(\u1614|O_net ), .O(\u1615|O_net ) );
    CS_INV_PRIM u1616 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ), 
        .OUT(\u1616|OUT_net ) );
    NOR2 u1617 ( .I0(\u1523|O_net ), .I1(\u1616|OUT_net ), .O(\u1617|O_net ) );
    OR2 u1618 ( .I0(\u1617|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1618|O_net ) );
    AND2 u1620 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ), .O(\u1620|O_net ) );
    OR2 u1621 ( .I0(\u1618|O_net ), .I1(\u1620|O_net ), .O(\u1621|O_net ) );
    CS_INV_PRIM u1622 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ), 
        .OUT(\u1622|OUT_net ) );
    NOR2 u1623 ( .I0(\u1523|O_net ), .I1(\u1622|OUT_net ), .O(\u1623|O_net ) );
    OR2 u1624 ( .I0(\u1623|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1624|O_net ) );
    AND2 u1625 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ), .O(\u1625|O_net ) );
    OR2 u1626 ( .I0(\u1624|O_net ), .I1(\u1625|O_net ), .O(\u1626|O_net ) );
    CS_INV_PRIM u1627 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ), 
        .OUT(\u1627|OUT_net ) );
    NOR2 u1628 ( .I0(\u1523|O_net ), .I1(\u1627|OUT_net ), .O(\u1628|O_net ) );
    OR2 u1629 ( .I0(\u1628|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1629|O_net ) );
    AND2 u1631 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ), .O(\u1631|O_net ) );
    OR2 u1632 ( .I0(\u1629|O_net ), .I1(\u1631|O_net ), .O(\u1632|O_net ) );
    CS_INV_PRIM u1633 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ), 
        .OUT(\u1633|OUT_net ) );
    NOR2 u1634 ( .I0(\u1523|O_net ), .I1(\u1633|OUT_net ), .O(\u1634|O_net ) );
    OR2 u1635 ( .I0(\u1634|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1635|O_net ) );
    AND2 u1636 ( .I0(\u1597|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ), .O(\u1636|O_net ) );
    OR2 u1637 ( .I0(\u1635|O_net ), .I1(\u1636|O_net ), .O(\u1637|O_net ) );
    mx2a u1638 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1638|Y_net ) );
    mx2a u1639 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1639|Y_net ) );
    mx2a u1640 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1640|Y_net ) );
    mx2a u1641 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1641|Y_net ) );
    mx2a u1642 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1642|Y_net ) );
    mx2a u1643 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1643|Y_net ) );
    mx2a u1644 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1644|Y_net ) );
    mx2a u1645 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1645|Y_net ) );
    mx2a u1646 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1646|Y_net ) );
    mx2a u1647 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1647|Y_net ) );
    mx2a u1648 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1648|Y_net ) );
    mx2a u1649 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1649|Y_net ) );
    mx2a u1650 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1650|Y_net ) );
    mx2a u1651 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1651|Y_net ) );
    mx2a u1652 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1652|Y_net ) );
    mx2a u1653 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1653|Y_net ) );
    mx2a u1654 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1654|Y_net ) );
    mx2a u1655 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1655|Y_net ) );
    mx2a u1656 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[20]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1656|Y_net ) );
    mx2a u1657 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[21]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1657|Y_net ) );
    mx2a u1658 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[22]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1658|Y_net ) );
    mx2a u1659 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[23]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1659|Y_net ) );
    mx2a u1660 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[24]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1660|Y_net ) );
    mx2a u1661 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[25]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1661|Y_net ) );
    mx2a u1662 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[26]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1662|Y_net ) );
    mx2a u1663 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[27]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1663|Y_net ) );
    mx2a u1664 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[28]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1664|Y_net ) );
    mx2a u1665 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[29]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1665|Y_net ) );
    mx2a u1666 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[30]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1666|Y_net ) );
    mx2a u1667 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[31]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1667|Y_net ) );
    OR2 u1668 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1668|O_net ) );
    NAND2 u1669 ( .I0(\u_arm_u_soc|fp0_m_ahb_ready_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1669|O_net ) );
    NOR2 u1670 ( .I0(\u1668|O_net ), .I1(\u1669|O_net ), .O(\u1670|O_net ) );
    mx2a u1671 ( .D0(\u1490|OUT_net ), .D1(\u1561|O_net ), .S(\u1670|O_net ), 
        .Y(\u1671|Y_net ) );
    NAND2 u1672 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .O(
        \u1672|O_net ) );
    OR2 u1673 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .O(
        \u1673|O_net ) );
    NAND2 u1674 ( .I0(\u1672|O_net ), .I1(\u1673|O_net ), .O(\u1674|O_net ) );
    AND2 u1675 ( .I0(\u1532|O_net ), .I1(\u1674|O_net ), .O(\u1675|O_net ) );
    XNOR2 u1676 ( .I0(\u1673|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1676|O_net ) );
    NAND2 u1677 ( .I0(\u1676|O_net ), .I1(\u1532|O_net ), .O(\u1677|O_net ) );
    AND2 u1679 ( .I0(\u1571|O_net ), .I1(\u1586|OUT_net ), .O(\u1679|O_net ) );
    NAND2 u1681 ( .I0(\u1679|O_net ), .I1(\u1562|OUT_net ), .O(\u1681|O_net ) );
    NAND2 u1682 ( .I0(\u1677|O_net ), .I1(\u1681|O_net ), .O(\u1682|O_net ) );
    OR2 u1684 ( .I0(\u1673|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1684|O_net ) );
    XNOR2 u1685 ( .I0(\u1684|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .O(
        \u1685|O_net ) );
    NAND2 u1686 ( .I0(\u1685|O_net ), .I1(\u1532|O_net ), .O(\u1686|O_net ) );
    AND2 u1687 ( .I0(\u1571|O_net ), .I1(\u1686|O_net ), .O(\u1687|O_net ) );
    AND2 u1689 ( .I0(\u1582|O_net ), .I1(\u1586|OUT_net ), .O(\u1689|O_net ) );
    CS_INV_PRIM u1690 ( .IN(\u1686|O_net ), .OUT(\u1690|OUT_net ) );
    NOR2 u1691 ( .I0(\u1689|O_net ), .I1(\u1690|OUT_net ), .O(\u1691|O_net ) );
    NOR2 u1692 ( .I0(\u1687|O_net ), .I1(\u1691|O_net ), .O(\u1692|O_net ) );
    OR2 u1694 ( .I0(\u1673|O_net ), .I1(\u1492|O_net ), .O(\u1694|O_net ) );
    XOR2 u1695 ( .I0(\u1694|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1695|O_net ) );
    NOR2 u1696 ( .I0(\u1586|OUT_net ), .I1(\u1695|O_net ), .O(\u1696|O_net ) );
    NOR2 u1697 ( .I0(\u1582|O_net ), .I1(\u1532|O_net ), .O(\u1697|O_net ) );
    OR2 u1698 ( .I0(\u1696|O_net ), .I1(\u1697|O_net ), .O(\u1698|O_net ) );
    AND2 u1699 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .O(
        \u1699|O_net ) );
    CS_INV_PRIM u1700 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .OUT(
        \u1700|OUT_net ) );
    AND2 u1701 ( .I0(\u1700|OUT_net ), .I1(\u1532|O_net ), .O(\u1701|O_net ) );
    OR2 u1704 ( .I0(\u1673|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1704|O_net ) );
    NOR2 u1705 ( .I0(\u1492|O_net ), .I1(\u1704|O_net ), .O(\u1705|O_net ) );
    mx2a u1706 ( .D0(\u1699|O_net ), .D1(\u1701|O_net ), .S(\u1705|O_net ), .Y(
        \u1706|Y_net ) );
    AND2 u1707 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u1707|O_net ) );
    CS_INV_PRIM u1708 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .OUT(
        \u1708|OUT_net ) );
    AND2 u1709 ( .I0(\u1708|OUT_net ), .I1(\u1532|O_net ), .O(\u1709|O_net ) );
    NOR2 u1711 ( .I0(\u1493|O_net ), .I1(\u1694|O_net ), .O(\u1711|O_net ) );
    mx2a u1712 ( .D0(\u1707|O_net ), .D1(\u1709|O_net ), .S(\u1711|O_net ), .Y(
        \u1712|Y_net ) );
    AND2 u1713 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .O(
        \u1713|O_net ) );
    CS_INV_PRIM u1714 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .OUT(
        \u1714|OUT_net ) );
    AND2 u1715 ( .I0(\u1714|OUT_net ), .I1(\u1532|O_net ), .O(\u1715|O_net ) );
    NOR2 u1716 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .O(
        \u1716|O_net ) );
    NOR2 u1717 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .O(
        \u1717|O_net ) );
    NAND2 u1718 ( .I0(\u1716|O_net ), .I1(\u1717|O_net ), .O(\u1718|O_net ) );
    NOR2 u1719 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .O(
        \u1719|O_net ) );
    NAND2 u1720 ( .I0(\u1719|O_net ), .I1(\u1708|OUT_net ), .O(\u1720|O_net ) );
    NOR2 u1721 ( .I0(\u1718|O_net ), .I1(\u1720|O_net ), .O(\u1721|O_net ) );
    mx2a u1722 ( .D0(\u1713|O_net ), .D1(\u1715|O_net ), .S(\u1721|O_net ), .Y(
        \u1722|Y_net ) );
    CS_INV_PRIM u1723 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), 
        .OUT(\u1723|OUT_net ) );
    mx2a u1724 ( .D0(\u1723|OUT_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1724|Y_net ) );
    XOR2 u1725 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .O(\u1725|O_net ) );
    mx2a u1726 ( .D0(\u1725|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1726|Y_net ) );
    NAND2 u1727 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .O(
        \u1727|O_net ) );
    XNOR2 u1728 ( .I0(\u1727|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .O(\u1728|O_net ) );
    mx2a u1729 ( .D0(\u1728|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1729|Y_net ) );
    CS_INV_PRIM u1730 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), 
        .OUT(\u1730|OUT_net ) );
    NAND2 u1731 ( .I0(\u1532|O_net ), .I1(\u1730|OUT_net ), .O(\u1731|O_net ) );
    CS_INV_PRIM u1733 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), 
        .OUT(\u1733|OUT_net ) );
    OR2 u1734 ( .I0(\u1727|O_net ), .I1(\u1733|OUT_net ), .O(\u1734|O_net ) );
    OR2 u1735 ( .I0(\u1731|O_net ), .I1(\u1734|O_net ), .O(\u1735|O_net ) );
    OR2 u1736 ( .I0(\u1563|OUT_net ), .I1(\u1532|O_net ), .O(\u1736|O_net ) );
    NAND2 u1737 ( .I0(\u1735|O_net ), .I1(\u1736|O_net ), .O(\u1737|O_net ) );
    AND2 u1738 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .O(\u1738|O_net ) );
    AND2 u1739 ( .I0(\u1734|O_net ), .I1(\u1738|O_net ), .O(\u1739|O_net ) );
    OR2 u1740 ( .I0(\u1737|O_net ), .I1(\u1739|O_net ), .O(\u1740|O_net ) );
    CS_INV_PRIM u1741 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), 
        .OUT(\u1741|OUT_net ) );
    NAND2 u1742 ( .I0(\u1532|O_net ), .I1(\u1741|OUT_net ), .O(\u1742|O_net ) );
    NAND2 u1743 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .O(
        \u1743|O_net ) );
    OR2 u1744 ( .I0(\u1743|O_net ), .I1(\u1727|O_net ), .O(\u1744|O_net ) );
    OR2 u1745 ( .I0(\u1742|O_net ), .I1(\u1744|O_net ), .O(\u1745|O_net ) );
    CS_INV_PRIM u1746 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), 
        .OUT(\u1746|OUT_net ) );
    OR2 u1747 ( .I0(\u1746|OUT_net ), .I1(\u1532|O_net ), .O(\u1747|O_net ) );
    NAND2 u1748 ( .I0(\u1745|O_net ), .I1(\u1747|O_net ), .O(\u1748|O_net ) );
    AND2 u1749 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .O(\u1749|O_net ) );
    AND2 u1750 ( .I0(\u1744|O_net ), .I1(\u1749|O_net ), .O(\u1750|O_net ) );
    OR2 u1751 ( .I0(\u1748|O_net ), .I1(\u1750|O_net ), .O(\u1751|O_net ) );
    CS_INV_PRIM u1752 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), 
        .OUT(\u1752|OUT_net ) );
    NAND2 u1753 ( .I0(\u1532|O_net ), .I1(\u1752|OUT_net ), .O(\u1753|O_net ) );
    OR2 u1755 ( .I0(\u1727|O_net ), .I1(\u1741|OUT_net ), .O(\u1755|O_net ) );
    OR2 u1756 ( .I0(\u1755|O_net ), .I1(\u1743|O_net ), .O(\u1756|O_net ) );
    OR2 u1757 ( .I0(\u1753|O_net ), .I1(\u1756|O_net ), .O(\u1757|O_net ) );
    CS_INV_PRIM u1758 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), 
        .OUT(\u1758|OUT_net ) );
    OR2 u1759 ( .I0(\u1758|OUT_net ), .I1(\u1532|O_net ), .O(\u1759|O_net ) );
    NAND2 u1760 ( .I0(\u1757|O_net ), .I1(\u1759|O_net ), .O(\u1760|O_net ) );
    AND2 u1761 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .O(\u1761|O_net ) );
    AND2 u1762 ( .I0(\u1756|O_net ), .I1(\u1761|O_net ), .O(\u1762|O_net ) );
    OR2 u1763 ( .I0(\u1760|O_net ), .I1(\u1762|O_net ), .O(\u1763|O_net ) );
    NOR2 u1765 ( .I0(\u1727|O_net ), .I1(\u1743|O_net ), .O(\u1765|O_net ) );
    NAND2 u1766 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .O(
        \u1766|O_net ) );
    CS_INV_PRIM u1767 ( .IN(\u1766|O_net ), .OUT(\u1767|OUT_net ) );
    NAND2 u1768 ( .I0(\u1765|O_net ), .I1(\u1767|OUT_net ), .O(\u1768|O_net ) );
    CS_INV_PRIM u1769 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), 
        .OUT(\u1769|OUT_net ) );
    NAND2 u1770 ( .I0(\u1532|O_net ), .I1(\u1769|OUT_net ), .O(\u1770|O_net ) );
    NOR2 u1771 ( .I0(\u1768|O_net ), .I1(\u1770|O_net ), .O(\u1771|O_net ) );
    CS_INV_PRIM u1772 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), 
        .OUT(\u1772|OUT_net ) );
    NOR2 u1773 ( .I0(\u1532|O_net ), .I1(\u1772|OUT_net ), .O(\u1773|O_net ) );
    OR2 u1774 ( .I0(\u1771|O_net ), .I1(\u1773|O_net ), .O(\u1774|O_net ) );
    AND2 u1775 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .O(\u1775|O_net ) );
    AND2 u1776 ( .I0(\u1768|O_net ), .I1(\u1775|O_net ), .O(\u1776|O_net ) );
    OR2 u1777 ( .I0(\u1774|O_net ), .I1(\u1776|O_net ), .O(\u1777|O_net ) );
    NOR2 u1779 ( .I0(\u1769|OUT_net ), .I1(\u1727|O_net ), .O(\u1779|O_net ) );
    NOR2 u1780 ( .I0(\u1766|O_net ), .I1(\u1743|O_net ), .O(\u1780|O_net ) );
    NAND2 u1781 ( .I0(\u1779|O_net ), .I1(\u1780|O_net ), .O(\u1781|O_net ) );
    CS_INV_PRIM u1782 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), 
        .OUT(\u1782|OUT_net ) );
    NAND2 u1783 ( .I0(\u1532|O_net ), .I1(\u1782|OUT_net ), .O(\u1783|O_net ) );
    NOR2 u1784 ( .I0(\u1781|O_net ), .I1(\u1783|O_net ), .O(\u1784|O_net ) );
    CS_INV_PRIM u1785 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), 
        .OUT(\u1785|OUT_net ) );
    NOR2 u1786 ( .I0(\u1532|O_net ), .I1(\u1785|OUT_net ), .O(\u1786|O_net ) );
    OR2 u1787 ( .I0(\u1784|O_net ), .I1(\u1786|O_net ), .O(\u1787|O_net ) );
    AND2 u1788 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .O(\u1788|O_net ) );
    AND2 u1789 ( .I0(\u1781|O_net ), .I1(\u1788|O_net ), .O(\u1789|O_net ) );
    OR2 u1790 ( .I0(\u1787|O_net ), .I1(\u1789|O_net ), .O(\u1790|O_net ) );
    CS_INV_PRIM u1791 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), 
        .OUT(\u1791|OUT_net ) );
    mx2a u1792 ( .D0(\u1791|OUT_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1792|Y_net ) );
    XOR2 u1793 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .O(\u1793|O_net ) );
    mx2a u1794 ( .D0(\u1793|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1794|Y_net ) );
    NAND2 u1795 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .O(
        \u1795|O_net ) );
    XNOR2 u1796 ( .I0(\u1795|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .O(\u1796|O_net ) );
    mx2a u1797 ( .D0(\u1796|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ), .S(\u1670|O_net ), 
        .Y(\u1797|Y_net ) );
    CS_INV_PRIM u1798 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), 
        .OUT(\u1798|OUT_net ) );
    NAND2 u1799 ( .I0(\u1532|O_net ), .I1(\u1798|OUT_net ), .O(\u1799|O_net ) );
    CS_INV_PRIM u1801 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), 
        .OUT(\u1801|OUT_net ) );
    OR2 u1802 ( .I0(\u1795|O_net ), .I1(\u1801|OUT_net ), .O(\u1802|O_net ) );
    OR2 u1803 ( .I0(\u1799|O_net ), .I1(\u1802|O_net ), .O(\u1803|O_net ) );
    CS_INV_PRIM u1804 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ), 
        .OUT(\u1804|OUT_net ) );
    OR2 u1805 ( .I0(\u1804|OUT_net ), .I1(\u1532|O_net ), .O(\u1805|O_net ) );
    NAND2 u1806 ( .I0(\u1803|O_net ), .I1(\u1805|O_net ), .O(\u1806|O_net ) );
    AND2 u1807 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .O(\u1807|O_net ) );
    AND2 u1808 ( .I0(\u1802|O_net ), .I1(\u1807|O_net ), .O(\u1808|O_net ) );
    OR2 u1809 ( .I0(\u1806|O_net ), .I1(\u1808|O_net ), .O(\u1809|O_net ) );
    CS_INV_PRIM u1810 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), 
        .OUT(\u1810|OUT_net ) );
    NAND2 u1811 ( .I0(\u1532|O_net ), .I1(\u1810|OUT_net ), .O(\u1811|O_net ) );
    NAND2 u1812 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .O(
        \u1812|O_net ) );
    OR2 u1813 ( .I0(\u1812|O_net ), .I1(\u1795|O_net ), .O(\u1813|O_net ) );
    OR2 u1814 ( .I0(\u1811|O_net ), .I1(\u1813|O_net ), .O(\u1814|O_net ) );
    CS_INV_PRIM u1815 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ), 
        .OUT(\u1815|OUT_net ) );
    OR2 u1816 ( .I0(\u1815|OUT_net ), .I1(\u1532|O_net ), .O(\u1816|O_net ) );
    NAND2 u1817 ( .I0(\u1814|O_net ), .I1(\u1816|O_net ), .O(\u1817|O_net ) );
    AND2 u1818 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .O(\u1818|O_net ) );
    AND2 u1819 ( .I0(\u1813|O_net ), .I1(\u1818|O_net ), .O(\u1819|O_net ) );
    OR2 u1820 ( .I0(\u1817|O_net ), .I1(\u1819|O_net ), .O(\u1820|O_net ) );
    CS_INV_PRIM u1821 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), 
        .OUT(\u1821|OUT_net ) );
    NAND2 u1822 ( .I0(\u1532|O_net ), .I1(\u1821|OUT_net ), .O(\u1822|O_net ) );
    OR2 u1824 ( .I0(\u1795|O_net ), .I1(\u1810|OUT_net ), .O(\u1824|O_net ) );
    OR2 u1825 ( .I0(\u1824|O_net ), .I1(\u1812|O_net ), .O(\u1825|O_net ) );
    OR2 u1826 ( .I0(\u1822|O_net ), .I1(\u1825|O_net ), .O(\u1826|O_net ) );
    CS_INV_PRIM u1827 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ), 
        .OUT(\u1827|OUT_net ) );
    OR2 u1828 ( .I0(\u1827|OUT_net ), .I1(\u1532|O_net ), .O(\u1828|O_net ) );
    NAND2 u1829 ( .I0(\u1826|O_net ), .I1(\u1828|O_net ), .O(\u1829|O_net ) );
    AND2 u1830 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .O(\u1830|O_net ) );
    AND2 u1831 ( .I0(\u1825|O_net ), .I1(\u1830|O_net ), .O(\u1831|O_net ) );
    OR2 u1832 ( .I0(\u1829|O_net ), .I1(\u1831|O_net ), .O(\u1832|O_net ) );
    NOR2 u1834 ( .I0(\u1795|O_net ), .I1(\u1812|O_net ), .O(\u1834|O_net ) );
    NAND2 u1835 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .O(
        \u1835|O_net ) );
    CS_INV_PRIM u1836 ( .IN(\u1835|O_net ), .OUT(\u1836|OUT_net ) );
    NAND2 u1837 ( .I0(\u1834|O_net ), .I1(\u1836|OUT_net ), .O(\u1837|O_net ) );
    CS_INV_PRIM u1838 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), 
        .OUT(\u1838|OUT_net ) );
    NAND2 u1839 ( .I0(\u1532|O_net ), .I1(\u1838|OUT_net ), .O(\u1839|O_net ) );
    NOR2 u1840 ( .I0(\u1837|O_net ), .I1(\u1839|O_net ), .O(\u1840|O_net ) );
    CS_INV_PRIM u1841 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ), 
        .OUT(\u1841|OUT_net ) );
    NOR2 u1842 ( .I0(\u1532|O_net ), .I1(\u1841|OUT_net ), .O(\u1842|O_net ) );
    OR2 u1843 ( .I0(\u1840|O_net ), .I1(\u1842|O_net ), .O(\u1843|O_net ) );
    AND2 u1844 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .O(\u1844|O_net ) );
    AND2 u1845 ( .I0(\u1837|O_net ), .I1(\u1844|O_net ), .O(\u1845|O_net ) );
    OR2 u1846 ( .I0(\u1843|O_net ), .I1(\u1845|O_net ), .O(\u1846|O_net ) );
    NOR2 u1848 ( .I0(\u1838|OUT_net ), .I1(\u1795|O_net ), .O(\u1848|O_net ) );
    NOR2 u1849 ( .I0(\u1835|O_net ), .I1(\u1812|O_net ), .O(\u1849|O_net ) );
    NAND2 u1850 ( .I0(\u1848|O_net ), .I1(\u1849|O_net ), .O(\u1850|O_net ) );
    CS_INV_PRIM u1851 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), 
        .OUT(\u1851|OUT_net ) );
    NAND2 u1852 ( .I0(\u1532|O_net ), .I1(\u1851|OUT_net ), .O(\u1852|O_net ) );
    NOR2 u1853 ( .I0(\u1850|O_net ), .I1(\u1852|O_net ), .O(\u1853|O_net ) );
    CS_INV_PRIM u1854 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ), 
        .OUT(\u1854|OUT_net ) );
    NOR2 u1855 ( .I0(\u1532|O_net ), .I1(\u1854|OUT_net ), .O(\u1855|O_net ) );
    OR2 u1856 ( .I0(\u1853|O_net ), .I1(\u1855|O_net ), .O(\u1856|O_net ) );
    AND2 u1857 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .O(\u1857|O_net ) );
    AND2 u1858 ( .I0(\u1850|O_net ), .I1(\u1857|O_net ), .O(\u1858|O_net ) );
    OR2 u1859 ( .I0(\u1856|O_net ), .I1(\u1858|O_net ), .O(\u1859|O_net ) );
    NAND2 u1862 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .O(
        \u1862|O_net ) );
    NOR2 u1864 ( .I0(\u1862|O_net ), .I1(\u1835|O_net ), .O(\u1864|O_net ) );
    NAND2 u1865 ( .I0(\u1834|O_net ), .I1(\u1864|O_net ), .O(\u1865|O_net ) );
    CS_INV_PRIM u1866 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), 
        .OUT(\u1866|OUT_net ) );
    NAND2 u1867 ( .I0(\u1532|O_net ), .I1(\u1866|OUT_net ), .O(\u1867|O_net ) );
    NOR2 u1868 ( .I0(\u1865|O_net ), .I1(\u1867|O_net ), .O(\u1868|O_net ) );
    CS_INV_PRIM u1869 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ), 
        .OUT(\u1869|OUT_net ) );
    NOR2 u1870 ( .I0(\u1532|O_net ), .I1(\u1869|OUT_net ), .O(\u1870|O_net ) );
    OR2 u1871 ( .I0(\u1868|O_net ), .I1(\u1870|O_net ), .O(\u1871|O_net ) );
    AND2 u1872 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .O(\u1872|O_net ) );
    AND2 u1873 ( .I0(\u1865|O_net ), .I1(\u1872|O_net ), .O(\u1873|O_net ) );
    OR2 u1874 ( .I0(\u1871|O_net ), .I1(\u1873|O_net ), .O(\u1874|O_net ) );
    OR2 u1876 ( .I0(\u1795|O_net ), .I1(\u1866|OUT_net ), .O(\u1876|O_net ) );
    OR2 u1877_or2 ( .I0(\u1876|O_net ), .I1(\u1862|O_net ), .O(\u1877_or2|O_net ) );
    OR2 u1877_or2_13_ ( .I0(\u1812|O_net ), .I1(\u1835|O_net ), .O(
        \u1877_or2_13_|O_net ) );
    OR2 u1877_or2_14_ ( .I0(\u1877_or2|O_net ), .I1(\u1877_or2_13_|O_net ), .O(
        \u1877_or2_14_|O_net ) );
    CS_INV_PRIM u1878 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), 
        .OUT(\u1878|OUT_net ) );
    NAND2 u1879 ( .I0(\u1532|O_net ), .I1(\u1878|OUT_net ), .O(\u1879|O_net ) );
    NOR2 u1880 ( .I0(\u1877_or2_14_|O_net ), .I1(\u1879|O_net ), .O(
        \u1880|O_net ) );
    CS_INV_PRIM u1881 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ), 
        .OUT(\u1881|OUT_net ) );
    NOR2 u1882 ( .I0(\u1532|O_net ), .I1(\u1881|OUT_net ), .O(\u1882|O_net ) );
    OR2 u1883 ( .I0(\u1880|O_net ), .I1(\u1882|O_net ), .O(\u1883|O_net ) );
    AND2 u1884 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .O(\u1884|O_net ) );
    AND2 u1885 ( .I0(\u1877_or2_14_|O_net ), .I1(\u1884|O_net ), .O(
        \u1885|O_net ) );
    OR2 u1886 ( .I0(\u1883|O_net ), .I1(\u1885|O_net ), .O(\u1886|O_net ) );
    NAND2 u1889 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .O(
        \u1889|O_net ) );
    OR2 u1892_or2 ( .I0(\u1813|O_net ), .I1(\u1889|O_net ), .O(\u1892_or2|O_net ) );
    OR2 u1892_or2_15_ ( .I0(\u1835|O_net ), .I1(\u1862|O_net ), .O(
        \u1892_or2_15_|O_net ) );
    OR2 u1892_or2_16_ ( .I0(\u1892_or2|O_net ), .I1(\u1892_or2_15_|O_net ), .O(
        \u1892_or2_16_|O_net ) );
    CS_INV_PRIM u1893 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .OUT(
        \u1893|OUT_net ) );
    NAND2 u1894 ( .I0(\u1532|O_net ), .I1(\u1893|OUT_net ), .O(\u1894|O_net ) );
    NOR2 u1895 ( .I0(\u1892_or2_16_|O_net ), .I1(\u1894|O_net ), .O(
        \u1895|O_net ) );
    CS_INV_PRIM u1896 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ), 
        .OUT(\u1896|OUT_net ) );
    NOR2 u1897 ( .I0(\u1532|O_net ), .I1(\u1896|OUT_net ), .O(\u1897|O_net ) );
    OR2 u1898 ( .I0(\u1895|O_net ), .I1(\u1897|O_net ), .O(\u1898|O_net ) );
    AND2 u1899 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .O(\u1899|O_net ) );
    AND2 u1900 ( .I0(\u1892_or2_16_|O_net ), .I1(\u1899|O_net ), .O(
        \u1900|O_net ) );
    OR2 u1901 ( .I0(\u1898|O_net ), .I1(\u1900|O_net ), .O(\u1901|O_net ) );
    OR2 u1903 ( .I0(\u1795|O_net ), .I1(\u1893|OUT_net ), .O(\u1903|O_net ) );
    OR2 u1904 ( .I0(\u1812|O_net ), .I1(\u1835|O_net ), .O(\u1904|O_net ) );
    OR2 u1905_or2 ( .I0(\u1903|O_net ), .I1(\u1904|O_net ), .O(\u1905_or2|O_net ) );
    OR2 u1905_or2_17_ ( .I0(\u1889|O_net ), .I1(\u1862|O_net ), .O(
        \u1905_or2_17_|O_net ) );
    OR2 u1905_or2_18_ ( .I0(\u1905_or2|O_net ), .I1(\u1905_or2_17_|O_net ), .O(
        \u1905_or2_18_|O_net ) );
    CS_INV_PRIM u1906 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .OUT(
        \u1906|OUT_net ) );
    NAND2 u1907 ( .I0(\u1532|O_net ), .I1(\u1906|OUT_net ), .O(\u1907|O_net ) );
    NOR2 u1908 ( .I0(\u1905_or2_18_|O_net ), .I1(\u1907|O_net ), .O(
        \u1908|O_net ) );
    CS_INV_PRIM u1909 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ), 
        .OUT(\u1909|OUT_net ) );
    NOR2 u1910 ( .I0(\u1532|O_net ), .I1(\u1909|OUT_net ), .O(\u1910|O_net ) );
    OR2 u1911 ( .I0(\u1908|O_net ), .I1(\u1910|O_net ), .O(\u1911|O_net ) );
    AND2 u1912 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .O(\u1912|O_net ) );
    AND2 u1913 ( .I0(\u1905_or2_18_|O_net ), .I1(\u1912|O_net ), .O(
        \u1913|O_net ) );
    OR2 u1914 ( .I0(\u1911|O_net ), .I1(\u1913|O_net ), .O(\u1914|O_net ) );
    OR2 u1919 ( .I0(\u1835|O_net ), .I1(\u1862|O_net ), .O(\u1919|O_net ) );
    NAND2 u1921 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .O(
        \u1921|O_net ) );
    OR2 u1922_or2 ( .I0(\u1813|O_net ), .I1(\u1919|O_net ), .O(\u1922_or2|O_net ) );
    OR2 u1922_or2_19_ ( .I0(\u1889|O_net ), .I1(\u1921|O_net ), .O(
        \u1922_or2_19_|O_net ) );
    OR2 u1922_or2_20_ ( .I0(\u1922_or2|O_net ), .I1(\u1922_or2_19_|O_net ), .O(
        \u1922_or2_20_|O_net ) );
    CS_INV_PRIM u1923 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .OUT(
        \u1923|OUT_net ) );
    NAND2 u1924 ( .I0(\u1532|O_net ), .I1(\u1923|OUT_net ), .O(\u1924|O_net ) );
    NOR2 u1925 ( .I0(\u1922_or2_20_|O_net ), .I1(\u1924|O_net ), .O(
        \u1925|O_net ) );
    CS_INV_PRIM u1926 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ), 
        .OUT(\u1926|OUT_net ) );
    NOR2 u1927 ( .I0(\u1532|O_net ), .I1(\u1926|OUT_net ), .O(\u1927|O_net ) );
    OR2 u1928 ( .I0(\u1925|O_net ), .I1(\u1927|O_net ), .O(\u1928|O_net ) );
    AND2 u1929 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .O(\u1929|O_net ) );
    AND2 u1930 ( .I0(\u1922_or2_20_|O_net ), .I1(\u1929|O_net ), .O(
        \u1930|O_net ) );
    OR2 u1931 ( .I0(\u1928|O_net ), .I1(\u1930|O_net ), .O(\u1931|O_net ) );
    CS_INV_PRIM u1932 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ), 
        .OUT(\u1932|OUT_net ) );
    NOR2 u1933 ( .I0(\u1532|O_net ), .I1(\u1932|OUT_net ), .O(\u1933|O_net ) );
    AND2 u1934 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .O(\u1934|O_net ) );
    NAND2 u1935 ( .I0(\u1934|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .O(\u1935|O_net ) );
    NOR2 u1936 ( .I0(\u1921|O_net ), .I1(\u1935|O_net ), .O(\u1936|O_net ) );
    NOR2 u1937 ( .I0(\u1889|O_net ), .I1(\u1862|O_net ), .O(\u1937|O_net ) );
    AND2 u1939 ( .I0(\u1937|O_net ), .I1(\u1849|O_net ), .O(\u1939|O_net ) );
    NAND2 u1940 ( .I0(\u1936|O_net ), .I1(\u1939|O_net ), .O(\u1940|O_net ) );
    CS_INV_PRIM u1941 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .OUT(
        \u1941|OUT_net ) );
    NAND2 u1942 ( .I0(\u1532|O_net ), .I1(\u1941|OUT_net ), .O(\u1942|O_net ) );
    NOR2 u1943 ( .I0(\u1940|O_net ), .I1(\u1942|O_net ), .O(\u1943|O_net ) );
    NOR2 u1944 ( .I0(\u1933|O_net ), .I1(\u1943|O_net ), .O(\u1944|O_net ) );
    AND2 u1945 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .O(\u1945|O_net ) );
    NAND2 u1946 ( .I0(\u1945|O_net ), .I1(\u1940|O_net ), .O(\u1946|O_net ) );
    NAND2 u1947 ( .I0(\u1944|O_net ), .I1(\u1946|O_net ), .O(\u1947|O_net ) );
    OR2 u1948 ( .I0(\u1940|O_net ), .I1(\u1941|OUT_net ), .O(\u1948|O_net ) );
    CS_INV_PRIM u1949 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .OUT(
        \u1949|OUT_net ) );
    NAND2 u1950 ( .I0(\u1532|O_net ), .I1(\u1949|OUT_net ), .O(\u1950|O_net ) );
    NOR2 u1951 ( .I0(\u1948|O_net ), .I1(\u1950|O_net ), .O(\u1951|O_net ) );
    CS_INV_PRIM u1952 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ), 
        .OUT(\u1952|OUT_net ) );
    NOR2 u1953 ( .I0(\u1532|O_net ), .I1(\u1952|OUT_net ), .O(\u1953|O_net ) );
    OR2 u1954 ( .I0(\u1951|O_net ), .I1(\u1953|O_net ), .O(\u1954|O_net ) );
    AND2 u1955 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .O(\u1955|O_net ) );
    AND2 u1956 ( .I0(\u1948|O_net ), .I1(\u1955|O_net ), .O(\u1956|O_net ) );
    OR2 u1957 ( .I0(\u1954|O_net ), .I1(\u1956|O_net ), .O(\u1957|O_net ) );
    NAND2 u1958 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .O(
        \u1958|O_net ) );
    OR2 u1959 ( .I0(\u1958|O_net ), .I1(\u1940|O_net ), .O(\u1959|O_net ) );
    CS_INV_PRIM u1960 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .OUT(
        \u1960|OUT_net ) );
    NAND2 u1961 ( .I0(\u1532|O_net ), .I1(\u1960|OUT_net ), .O(\u1961|O_net ) );
    NOR2 u1962 ( .I0(\u1959|O_net ), .I1(\u1961|O_net ), .O(\u1962|O_net ) );
    CS_INV_PRIM u1963 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ), 
        .OUT(\u1963|OUT_net ) );
    NOR2 u1964 ( .I0(\u1532|O_net ), .I1(\u1963|OUT_net ), .O(\u1964|O_net ) );
    OR2 u1965 ( .I0(\u1962|O_net ), .I1(\u1964|O_net ), .O(\u1965|O_net ) );
    AND2 u1966 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .O(\u1966|O_net ) );
    AND2 u1967 ( .I0(\u1959|O_net ), .I1(\u1966|O_net ), .O(\u1967|O_net ) );
    OR2 u1968 ( .I0(\u1965|O_net ), .I1(\u1967|O_net ), .O(\u1968|O_net ) );
    OR2 u1969 ( .I0(\u1958|O_net ), .I1(\u1960|OUT_net ), .O(\u1969|O_net ) );
    OR2 u1970 ( .I0(\u1969|O_net ), .I1(\u1940|O_net ), .O(\u1970|O_net ) );
    CS_INV_PRIM u1971 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .OUT(
        \u1971|OUT_net ) );
    NAND2 u1972 ( .I0(\u1532|O_net ), .I1(\u1971|OUT_net ), .O(\u1972|O_net ) );
    NOR2 u1973 ( .I0(\u1970|O_net ), .I1(\u1972|O_net ), .O(\u1973|O_net ) );
    CS_INV_PRIM u1974 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ), 
        .OUT(\u1974|OUT_net ) );
    NOR2 u1975 ( .I0(\u1532|O_net ), .I1(\u1974|OUT_net ), .O(\u1975|O_net ) );
    OR2 u1976 ( .I0(\u1973|O_net ), .I1(\u1975|O_net ), .O(\u1976|O_net ) );
    AND2 u1977 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .O(\u1977|O_net ) );
    AND2 u1978 ( .I0(\u1970|O_net ), .I1(\u1977|O_net ), .O(\u1978|O_net ) );
    OR2 u1979 ( .I0(\u1976|O_net ), .I1(\u1978|O_net ), .O(\u1979|O_net ) );
    NAND2 u1981 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .O(
        \u1981|O_net ) );
    OR2 u1982 ( .I0(\u1958|O_net ), .I1(\u1981|O_net ), .O(\u1982|O_net ) );
    OR2 u1983 ( .I0(\u1982|O_net ), .I1(\u1940|O_net ), .O(\u1983|O_net ) );
    CS_INV_PRIM u1984 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .OUT(
        \u1984|OUT_net ) );
    NAND2 u1985 ( .I0(\u1532|O_net ), .I1(\u1984|OUT_net ), .O(\u1985|O_net ) );
    NOR2 u1986 ( .I0(\u1983|O_net ), .I1(\u1985|O_net ), .O(\u1986|O_net ) );
    CS_INV_PRIM u1987 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ), 
        .OUT(\u1987|OUT_net ) );
    NOR2 u1988 ( .I0(\u1532|O_net ), .I1(\u1987|OUT_net ), .O(\u1988|O_net ) );
    OR2 u1989 ( .I0(\u1986|O_net ), .I1(\u1988|O_net ), .O(\u1989|O_net ) );
    AND2 u1990 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .O(\u1990|O_net ) );
    AND2 u1991 ( .I0(\u1983|O_net ), .I1(\u1990|O_net ), .O(\u1991|O_net ) );
    OR2 u1992 ( .I0(\u1989|O_net ), .I1(\u1991|O_net ), .O(\u1992|O_net ) );
    OR2 u1993 ( .I0(\u1958|O_net ), .I1(\u1984|OUT_net ), .O(\u1993|O_net ) );
    OR2 u1994 ( .I0(\u1993|O_net ), .I1(\u1981|O_net ), .O(\u1994|O_net ) );
    OR2 u1995 ( .I0(\u1994|O_net ), .I1(\u1940|O_net ), .O(\u1995|O_net ) );
    CS_INV_PRIM u1996 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .OUT(
        \u1996|OUT_net ) );
    NAND2 u1997 ( .I0(\u1532|O_net ), .I1(\u1996|OUT_net ), .O(\u1997|O_net ) );
    NOR2 u1998 ( .I0(\u1995|O_net ), .I1(\u1997|O_net ), .O(\u1998|O_net ) );
    CS_INV_PRIM u1999 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ), 
        .OUT(\u1999|OUT_net ) );
    NOR2 u2000 ( .I0(\u1532|O_net ), .I1(\u1999|OUT_net ), .O(\u2000|O_net ) );
    OR2 u2001 ( .I0(\u1998|O_net ), .I1(\u2000|O_net ), .O(\u2001|O_net ) );
    AND2 u2002 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .O(\u2002|O_net ) );
    AND2 u2003 ( .I0(\u1995|O_net ), .I1(\u2002|O_net ), .O(\u2003|O_net ) );
    OR2 u2004 ( .I0(\u2001|O_net ), .I1(\u2003|O_net ), .O(\u2004|O_net ) );
    NOR2 u2007 ( .I0(\u1981|O_net ), .I1(\u1958|O_net ), .O(\u2007|O_net ) );
    NAND2 u2008 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .O(
        \u2008|O_net ) );
    CS_INV_PRIM u2009 ( .IN(\u2008|O_net ), .OUT(\u2009|OUT_net ) );
    NAND2 u2010 ( .I0(\u2007|O_net ), .I1(\u2009|OUT_net ), .O(\u2010|O_net ) );
    OR2 u2011 ( .I0(\u2010|O_net ), .I1(\u1940|O_net ), .O(\u2011|O_net ) );
    CS_INV_PRIM u2012 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .OUT(
        \u2012|OUT_net ) );
    NAND2 u2013 ( .I0(\u1532|O_net ), .I1(\u2012|OUT_net ), .O(\u2013|O_net ) );
    NOR2 u2014 ( .I0(\u2011|O_net ), .I1(\u2013|O_net ), .O(\u2014|O_net ) );
    CS_INV_PRIM u2015 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ), 
        .OUT(\u2015|OUT_net ) );
    NOR2 u2016 ( .I0(\u1532|O_net ), .I1(\u2015|OUT_net ), .O(\u2016|O_net ) );
    OR2 u2017 ( .I0(\u2014|O_net ), .I1(\u2016|O_net ), .O(\u2017|O_net ) );
    AND2 u2018 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .O(\u2018|O_net ) );
    AND2 u2019 ( .I0(\u2011|O_net ), .I1(\u2018|O_net ), .O(\u2019|O_net ) );
    OR2 u2020 ( .I0(\u2017|O_net ), .I1(\u2019|O_net ), .O(\u2020|O_net ) );
    NOR2 u2021 ( .I0(\u2012|OUT_net ), .I1(\u1958|O_net ), .O(\u2021|O_net ) );
    NOR2 u2022 ( .I0(\u2008|O_net ), .I1(\u1981|O_net ), .O(\u2022|O_net ) );
    NAND2 u2023 ( .I0(\u2021|O_net ), .I1(\u2022|O_net ), .O(\u2023|O_net ) );
    OR2 u2024 ( .I0(\u2023|O_net ), .I1(\u1940|O_net ), .O(\u2024|O_net ) );
    CS_INV_PRIM u2025 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .OUT(
        \u2025|OUT_net ) );
    NAND2 u2026 ( .I0(\u1532|O_net ), .I1(\u2025|OUT_net ), .O(\u2026|O_net ) );
    NOR2 u2027 ( .I0(\u2024|O_net ), .I1(\u2026|O_net ), .O(\u2027|O_net ) );
    CS_INV_PRIM u2028 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ), 
        .OUT(\u2028|OUT_net ) );
    NOR2 u2029 ( .I0(\u1532|O_net ), .I1(\u2028|OUT_net ), .O(\u2029|O_net ) );
    OR2 u2030 ( .I0(\u2027|O_net ), .I1(\u2029|O_net ), .O(\u2030|O_net ) );
    AND2 u2031 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .O(\u2031|O_net ) );
    AND2 u2032 ( .I0(\u2024|O_net ), .I1(\u2031|O_net ), .O(\u2032|O_net ) );
    OR2 u2033 ( .I0(\u2030|O_net ), .I1(\u2032|O_net ), .O(\u2033|O_net ) );
    NAND2 u2037 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .O(
        \u2037|O_net ) );
    NOR2 u2039 ( .I0(\u2037|O_net ), .I1(\u2008|O_net ), .O(\u2039|O_net ) );
    NAND2 u2040 ( .I0(\u2007|O_net ), .I1(\u2039|O_net ), .O(\u2040|O_net ) );
    OR2 u2041 ( .I0(\u2040|O_net ), .I1(\u1940|O_net ), .O(\u2041|O_net ) );
    CS_INV_PRIM u2042 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .OUT(
        \u2042|OUT_net ) );
    NAND2 u2043 ( .I0(\u1532|O_net ), .I1(\u2042|OUT_net ), .O(\u2043|O_net ) );
    NOR2 u2044 ( .I0(\u2041|O_net ), .I1(\u2043|O_net ), .O(\u2044|O_net ) );
    CS_INV_PRIM u2045 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ), 
        .OUT(\u2045|OUT_net ) );
    NOR2 u2046 ( .I0(\u1532|O_net ), .I1(\u2045|OUT_net ), .O(\u2046|O_net ) );
    OR2 u2047 ( .I0(\u2044|O_net ), .I1(\u2046|O_net ), .O(\u2047|O_net ) );
    AND2 u2048 ( .I0(\u1532|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .O(\u2048|O_net ) );
    AND2 u2049 ( .I0(\u2041|O_net ), .I1(\u2048|O_net ), .O(\u2049|O_net ) );
    OR2 u2050 ( .I0(\u2047|O_net ), .I1(\u2049|O_net ), .O(\u2050|O_net ) );
    AND2 u2051 ( .I0(\u1511|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ), .O(\u2051|O_net ) );
    NAND2 u2053 ( .I0(\u_arm_u_soc|fp0_m_ahb_resp_net ), .I1(\u1533|O_net ), .O(
        \u2053|O_net ) );
    NAND2 u2054 ( .I0(\u2053|O_net ), .I1(\u1532|O_net ), .O(\u2054|O_net ) );
    NOR2 u2055 ( .I0(\u1550|O_net ), .I1(\u2054|O_net ), .O(\u2055|O_net ) );
    AND2 u2056 ( .I0(\u1503|OUT_net ), .I1(\u1533|O_net ), .O(\u2056|O_net ) );
    NAND2 u2057 ( .I0(\u2056|O_net ), .I1(\u1532|O_net ), .O(\u2057|O_net ) );
    CS_INV_PRIM u2058 ( .IN(\u2057|O_net ), .OUT(\u2058|OUT_net ) );
    OR2 u2059 ( .I0(\u2055|O_net ), .I1(\u2058|OUT_net ), .O(\u2059|O_net ) );
    NAND2 u2062 ( .I0(\u1562|OUT_net ), .I1(\u1571|O_net ), .O(\u2062|O_net ) );
    NAND2 u2063 ( .I0(\u2062|O_net ), .I1(\u1582|O_net ), .O(\u2063|O_net ) );
    OR2 u2065 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2065|O_net ) );
    NOR2 u2066 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(\u2065|O_net ), .O(
        \u2066|O_net ) );
    OR2 u2067 ( .I0(\u_colorgen_v_cnt__reg[6]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .O(\u2067|O_net ) );
    OR2 u2068 ( .I0(\u_colorgen_v_cnt__reg[4]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .O(\u2068|O_net ) );
    NOR2 u2069 ( .I0(\u2067|O_net ), .I1(\u2068|O_net ), .O(\u2069|O_net ) );
    NAND2 u2070 ( .I0(\u2066|O_net ), .I1(\u2069|O_net ), .O(\u2070|O_net ) );
    CS_INV_PRIM u2071 ( .IN(\u_colorgen_v_cnt__reg[8]|Q_net ), .OUT(
        \u2071|OUT_net ) );
    mx2a u2072 ( .D0(\u2070|O_net ), .D1(\u2071|OUT_net ), .S(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .Y(\u2072|Y_net ) );
    NOR2 u2073 ( .I0(\u2070|O_net ), .I1(\u2071|OUT_net ), .O(\u2073|O_net ) );
    OR2 u2074 ( .I0(\u2072|Y_net ), .I1(\u2073|O_net ), .O(\u2074|O_net ) );
    NOR2 u2075 ( .I0(\u_colorgen_h_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[3]|Q_net ), .O(\u2075|O_net ) );
    NAND2 u2076 ( .I0(\u_colorgen_h_cnt__reg[1]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[0]|Q_net ), .O(\u2076|O_net ) );
    NAND2 u2077 ( .I0(\u2075|O_net ), .I1(\u2076|O_net ), .O(\u2077|O_net ) );
    OR2 u2078 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2078|O_net ) );
    OR2 u2079 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .O(\u2079|O_net ) );
    OR2 u2080 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .O(\u2080|O_net ) );
    OR2 u2081_or2 ( .I0(\u2077|O_net ), .I1(\u2078|O_net ), .O(\u2081_or2|O_net ) );
    OR2 u2081_or2_21_ ( .I0(\u2079|O_net ), .I1(\u2080|O_net ), .O(
        \u2081_or2_21_|O_net ) );
    OR2 u2081_or2_22_ ( .I0(\u2081_or2|O_net ), .I1(\u2081_or2_21_|O_net ), .O(
        \u2081_or2_22_|O_net ) );
    CS_INV_PRIM u2083 ( .IN(\u_colorgen_h_cnt__reg[8]|Q_net ), .OUT(
        \u2083|OUT_net ) );
    OR2 u2084 ( .I0(\u2083|OUT_net ), .I1(\u_colorgen_h_cnt__reg[9]|Q_net ), .O(
        \u2084|O_net ) );
    OR2 u2085 ( .I0(\u2084|O_net ), .I1(\u2080|O_net ), .O(\u2085|O_net ) );
    NAND2 u2086 ( .I0(\u_colorgen_h_cnt__reg[3]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .O(\u2086|O_net ) );
    NAND2 u2087 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .O(\u2087|O_net ) );
    OR2 u2088 ( .I0(\u2086|O_net ), .I1(\u2087|O_net ), .O(\u2088|O_net ) );
    NOR2 u2090_nor2 ( .I0(\u2090_or2|O_net ), .I1(\u2090_or2_23_|O_net ), .O(
        \u2090_nor2|O_net ) );
    OR2 u2090_or2 ( .I0(\u2085|O_net ), .I1(\u2088|O_net ), .O(\u2090_or2|O_net ) );
    OR2 u2090_or2_23_ ( .I0(\u2529|OUT_net ), .I1(\u2076|O_net ), .O(
        \u2090_or2_23_|O_net ) );
    AND2 u2091 ( .I0(\u_colorgen_h_cnt__reg[10]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2091|O_net ) );
    NAND2 u2093 ( .I0(\u2091|O_net ), .I1(\u2080|O_net ), .O(\u2093|O_net ) );
    NAND2 u2094 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[10]|Q_net ), .O(\u2094|O_net ) );
    NAND2 u2095 ( .I0(\u2093|O_net ), .I1(\u2094|O_net ), .O(\u2095|O_net ) );
    OR2 u2096 ( .I0(\u2095|O_net ), .I1(\u_colorgen_h_cnt__reg[0]|Q_net ), .O(
        \u2096|O_net ) );
    CS_INV_PRIM u2097 ( .IN(\u2096|O_net ), .OUT(\u2097|OUT_net ) );
    CS_INV_PRIM u2098 ( .IN(\u_colorgen_h_cnt__reg[0]|Q_net ), .OUT(
        \u2098|OUT_net ) );
    OR2 u2099 ( .I0(\u2098|OUT_net ), .I1(\u_colorgen_h_cnt__reg[1]|Q_net ), .O(
        \u2099|O_net ) );
    OR2 u2100 ( .I0(\u2099|O_net ), .I1(\u2095|O_net ), .O(\u2100|O_net ) );
    CS_INV_PRIM u2101 ( .IN(\u_colorgen_h_cnt__reg[1]|Q_net ), .OUT(
        \u2101|OUT_net ) );
    OR2 u2102 ( .I0(\u2096|O_net ), .I1(\u2101|OUT_net ), .O(\u2102|O_net ) );
    NAND2 u2103 ( .I0(\u2100|O_net ), .I1(\u2102|O_net ), .O(\u2103|O_net ) );
    CS_INV_PRIM u2104 ( .IN(\u_colorgen_h_cnt__reg[2]|Q_net ), .OUT(
        \u2104|OUT_net ) );
    OR2 u2105 ( .I0(\u2104|OUT_net ), .I1(\u_colorgen_h_cnt__reg[1]|Q_net ), .O(
        \u2105|O_net ) );
    OR2 u2107 ( .I0(\u2076|O_net ), .I1(\u_colorgen_h_cnt__reg[2]|Q_net ), .O(
        \u2107|O_net ) );
    AND2 u2108 ( .I0(\u2105|O_net ), .I1(\u2107|O_net ), .O(\u2108|O_net ) );
    OR2 u2109 ( .I0(\u2095|O_net ), .I1(\u2108|O_net ), .O(\u2109|O_net ) );
    OR2 u2110 ( .I0(\u2096|O_net ), .I1(\u2104|OUT_net ), .O(\u2110|O_net ) );
    NAND2 u2111 ( .I0(\u2109|O_net ), .I1(\u2110|O_net ), .O(\u2111|O_net ) );
    CS_INV_PRIM u2112 ( .IN(\u2095|O_net ), .OUT(\u2112|OUT_net ) );
    OR2 u2113 ( .I0(\u2104|OUT_net ), .I1(\u_colorgen_h_cnt__reg[3]|Q_net ), .O(
        \u2113|O_net ) );
    OR2 u2114 ( .I0(\u2113|O_net ), .I1(\u2076|O_net ), .O(\u2114|O_net ) );
    NAND2 u2115 ( .I0(\u_colorgen_h_cnt__reg[1]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .O(\u2115|O_net ) );
    NAND2 u2116 ( .I0(\u_colorgen_h_cnt__reg[3]|Q_net ), .I1(\u2115|O_net ), .O(
        \u2116|O_net ) );
    NAND2 u2117 ( .I0(\u2114|O_net ), .I1(\u2116|O_net ), .O(\u2117|O_net ) );
    NAND2 u2118 ( .I0(\u2112|OUT_net ), .I1(\u2117|O_net ), .O(\u2118|O_net ) );
    CS_INV_PRIM u2119 ( .IN(\u_colorgen_h_cnt__reg[3]|Q_net ), .OUT(
        \u2119|OUT_net ) );
    OR2 u2120 ( .I0(\u2096|O_net ), .I1(\u2119|OUT_net ), .O(\u2120|O_net ) );
    NAND2 u2121 ( .I0(\u2118|O_net ), .I1(\u2120|O_net ), .O(\u2121|O_net ) );
    OR2 u2123 ( .I0(\u2076|O_net ), .I1(\u2086|O_net ), .O(\u2123|O_net ) );
    XOR2 u2124 ( .I0(\u2123|O_net ), .I1(\u_colorgen_h_cnt__reg[4]|Q_net ), .O(
        \u2124|O_net ) );
    NOR2 u2125 ( .I0(\u2095|O_net ), .I1(\u2124|O_net ), .O(\u2125|O_net ) );
    CS_INV_PRIM u2126 ( .IN(\u_colorgen_h_cnt__reg[5]|Q_net ), .OUT(
        \u2126|OUT_net ) );
    NOR2 u2127 ( .I0(\u2126|OUT_net ), .I1(\u2095|O_net ), .O(\u2127|O_net ) );
    NOR2 u2128 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(\u2095|O_net ), .O(
        \u2128|O_net ) );
    CS_INV_PRIM u2130 ( .IN(\u_colorgen_h_cnt__reg[4]|Q_net ), .OUT(
        \u2130|OUT_net ) );
    OR2 u2131 ( .I0(\u2076|O_net ), .I1(\u2130|OUT_net ), .O(\u2131|O_net ) );
    NOR2 u2132 ( .I0(\u2086|O_net ), .I1(\u2131|O_net ), .O(\u2132|O_net ) );
    CS_INV_PRIM u2134 ( .IN(\u_colorgen_h_cnt__reg[6]|Q_net ), .OUT(
        \u2134|OUT_net ) );
    NOR2 u2135 ( .I0(\u2134|OUT_net ), .I1(\u2095|O_net ), .O(\u2135|O_net ) );
    NOR2 u2136 ( .I0(\u_colorgen_h_cnt__reg[6]|Q_net ), .I1(\u2095|O_net ), .O(
        \u2136|O_net ) );
    NOR2 u2139 ( .I0(\u2087|O_net ), .I1(\u2123|O_net ), .O(\u2139|O_net ) );
    CS_INV_PRIM u2141 ( .IN(\u_colorgen_h_cnt__reg[7]|Q_net ), .OUT(
        \u2141|OUT_net ) );
    NOR2 u2142 ( .I0(\u2141|OUT_net ), .I1(\u2095|O_net ), .O(\u2142|O_net ) );
    NOR2 u2143 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(\u2095|O_net ), .O(
        \u2143|O_net ) );
    OR2 u2147 ( .I0(\u2076|O_net ), .I1(\u2134|OUT_net ), .O(\u2147|O_net ) );
    NOR2 u2148 ( .I0(\u2088|O_net ), .I1(\u2147|O_net ), .O(\u2148|O_net ) );
    NOR2 u2150 ( .I0(\u2083|OUT_net ), .I1(\u2095|O_net ), .O(\u2150|O_net ) );
    NOR2 u2151 ( .I0(\u_colorgen_h_cnt__reg[8]|Q_net ), .I1(\u2095|O_net ), .O(
        \u2151|O_net ) );
    NAND2 u2152 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .O(\u2152|O_net ) );
    NOR2 u2153 ( .I0(\u2087|O_net ), .I1(\u2152|O_net ), .O(\u2153|O_net ) );
    NOR2 u2155 ( .I0(\u2086|O_net ), .I1(\u2076|O_net ), .O(\u2155|O_net ) );
    AND2 u2156 ( .I0(\u2153|O_net ), .I1(\u2155|O_net ), .O(\u2156|O_net ) );
    CS_INV_PRIM u2158 ( .IN(\u_colorgen_h_cnt__reg[9]|Q_net ), .OUT(
        \u2158|OUT_net ) );
    NOR2 u2159 ( .I0(\u2158|OUT_net ), .I1(\u2095|O_net ), .O(\u2159|O_net ) );
    NOR2 u2160 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(\u2095|O_net ), .O(
        \u2160|O_net ) );
    NOR2 u2164_nor2 ( .I0(\u2164_or2|O_net ), .I1(\u2164_or2_24_|O_net ), .O(
        \u2164_nor2|O_net ) );
    OR2 u2164_or2 ( .I0(\u2088|O_net ), .I1(\u2152|O_net ), .O(\u2164_or2|O_net ) );
    OR2 u2164_or2_24_ ( .I0(\u2083|OUT_net ), .I1(\u2076|O_net ), .O(
        \u2164_or2_24_|O_net ) );
    NAND2 u2168 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2168|O_net ) );
    OR2 u2170_or2 ( .I0(\u2123|O_net ), .I1(\u2168|O_net ), .O(\u2170_or2|O_net ) );
    OR2 u2170_or2_25_ ( .I0(\u2152|O_net ), .I1(\u2087|O_net ), .O(
        \u2170_or2_25_|O_net ) );
    OR2 u2170_or2_26_ ( .I0(\u2170_or2|O_net ), .I1(\u2170_or2_25_|O_net ), .O(
        \u2170_or2_26_|O_net ) );
    OR2 u2171 ( .I0(\u2170_or2_26_|O_net ), .I1(\u2095|O_net ), .O(\u2171|O_net ) );
    OR2 u2172 ( .I0(\u2095|O_net ), .I1(\u2529|OUT_net ), .O(\u2172|O_net ) );
    NAND2 u2173 ( .I0(\u2171|O_net ), .I1(\u2172|O_net ), .O(\u2173|O_net ) );
    NAND2 u2174 ( .I0(\u_colorgen_v_cnt__reg[8]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .O(\u2174|O_net ) );
    NAND2 u2175 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2175|O_net ) );
    CS_INV_PRIM u2176 ( .IN(\u2175|O_net ), .OUT(\u2176|OUT_net ) );
    NOR2 u2177 ( .I0(\u2176|OUT_net ), .I1(\u2068|O_net ), .O(\u2177|O_net ) );
    CS_INV_PRIM u2178 ( .IN(\u_colorgen_v_cnt__reg[5]|Q_net ), .OUT(
        \u2178|OUT_net ) );
    NOR2 u2179 ( .I0(\u2177|O_net ), .I1(\u2178|OUT_net ), .O(\u2179|O_net ) );
    OR2 u2180 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .O(\u2180|O_net ) );
    NOR2 u2181 ( .I0(\u2179|O_net ), .I1(\u2180|O_net ), .O(\u2181|O_net ) );
    OR2 u2182 ( .I0(\u2174|O_net ), .I1(\u2181|O_net ), .O(\u2182|O_net ) );
    CS_INV_PRIM u2183 ( .IN(\u_colorgen_v_cnt__reg[0]|Q_net ), .OUT(
        \u2183|OUT_net ) );
    NAND2 u2184 ( .I0(\u2182|O_net ), .I1(\u2183|OUT_net ), .O(\u2184|O_net ) );
    CS_INV_PRIM u2185 ( .IN(\u2184|O_net ), .OUT(\u2185|OUT_net ) );
    CS_INV_PRIM u2186 ( .IN(\u_colorgen_v_cnt__reg[1]|Q_net ), .OUT(
        \u2186|OUT_net ) );
    AND2 u2187 ( .I0(\u2186|OUT_net ), .I1(\u_colorgen_v_cnt__reg[0]|Q_net ), 
        .O(\u2187|O_net ) );
    NAND2 u2188 ( .I0(\u2187|O_net ), .I1(\u2182|O_net ), .O(\u2188|O_net ) );
    OR2 u2189 ( .I0(\u2184|O_net ), .I1(\u2186|OUT_net ), .O(\u2189|O_net ) );
    NAND2 u2190 ( .I0(\u2188|O_net ), .I1(\u2189|O_net ), .O(\u2190|O_net ) );
    NAND2 u2191 ( .I0(\u_colorgen_v_cnt__reg[0]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2191|O_net ) );
    OR2 u2192 ( .I0(\u2191|O_net ), .I1(\u_colorgen_v_cnt__reg[2]|Q_net ), .O(
        \u2192|O_net ) );
    CS_INV_PRIM u2193 ( .IN(\u_colorgen_v_cnt__reg[2]|Q_net ), .OUT(
        \u2193|OUT_net ) );
    OR2 u2194 ( .I0(\u2193|OUT_net ), .I1(\u_colorgen_v_cnt__reg[1]|Q_net ), .O(
        \u2194|O_net ) );
    NAND2 u2195 ( .I0(\u2192|O_net ), .I1(\u2194|O_net ), .O(\u2195|O_net ) );
    NAND2 u2196 ( .I0(\u2195|O_net ), .I1(\u2182|O_net ), .O(\u2196|O_net ) );
    OR2 u2197 ( .I0(\u2184|O_net ), .I1(\u2193|OUT_net ), .O(\u2197|O_net ) );
    NAND2 u2198 ( .I0(\u2196|O_net ), .I1(\u2197|O_net ), .O(\u2198|O_net ) );
    OR2 u2199 ( .I0(\u2193|OUT_net ), .I1(\u_colorgen_v_cnt__reg[3]|Q_net ), .O(
        \u2199|O_net ) );
    OR2 u2200 ( .I0(\u2199|O_net ), .I1(\u2191|O_net ), .O(\u2200|O_net ) );
    NAND2 u2201 ( .I0(\u_colorgen_v_cnt__reg[3]|Q_net ), .I1(\u2175|O_net ), .O(
        \u2201|O_net ) );
    NAND2 u2202 ( .I0(\u2200|O_net ), .I1(\u2201|O_net ), .O(\u2202|O_net ) );
    NAND2 u2203 ( .I0(\u2202|O_net ), .I1(\u2182|O_net ), .O(\u2203|O_net ) );
    CS_INV_PRIM u2204 ( .IN(\u_colorgen_v_cnt__reg[3]|Q_net ), .OUT(
        \u2204|OUT_net ) );
    OR2 u2205 ( .I0(\u2184|O_net ), .I1(\u2204|OUT_net ), .O(\u2205|O_net ) );
    NAND2 u2206 ( .I0(\u2203|O_net ), .I1(\u2205|O_net ), .O(\u2206|O_net ) );
    NAND2 u2208 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .O(\u2208|O_net ) );
    OR2 u2209 ( .I0(\u2191|O_net ), .I1(\u2208|O_net ), .O(\u2209|O_net ) );
    XNOR2 u2210 ( .I0(\u2209|O_net ), .I1(\u_colorgen_v_cnt__reg[4]|Q_net ), .O(
        \u2210|O_net ) );
    AND2 u2211 ( .I0(\u2182|O_net ), .I1(\u2210|O_net ), .O(\u2211|O_net ) );
    CS_INV_PRIM u2212 ( .IN(\u_colorgen_v_cnt__reg[4]|Q_net ), .OUT(
        \u2212|OUT_net ) );
    OR2 u2213 ( .I0(\u2191|O_net ), .I1(\u2212|OUT_net ), .O(\u2213|O_net ) );
    OR2 u2214 ( .I0(\u2213|O_net ), .I1(\u2208|O_net ), .O(\u2214|O_net ) );
    XNOR2 u2215 ( .I0(\u2214|O_net ), .I1(\u_colorgen_v_cnt__reg[5]|Q_net ), .O(
        \u2215|O_net ) );
    AND2 u2216 ( .I0(\u2182|O_net ), .I1(\u2215|O_net ), .O(\u2216|O_net ) );
    NOR2 u2219 ( .I0(\u2208|O_net ), .I1(\u2191|O_net ), .O(\u2219|O_net ) );
    NAND2 u2220 ( .I0(\u_colorgen_v_cnt__reg[4]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .O(\u2220|O_net ) );
    CS_INV_PRIM u2221 ( .IN(\u2220|O_net ), .OUT(\u2221|OUT_net ) );
    NAND2 u2222 ( .I0(\u2219|O_net ), .I1(\u2221|OUT_net ), .O(\u2222|O_net ) );
    XNOR2 u2223 ( .I0(\u2222|O_net ), .I1(\u_colorgen_v_cnt__reg[6]|Q_net ), .O(
        \u2223|O_net ) );
    AND2 u2224 ( .I0(\u2182|O_net ), .I1(\u2223|O_net ), .O(\u2224|O_net ) );
    CS_INV_PRIM u2225 ( .IN(\u_colorgen_v_cnt__reg[6]|Q_net ), .OUT(
        \u2225|OUT_net ) );
    NOR2 u2226 ( .I0(\u2225|OUT_net ), .I1(\u2191|O_net ), .O(\u2226|O_net ) );
    NOR2 u2227 ( .I0(\u2220|O_net ), .I1(\u2208|O_net ), .O(\u2227|O_net ) );
    NAND2 u2228 ( .I0(\u2226|O_net ), .I1(\u2227|O_net ), .O(\u2228|O_net ) );
    XNOR2 u2229 ( .I0(\u2228|O_net ), .I1(\u_colorgen_v_cnt__reg[7]|Q_net ), .O(
        \u2229|O_net ) );
    AND2 u2230 ( .I0(\u2182|O_net ), .I1(\u2229|O_net ), .O(\u2230|O_net ) );
    NAND2 u2234 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .O(\u2234|O_net ) );
    NOR2 u2236 ( .I0(\u2234|O_net ), .I1(\u2220|O_net ), .O(\u2236|O_net ) );
    NAND2 u2237 ( .I0(\u2219|O_net ), .I1(\u2236|O_net ), .O(\u2237|O_net ) );
    XNOR2 u2238 ( .I0(\u2237|O_net ), .I1(\u_colorgen_v_cnt__reg[8]|Q_net ), .O(
        \u2238|O_net ) );
    AND2 u2239 ( .I0(\u2182|O_net ), .I1(\u2238|O_net ), .O(\u2239|O_net ) );
    OR2 u2240 ( .I0(\u2191|O_net ), .I1(\u2071|OUT_net ), .O(\u2240|O_net ) );
    OR2 u2241_or2 ( .I0(\u2240|O_net ), .I1(\u2234|O_net ), .O(\u2241_or2|O_net ) );
    OR2 u2241_or2_27_ ( .I0(\u2208|O_net ), .I1(\u2220|O_net ), .O(
        \u2241_or2_27_|O_net ) );
    OR2 u2241_or2_28_ ( .I0(\u2241_or2|O_net ), .I1(\u2241_or2_27_|O_net ), .O(
        \u2241_or2_28_|O_net ) );
    CS_INV_PRIM u2242 ( .IN(\u_colorgen_v_cnt__reg[9]|Q_net ), .OUT(
        \u2242|OUT_net ) );
    NAND2 u2243 ( .I0(\u2241_or2_28_|O_net ), .I1(\u2242|OUT_net ), .O(
        \u2243|O_net ) );
    AND2 u2244 ( .I0(\u2182|O_net ), .I1(\u2243|O_net ), .O(\u2244|O_net ) );
    CS_VCC_PRIM u2245 ( .OUT(\u2245|OUT_net ) );
    OR2 u2246 ( .I0(\u1234|OUT_net ), .I1(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .O(\u2246|O_net ) );
    NAND2 u2247 ( .I0(\u2246|O_net ), .I1(\u1242|OUT_net ), .O(\u2247|O_net ) );
    NOR2 u2248 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u2248|O_net ) );
    CS_INV_PRIM u2249 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), 
        .OUT(\u2249|OUT_net ) );
    NOR2 u2250 ( .I0(\u2248|O_net ), .I1(\u2249|OUT_net ), .O(\u2250|O_net ) );
    OR2 u2251 ( .I0(\u1473|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_resp_net ), .O(
        \u2251|O_net ) );
    NAND2 u2252 ( .I0(\u2251|O_net ), .I1(\u1532|O_net ), .O(\u2252|O_net ) );
    CS_INV_PRIM u2253 ( .IN(\u2053|O_net ), .OUT(\u2253|OUT_net ) );
    NOR2 u2254 ( .I0(\u1550|O_net ), .I1(\u2253|OUT_net ), .O(\u2254|O_net ) );
    OR2 u2255 ( .I0(\u2252|O_net ), .I1(\u2254|O_net ), .O(\u2255|O_net ) );
    NAND2 u2256 ( .I0(\u_pll_pll_u0|locked_net ), .I1(rstn_i_19_net), .O(
        \u2256|O_net ) );
    NAND2 u2258 ( .I0(\u1534|O_net ), .I1(\u1473|OUT_net ), .O(\u2258|O_net ) );
    OR2 u2259 ( .I0(\u2258|O_net ), .I1(\u1496|O_net ), .O(\u2259|O_net ) );
    NAND2 u2260 ( .I0(\u2259|O_net ), .I1(\u1532|O_net ), .O(\u2260|O_net ) );
    AND2 u2261_and2 ( .I0(\u1473|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .O(
        \u2261_and2|O_net ) );
    AND2 u2261_and2_29_ ( .I0(\u_arm_u_soc|fp0_m_ahb_ready_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(
        \u2261_and2_29_|O_net ) );
    AND2 u2261_and2_30_ ( .I0(\u2261_and2|O_net ), .I1(\u2261_and2_29_|O_net ), 
        .O(\u2261_and2_30_|O_net ) );
    NAND2 u2262 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .O(
        \u2262|O_net ) );
    NAND2 u2263 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .O(
        \u2263|O_net ) );
    NOR2 u2264 ( .I0(\u2262|O_net ), .I1(\u2263|O_net ), .O(\u2264|O_net ) );
    AND2 u2265 ( .I0(\u1534|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .O(\u2265|O_net ) );
    AND2 u2266 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .O(\u2266|O_net ) );
    AND2 u2267_and2 ( .I0(\u2261_and2_30_|O_net ), .I1(\u2264|O_net ), .O(
        \u2267_and2|O_net ) );
    AND2 u2267_and2_31_ ( .I0(\u2265|O_net ), .I1(\u2266|O_net ), .O(
        \u2267_and2_31_|O_net ) );
    NAND2 u2267_nand2 ( .I0(\u2267_and2|O_net ), .I1(\u2267_and2_31_|O_net ), 
        .O(\u2267_nand2|O_net ) );
    NAND2 u2268 ( .I0(\u2267_nand2|O_net ), .I1(\u1532|O_net ), .O(\u2268|O_net ) );
    NAND2 u2269 ( .I0(\u1506|O_net ), .I1(\u1511|OUT_net ), .O(\u2269|O_net ) );
    CS_INV_PRIM u2270 ( .IN(\u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .OUT(
        \u2270|OUT_net ) );
    OR2 u2271 ( .I0(\u2270|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ), .O(\u2271|O_net ) );
    NAND2 u2272 ( .I0(\u2271|O_net ), .I1(\u1236|OUT_net ), .O(\u2272|O_net ) );
    OR2 u2273 ( .I0(\u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), .O(
        \u2273|O_net ) );
    NOR2 u2275 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u2275|O_net ) );
    NOR2 u2276 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u2276|O_net ) );
    NAND2 u2277 ( .I0(\u2275|O_net ), .I1(\u2276|O_net ), .O(\u2277|O_net ) );
    NOR2 u2278 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u2278|O_net ) );
    NAND2 u2279 ( .I0(\u2278|O_net ), .I1(\u1714|OUT_net ), .O(\u2279|O_net ) );
    NOR2 u2280 ( .I0(\u2277|O_net ), .I1(\u2279|O_net ), .O(\u2280|O_net ) );
    OR2 u2281 ( .I0(\u1484|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u2281|O_net ) );
    NOR2 u2282 ( .I0(\u2280|O_net ), .I1(\u2281|O_net ), .O(\u2282|O_net ) );
    OR2 u2283 ( .I0(\u2054|O_net ), .I1(\u2282|O_net ), .O(\u2283|O_net ) );
    NOR2 u2284 ( .I0(\u1550|O_net ), .I1(\u2283|O_net ), .O(\u2284|O_net ) );
    NOR2 u2285 ( .I0(\u2058|OUT_net ), .I1(\u2284|O_net ), .O(\u2285|O_net ) );
    NAND2 u2287 ( .I0(\u1587|OUT_net ), .I1(\u1523|O_net ), .O(\u2287|O_net ) );
    NAND2 u2288 ( .I0(\u2287|O_net ), .I1(\u1511|OUT_net ), .O(\u2288|O_net ) );
    CS_INV_PRIM u2497 ( .IN(\rstn_final__reg|Q_net ), .OUT(\u2497|OUT_net ) );
    CS_INV_PRIM u2498 ( .IN(\u1386|O_net ), .OUT(\u2498|OUT_net ) );
    CS_INV_PRIM u2499 ( .IN(\u1388|O_net ), .OUT(\u2499|OUT_net ) );
    mx2a u2500 ( .D0(\u2499|OUT_net ), .D1(\u2498|OUT_net ), .S(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .Y(\u2500|Y_net ) );
    mx2a u2501 ( .D0(\u1409|O_net ), .D1(\u1411|O_net ), .S(\u1413|O_net ), .Y(
        \u2501|Y_net ) );
    mx2a u2502 ( .D0(\u1415|O_net ), .D1(\u1417|O_net ), .S(\u1420|O_net ), .Y(
        \u2502|Y_net ) );
    mx2a u2503 ( .D0(\u1422|O_net ), .D1(\u1424|O_net ), .S(\u1428|O_net ), .Y(
        \u2503|Y_net ) );
    mx2a u2504 ( .D0(\u1430|O_net ), .D1(\u1432|O_net ), .S(\u1436|O_net ), .Y(
        \u2504|Y_net ) );
    mx2a u2505 ( .D0(\u1438|O_net ), .D1(\u1440|O_net ), .S(\u1446|O_net ), .Y(
        \u2505|Y_net ) );
    mx2a u2506 ( .D0(\u1448|O_net ), .D1(\u1450|O_net ), .S(
        \u1454_and2_8_|O_net ), .Y(\u2506|Y_net ) );
    mx2a u2507 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2507|Y_net ) );
    mx2a u2508 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2508|Y_net ) );
    mx2a u2509 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2509|Y_net ) );
    mx2a u2510 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2510|Y_net ) );
    mx2a u2511 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2511|Y_net ) );
    mx2a u2512 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2512|Y_net ) );
    mx2a u2513 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2513|Y_net ) );
    mx2a u2514 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2514|Y_net ) );
    mx2a u2515 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2515|Y_net ) );
    mx2a u2516 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2516|Y_net ) );
    mx2a u2517 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2517|Y_net ) );
    mx2a u2518 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2518|Y_net ) );
    mx2a u2519 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2519|Y_net ) );
    mx2a u2520 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2520|Y_net ) );
    mx2a u2521 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2521|Y_net ) );
    mx2a u2522 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2522|Y_net ) );
    XOR2 u2523 ( .I0(\u_colorgen_h_cnt__reg[10]|Q_net ), .I1(
        \u2081_or2_22_|O_net ), .O(\u2523|O_net ) );
    mx2a u2524 ( .D0(\u2127|O_net ), .D1(\u2128|O_net ), .S(\u2132|O_net ), .Y(
        \u2524|Y_net ) );
    mx2a u2525 ( .D0(\u2135|O_net ), .D1(\u2136|O_net ), .S(\u2139|O_net ), .Y(
        \u2525|Y_net ) );
    mx2a u2526 ( .D0(\u2142|O_net ), .D1(\u2143|O_net ), .S(\u2148|O_net ), .Y(
        \u2526|Y_net ) );
    mx2a u2527 ( .D0(\u2150|O_net ), .D1(\u2151|O_net ), .S(\u2156|O_net ), .Y(
        \u2527|Y_net ) );
    mx2a u2528 ( .D0(\u2159|O_net ), .D1(\u2160|O_net ), .S(\u2164_nor2|O_net ), 
        .Y(\u2528|Y_net ) );
    CS_INV_PRIM u2529 ( .IN(\u_colorgen_h_cnt__reg[10]|Q_net ), .OUT(
        \u2529|OUT_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[0]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2097|OUT_net ), .Q(
        \u_colorgen_h_cnt__reg[0]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[10]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2173|O_net ), .Q(
        \u_colorgen_h_cnt__reg[10]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[1]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2103|O_net ), .Q(
        \u_colorgen_h_cnt__reg[1]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[2]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2111|O_net ), .Q(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[3]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2121|O_net ), .Q(
        \u_colorgen_h_cnt__reg[3]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[4]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2125|O_net ), .Q(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[5]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2524|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[5]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[6]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2525|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[7]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2526|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[7]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[8]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2527|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[9]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2528|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[9]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_colorgen_h_valid__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2523|O_net ), .Q(
        \u_colorgen_h_valid__reg|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[0]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2185|OUT_net ), .Q(
        \u_colorgen_v_cnt__reg[0]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[1]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2190|O_net ), .Q(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[2]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2198|O_net ), .Q(
        \u_colorgen_v_cnt__reg[2]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[3]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2206|O_net ), .Q(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[4]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2211|O_net ), .Q(
        \u_colorgen_v_cnt__reg[4]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[5]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2216|O_net ), .Q(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[6]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2224|O_net ), .Q(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[7]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2230|O_net ), .Q(
        \u_colorgen_v_cnt__reg[7]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[8]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2239|O_net ), .Q(
        \u_colorgen_v_cnt__reg[8]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[9]  ( .CE(\u2090_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2244|O_net ), .Q(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_colorgen_v_valid__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2074|O_net ), .Q(
        \u_colorgen_v_valid__reg|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[0]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1311|OUT_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[10]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1375|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[1]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1312|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .RST(\GND_0_inst|Y_net ), 
        .SET(\u2497|OUT_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[2]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1319|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[3]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1328|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[4]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1331|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[5]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1337|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[6]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1342|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[7]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1350|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[8]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1355|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[9]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1371|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_ahm_rdata_push_wr0__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1282|O_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_ahm_rdata_push_wr1__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1284|O_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[16]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[17]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[18]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[19]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[20]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[21]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[22]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[23]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[24]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[25]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[26]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[27]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[28]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[29]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[30]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[31]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_chg__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1237|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_chg__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[0]  ( .CE(\u2272|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1291|OUT_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[1]  ( .CE(\u2272|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1296|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[2]  ( .CE(\u2272|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1304|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[3]  ( .CE(\u2272|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1310|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_buffer_rd_sel__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .D1(\u1286|OUT_net ), .S(
        \u1289|O_net ), .Y(\u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_buffer_wr_sel__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .D1(\u1244|OUT_net ), .S(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .Y(
        \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1231|O_net ), .Q(
        \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1231|O_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_de_i_start_pulse__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1239|O_net ), .Q(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_de_o__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_de_o__reg|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_display_before_bmp__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .RST(\GND_0_inst|Y_net ), 
        .SET(\u2497|OUT_net ) );
    mx2a u_sdram_to_RGB_display_before_bmp__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .D1(
        \u_arm_u_soc|gpio_0_out_o[0]_net ), .S(\u1235|O_net ), .Y(
        \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_display_period_align__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2247|O_net ), 
        .Q(\u_sdram_to_RGB_display_period_align__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[16]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1376|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[17]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1377|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[18]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1378|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[19]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1379|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[20]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1380|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[20]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[21]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1381|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[21]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[22]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1382|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[22]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[23]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1383|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[23]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[24]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1384|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[24]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[25]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1385|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[25]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[26]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[26]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[27]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[27]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[28]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[28]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[29]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2245|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[29]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[30]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(display_sel_18_net), .Q(
        \u_sdram_to_RGB_dma_addr__reg[30]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[31]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[31]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1232|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_dma_start_xfer__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ), .Q(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_dma_start_xfer_prev__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1243|O_net ), 
        .Q(\u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2498|OUT_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2500|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1399|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1408|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2501|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2502|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2503|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2504|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2505|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2506|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[0]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1245|OUT_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[1]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1246|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[2]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1248|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[3]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1252|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[4]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1255|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[5]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1260|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[6]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1266|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[7]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1272|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[8]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1279|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2507|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2517|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2518|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2519|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2520|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2521|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2522|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2508|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2509|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2510|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2511|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2512|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2513|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2514|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2515|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2516|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_other_1_beat_start_pulse__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1240|O_net ), 
        .Q(\u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_other_1_beat_valid__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .D1(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .S(\u2273|O_net ), .Y(
        \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_I493_u14 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_I493_u15 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u16 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ) );
    XNOR2 u_sdram_to_RGB_u_ahb_master_I493_u17 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .I1(
        \u1583|OUT_net ), .O(\u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ) );
    NAND2 u_sdram_to_RGB_u_ahb_master_I493_u18 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u19 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_I493_u20 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_I493_u21 ( .D0(
        \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ), .S(\u1562|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ) );
    XNOR2 u_sdram_to_RGB_u_ahb_master_I493_u22 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .I1(
        \u1572|OUT_net ), .O(\u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ) );
    NAND2 u_sdram_to_RGB_u_ahb_master_I493_u23 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u24 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1671|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1675|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1682|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1692|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1698|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1706|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1712|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1722|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1529|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1541|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1550|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1589|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[0]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[10]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[11]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[12]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[13]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[14]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[15]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[16]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[17]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[18]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[19]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[1]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[20]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[21]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[22]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[23]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[24]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[25]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[26]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[27]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[28]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[29]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[2]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[30]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[31]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[3]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[4]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[5]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[6]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[7]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[8]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]  ( .CE(
        \u1589|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[9]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1592|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1525|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1585|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2250|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1792|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1901|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1914|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1931|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1947|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1957|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1968|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1979|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1992|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2004|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2020|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1794|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2033|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2050|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1797|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1809|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1820|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1832|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1846|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1859|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1874|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]  ( .CE(
        \u2268|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1886|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1724|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1726|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1729|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1740|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1751|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1763|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1777|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]  ( .CE(
        \u2260|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1790|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ), .D1(
        \u1562|OUT_net ), .S(\u1586|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ), .D1(\u2063|O_net ), 
        .S(\u1586|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ), .D1(
        \u1572|OUT_net ), .S(\u1586|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ), .D1(\u2059|O_net ), 
        .S(\u2285|O_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ), .D1(\u2255|O_net ), 
        .S(\u2285|O_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_hwrite_o__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2051|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1646|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1647|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1648|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1649|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1650|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1651|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1652|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1653|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1654|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1655|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1656|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1657|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1658|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1659|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1660|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1661|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1662|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1663|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1664|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1665|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1638|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1666|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1667|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1639|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1640|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1641|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1642|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1643|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1644|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]  ( .CE(
        \u2269|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1645|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_mx_done_r__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u1587|OUT_net ), .Q(\u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ), 
        .RST(\u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2 ( .I0(\u1561|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_32_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_33_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_32_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_33_ ( .A(\u1561|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_33_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_32_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2 ( .I0(\u1561|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_34_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_35_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_34_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_35_ ( .A(\u1561|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_35_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_34_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2 ( .I0(\u1571|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_36_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_37_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_36_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_37_ ( .A(\u1571|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_37_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_36_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2 ( .I0(\u1582|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_38_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_39_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_38_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_39_ ( .A(\u1582|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_39_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_38_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2 ( .I0(\u2245|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_40_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_41_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_40_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_41_ ( .A(\u2245|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_41_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_40_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2 ( .I0(\u2245|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_42_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_43_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_42_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_43_ ( .A(\u2245|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_43_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_42_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2 ( .I0(\u2245|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_44_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_45_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_44_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_45_ ( .A(\u2245|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_45_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_44_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2 ( .I0(\u2245|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_46_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_47_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_46_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_47_ ( .A(\u2245|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_47_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_46_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1599|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1604|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1610|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1615|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1621|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1626|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1632|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]  ( .CE(
        \u2288|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1637|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .RST(
        \u2497|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_v_valid_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u_colorgen_v_valid__reg|Q_net ), 
        .Q(\u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .RST(\u2497|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_v_valid_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ), .RST(\u2497|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
endmodule

module demo_sd_to_lcd_ipc_adder_8(CA, CI, CO, DX, SUM);
  input [7:0] CA;
  input CI;
  output CO;
  input [7:0] DX;
  output [7:0] SUM;

    wire \MUXCO_0|COUT_net ;
    wire \MUXCO_1|COUT_net ;
    wire \MUXCO_2|COUT_net ;
    wire \MUXCO_3|COUT_net ;
    wire \MUXCO_4|COUT_net ;
    wire \MUXCO_5|COUT_net ;
    wire \MUXCO_6|COUT_net ;

    CS_MUXCO_PRIM MUXCO_0 ( .AIN(CA[0]), .CIN(CI), .COUT(\MUXCO_0|COUT_net ), 
        .CSEL(DX[0]) );
    CS_MUXCO_PRIM MUXCO_1 ( .AIN(CA[1]), .CIN(\MUXCO_0|COUT_net ), .COUT(
        \MUXCO_1|COUT_net ), .CSEL(DX[1]) );
    CS_MUXCO_PRIM MUXCO_2 ( .AIN(CA[2]), .CIN(\MUXCO_1|COUT_net ), .COUT(
        \MUXCO_2|COUT_net ), .CSEL(DX[2]) );
    CS_MUXCO_PRIM MUXCO_3 ( .AIN(CA[3]), .CIN(\MUXCO_2|COUT_net ), .COUT(
        \MUXCO_3|COUT_net ), .CSEL(DX[3]) );
    CS_MUXCO_PRIM MUXCO_4 ( .AIN(CA[4]), .CIN(\MUXCO_3|COUT_net ), .COUT(
        \MUXCO_4|COUT_net ), .CSEL(DX[4]) );
    CS_MUXCO_PRIM MUXCO_5 ( .AIN(CA[5]), .CIN(\MUXCO_4|COUT_net ), .COUT(
        \MUXCO_5|COUT_net ), .CSEL(DX[5]) );
    CS_MUXCO_PRIM MUXCO_6 ( .AIN(CA[6]), .CIN(\MUXCO_5|COUT_net ), .COUT(
        \MUXCO_6|COUT_net ), .CSEL(DX[6]) );
    CS_MUXCO_PRIM MUXCO_7 ( .AIN(CA[7]), .CIN(\MUXCO_6|COUT_net ), .COUT(CO), 
        .CSEL(DX[7]) );
    CS_XORCI_PRIM XORCI_0 ( .CIN(CI), .DIN(DX[0]), .SUM(SUM[0]) );
    CS_XORCI_PRIM XORCI_1 ( .CIN(\MUXCO_0|COUT_net ), .DIN(DX[1]), .SUM(SUM[1]) );
    CS_XORCI_PRIM XORCI_2 ( .CIN(\MUXCO_1|COUT_net ), .DIN(DX[2]), .SUM(SUM[2]) );
    CS_XORCI_PRIM XORCI_3 ( .CIN(\MUXCO_2|COUT_net ), .DIN(DX[3]), .SUM(SUM[3]) );
    CS_XORCI_PRIM XORCI_4 ( .CIN(\MUXCO_3|COUT_net ), .DIN(DX[4]), .SUM(SUM[4]) );
    CS_XORCI_PRIM XORCI_5 ( .CIN(\MUXCO_4|COUT_net ), .DIN(DX[5]), .SUM(SUM[5]) );
    CS_XORCI_PRIM XORCI_6 ( .CIN(\MUXCO_5|COUT_net ), .DIN(DX[6]), .SUM(SUM[6]) );
    CS_XORCI_PRIM XORCI_7 ( .CIN(\MUXCO_6|COUT_net ), .DIN(DX[7]), .SUM(SUM[7]) );
endmodule
