{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545231063430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545231063441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 22:51:02 2018 " "Processing started: Wed Dec 19 22:51:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545231063441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231063441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bottom_pwm_test -c bottom_pwm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bottom_pwm_test -c bottom_pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231063442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545231064274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545231064274 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "key_debounce.v(6) " "Verilog HDL syntax warning at key_debounce.v(6): extra block comment delimiter characters /* within block comment" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1545231073504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545231073506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231073506 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "pwm.v(6) " "Verilog HDL syntax warning at pwm.v(6): extra block comment delimiter characters /* within block comment" {  } { { "src/pwm.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/pwm.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1545231073511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "src/pwm.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/pwm.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545231073513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231073513 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "bottom_pwm_test.v(6) " "Verilog HDL syntax warning at bottom_pwm_test.v(6): extra block comment delimiter characters /* within block comment" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1545231073518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER bottom_pwm_test.v(14) " "Verilog HDL Declaration information at bottom_pwm_test.v(14): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545231073518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bottom_pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bottom_pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottom_pwm_test " "Found entity 1: bottom_pwm_test" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545231073519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231073519 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "bottom_pwm_test_tb.v(6) " "Verilog HDL syntax warning at bottom_pwm_test_tb.v(6): extra block comment delimiter characters /* within block comment" {  } { { "sim/bottom_pwm_test_tb.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/sim/bottom_pwm_test_tb.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1545231073524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/bottom_pwm_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/bottom_pwm_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test_tb " "Found entity 1: buzzer_pwm_test_tb" {  } { { "sim/bottom_pwm_test_tb.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/sim/bottom_pwm_test_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545231073526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231073526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key1 bottom_pwm_test.v(71) " "Verilog HDL Implicit Net warning at bottom_pwm_test.v(71): created implicit net for \"key1\"" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545231073526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bottom_pwm_test " "Elaborating entity \"bottom_pwm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545231073570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce_m0 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce_m0\"" {  } { { "src/bottom_pwm_test.v" "key_debounce_m0" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545231073573 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_reg key_debounce.v(39) " "Verilog HDL Always Construct warning at key_debounce.v(39): variable \"q_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545231073574 "|bottom_pwm_test|key_debounce:key_debounce_m0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_reg key_debounce.v(41) " "Verilog HDL Always Construct warning at key_debounce.v(41): variable \"q_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545231073575 "|bottom_pwm_test|key_debounce:key_debounce_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_m0 " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_m0\"" {  } { { "src/bottom_pwm_test.v" "pwm_m0" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545231073576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duty_r pwm.v(24) " "Verilog HDL or VHDL warning at pwm.v(24): object \"duty_r\" assigned a value but never read" {  } { { "src/pwm.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/pwm.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545231073578 "|bottom_pwm_test|pwm:ax_pwm_m0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 38 -1 0 } } { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 16 -1 0 } } { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/key_debounce.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545231074013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545231074014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545231074121 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545231074511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/cyclone_projects/7.bottom_pwm_test/output_files/bottom_pwm_test.map.smsg " "Generated suppressed messages file E:/FPGA/cyclone_projects/7.bottom_pwm_test/output_files/bottom_pwm_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231074538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545231074622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545231074622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "src/bottom_pwm_test.v" "" { Text "E:/FPGA/cyclone_projects/7.bottom_pwm_test/src/bottom_pwm_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545231074667 "|bottom_pwm_test|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545231074667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545231074667 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545231074667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545231074667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545231074667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545231074683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 22:51:14 2018 " "Processing ended: Wed Dec 19 22:51:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545231074683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545231074683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545231074683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545231074683 ""}
