
State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next
Name m_next.010000000 m_next.000010000 m_next.000001000 m_next.000000001 
m_next.000000001 0 0 0 0 
m_next.000001000 0 0 1 1 
m_next.000010000 0 1 0 1 
m_next.010000000 1 0 0 1 

State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state
Name m_state.100000000 m_state.010000000 m_state.001000000 m_state.000100000 m_state.000010000 m_state.000001000 m_state.000000100 m_state.000000010 m_state.000000001 
m_state.000000001 0 0 0 0 0 0 0 0 0 
m_state.000000010 0 0 0 0 0 0 0 1 1 
m_state.000000100 0 0 0 0 0 0 1 0 1 
m_state.000001000 0 0 0 0 0 1 0 0 1 
m_state.000010000 0 0 0 0 1 0 0 0 1 
m_state.000100000 0 0 0 1 0 0 0 0 1 
m_state.001000000 0 0 1 0 0 0 0 0 1 
m_state.010000000 0 1 0 0 0 0 0 0 1 
m_state.100000000 1 0 0 0 0 0 0 0 1 

State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next
Name i_next.111 i_next.101 i_next.010 i_next.000 
i_next.000 0 0 0 0 
i_next.010 0 0 1 1 
i_next.101 0 1 0 1 
i_next.111 1 0 0 1 

State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state
Name i_state.111 i_state.101 i_state.011 i_state.010 i_state.001 i_state.000 
i_state.000 0 0 0 0 0 0 
i_state.001 0 0 0 0 1 1 
i_state.010 0 0 0 1 0 1 
i_state.011 0 0 1 0 0 1 
i_state.101 0 1 0 0 0 1 
i_state.111 1 0 0 0 0 1 

State Machine - |sdram_test|process:process_u0|avalon_state
Name avalon_state.AVALON_ST_RD_DATA avalon_state.AVALON_ST_RD_WAIT avalon_state.AVALON_ST_RD_START avalon_state.AVALON_ST_WR_DATA avalon_state.AVALON_ST_WR_WAIT avalon_state.AVALON_ST_IDLE 
avalon_state.AVALON_ST_IDLE 0 0 0 0 0 0 
avalon_state.AVALON_ST_WR_WAIT 0 0 0 0 1 1 
avalon_state.AVALON_ST_WR_DATA 0 0 0 1 0 1 
avalon_state.AVALON_ST_RD_START 0 0 1 0 0 1 
avalon_state.AVALON_ST_RD_WAIT 0 1 0 0 0 1 
avalon_state.AVALON_ST_RD_DATA 1 0 0 0 0 1 

State Machine - |sdram_test|process:process_u0|tx_state
Name tx_state.TX_ST_SEND_2 tx_state.TX_ST_SEND_1 tx_state.TX_ST_IDLE 
tx_state.TX_ST_IDLE 0 0 0 
tx_state.TX_ST_SEND_1 0 1 1 
tx_state.TX_ST_SEND_2 1 0 1 

State Machine - |sdram_test|process:process_u0|rx_state
Name rx_state.RX_ST_WR_FIFO rx_state.RX_ST_RECEIVE_1 rx_state.RX_ST_IDLE 
rx_state.RX_ST_IDLE 0 0 0 
rx_state.RX_ST_RECEIVE_1 0 1 1 
rx_state.RX_ST_WR_FIFO 1 0 1 

State Machine - |sdram_test|process:process_u0|uart_rx:uart_rx_u0|state
Name state.ST_WAIT_FOR_PARITY state.ST_WAIT_FOR_STOP state.ST_WAIT_FOR_BIT state.ST_START_PREPARE state.ST_IDLE 
state.ST_IDLE 0 0 0 0 0 
state.ST_START_PREPARE 0 0 0 1 1 
state.ST_WAIT_FOR_BIT 0 0 1 0 1 
state.ST_WAIT_FOR_STOP 0 1 0 0 1 
state.ST_WAIT_FOR_PARITY 1 0 0 0 1 

State Machine - |sdram_test|process:process_u0|uart_tx:uart_tx_u0|state
Name state.ST_SEND_STOP state.ST_SEND_PARITY state.ST_SEND_BIT state.ST_SEND_START state.ST_IDLE 
state.ST_IDLE 0 0 0 0 0 
state.ST_SEND_START 0 0 0 1 1 
state.ST_SEND_BIT 0 0 1 0 1 
state.ST_SEND_PARITY 0 1 0 0 1 
state.ST_SEND_STOP 1 0 0 0 1 
