DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
)
version "27.1"
appVersion "2019.4 (Build 4)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 285,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (SignedColHdr
tm "SignedColHdrMgr"
)
*12 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*13 (InitColHdr
tm "InitColHdrMgr"
)
*14 (EolColHdr
tm "EolColHdrMgr"
)
*15 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clkA"
t "wire"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 1476,0
)
*16 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clkB"
t "wire"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 1478,0
)
*17 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clkC"
t "wire"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 1480,0
)
*18 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_80A"
t "wire"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 1482,0
)
*19 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_80B"
t "wire"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 1484,0
)
*20 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_80C"
t "wire"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 1486,0
)
*21 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "endwait_allA"
t "wire"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 1488,0
)
*22 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "endwait_allB"
t "wire"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 1490,0
)
*23 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "endwait_allC"
t "wire"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 1492,0
)
*24 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_cA"
t "wire"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 1494,0
)
*25 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_cB"
t "wire"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 1496,0
)
*26 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_cC"
t "wire"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 1498,0
)
*27 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_mA"
t "wire"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 1500,0
)
*28 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_mB"
t "wire"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 1502,0
)
*29 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "miso_mC"
t "wire"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 1504,0
)
*30 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "n_busesA"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 1506,0
)
*31 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "n_busesB"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 1508,0
)
*32 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "n_busesC"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 1510,0
)
*33 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubA"
t "wire"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 1512,0
)
*34 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubB"
t "wire"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 1514,0
)
*35 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubC"
t "wire"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 1516,0
)
*36 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rstA"
t "wire"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 1518,0
)
*37 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rstB"
t "wire"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 1520,0
)
*38 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rstC"
t "wire"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 1522,0
)
*39 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx0A"
t "wire"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 1524,0
)
*40 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx0B"
t "wire"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 1526,0
)
*41 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx0C"
t "wire"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 1528,0
)
*42 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx1A"
t "wire"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 1530,0
)
*43 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx1B"
t "wire"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 1532,0
)
*44 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx1C"
t "wire"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 1534,0
)
*45 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx10A"
t "wire"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 1536,0
)
*46 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx10B"
t "wire"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 1538,0
)
*47 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx10C"
t "wire"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 1540,0
)
*48 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx11A"
t "wire"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 1542,0
)
*49 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx11B"
t "wire"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 1544,0
)
*50 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx11C"
t "wire"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 1546,0
)
*51 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx12A"
t "wire"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 1548,0
)
*52 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx12B"
t "wire"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
uid 1550,0
)
*53 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx12C"
t "wire"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 1552,0
)
*54 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx13A"
t "wire"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 1554,0
)
*55 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx13B"
t "wire"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 1556,0
)
*56 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx13C"
t "wire"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 1558,0
)
*57 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx14A"
t "wire"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
uid 1560,0
)
*58 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx14B"
t "wire"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
uid 1562,0
)
*59 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx14C"
t "wire"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
uid 1564,0
)
*60 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx15A"
t "wire"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
uid 1566,0
)
*61 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx15B"
t "wire"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
uid 1568,0
)
*62 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx15C"
t "wire"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
uid 1570,0
)
*63 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx16A"
t "wire"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
uid 1572,0
)
*64 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx16B"
t "wire"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
uid 1574,0
)
*65 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx16C"
t "wire"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
uid 1576,0
)
*66 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx17A"
t "wire"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
uid 1578,0
)
*67 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx17B"
t "wire"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
uid 1580,0
)
*68 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx17C"
t "wire"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 1582,0
)
*69 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx18A"
t "wire"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
uid 1584,0
)
*70 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx18B"
t "wire"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
uid 1586,0
)
*71 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx18C"
t "wire"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
uid 1588,0
)
*72 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx19A"
t "wire"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
uid 1590,0
)
*73 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx19B"
t "wire"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
uid 1592,0
)
*74 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx19C"
t "wire"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
uid 1594,0
)
*75 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx2A"
t "wire"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
uid 1596,0
)
*76 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx2B"
t "wire"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
uid 1598,0
)
*77 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx2C"
t "wire"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
uid 1600,0
)
*78 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx20A"
t "wire"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
uid 1602,0
)
*79 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx20B"
t "wire"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
uid 1604,0
)
*80 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx20C"
t "wire"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 1606,0
)
*81 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx21A"
t "wire"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
uid 1608,0
)
*82 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx21B"
t "wire"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 1610,0
)
*83 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx21C"
t "wire"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
uid 1612,0
)
*84 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx22A"
t "wire"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
uid 1614,0
)
*85 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx22B"
t "wire"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
uid 1616,0
)
*86 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx22C"
t "wire"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
uid 1618,0
)
*87 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx23A"
t "wire"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
uid 1620,0
)
*88 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx23B"
t "wire"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
uid 1622,0
)
*89 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx23C"
t "wire"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
uid 1624,0
)
*90 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx24A"
t "wire"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
uid 1626,0
)
*91 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx24B"
t "wire"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
uid 1628,0
)
*92 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx24C"
t "wire"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
uid 1630,0
)
*93 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx25A"
t "wire"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
uid 1632,0
)
*94 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx25B"
t "wire"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
uid 1634,0
)
*95 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx25C"
t "wire"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
uid 1636,0
)
*96 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx26A"
t "wire"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
uid 1638,0
)
*97 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx26B"
t "wire"
preAdd 0
posAdd 0
o 83
suid 83,0
)
)
uid 1640,0
)
*98 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx26C"
t "wire"
preAdd 0
posAdd 0
o 84
suid 84,0
)
)
uid 1642,0
)
*99 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx27A"
t "wire"
preAdd 0
posAdd 0
o 85
suid 85,0
)
)
uid 1644,0
)
*100 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx27B"
t "wire"
preAdd 0
posAdd 0
o 86
suid 86,0
)
)
uid 1646,0
)
*101 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx27C"
t "wire"
preAdd 0
posAdd 0
o 87
suid 87,0
)
)
uid 1648,0
)
*102 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx28A"
t "wire"
preAdd 0
posAdd 0
o 88
suid 88,0
)
)
uid 1650,0
)
*103 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx28B"
t "wire"
preAdd 0
posAdd 0
o 89
suid 89,0
)
)
uid 1652,0
)
*104 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx28C"
t "wire"
preAdd 0
posAdd 0
o 90
suid 90,0
)
)
uid 1654,0
)
*105 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx29A"
t "wire"
preAdd 0
posAdd 0
o 91
suid 91,0
)
)
uid 1656,0
)
*106 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx29B"
t "wire"
preAdd 0
posAdd 0
o 92
suid 92,0
)
)
uid 1658,0
)
*107 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx29C"
t "wire"
preAdd 0
posAdd 0
o 93
suid 93,0
)
)
uid 1660,0
)
*108 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx3A"
t "wire"
preAdd 0
posAdd 0
o 94
suid 94,0
)
)
uid 1662,0
)
*109 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx3B"
t "wire"
preAdd 0
posAdd 0
o 95
suid 95,0
)
)
uid 1664,0
)
*110 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx3C"
t "wire"
preAdd 0
posAdd 0
o 96
suid 96,0
)
)
uid 1666,0
)
*111 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx30A"
t "wire"
preAdd 0
posAdd 0
o 97
suid 97,0
)
)
uid 1668,0
)
*112 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx30B"
t "wire"
preAdd 0
posAdd 0
o 98
suid 98,0
)
)
uid 1670,0
)
*113 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx30C"
t "wire"
preAdd 0
posAdd 0
o 99
suid 99,0
)
)
uid 1672,0
)
*114 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx31A"
t "wire"
preAdd 0
posAdd 0
o 100
suid 100,0
)
)
uid 1674,0
)
*115 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx31B"
t "wire"
preAdd 0
posAdd 0
o 101
suid 101,0
)
)
uid 1676,0
)
*116 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx31C"
t "wire"
preAdd 0
posAdd 0
o 102
suid 102,0
)
)
uid 1678,0
)
*117 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx4A"
t "wire"
preAdd 0
posAdd 0
o 103
suid 103,0
)
)
uid 1680,0
)
*118 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx4B"
t "wire"
preAdd 0
posAdd 0
o 104
suid 104,0
)
)
uid 1682,0
)
*119 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx4C"
t "wire"
preAdd 0
posAdd 0
o 105
suid 105,0
)
)
uid 1684,0
)
*120 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx5A"
t "wire"
preAdd 0
posAdd 0
o 106
suid 106,0
)
)
uid 1686,0
)
*121 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx5B"
t "wire"
preAdd 0
posAdd 0
o 107
suid 107,0
)
)
uid 1688,0
)
*122 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx5C"
t "wire"
preAdd 0
posAdd 0
o 108
suid 108,0
)
)
uid 1690,0
)
*123 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx6A"
t "wire"
preAdd 0
posAdd 0
o 109
suid 109,0
)
)
uid 1692,0
)
*124 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx6B"
t "wire"
preAdd 0
posAdd 0
o 110
suid 110,0
)
)
uid 1694,0
)
*125 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx6C"
t "wire"
preAdd 0
posAdd 0
o 111
suid 111,0
)
)
uid 1696,0
)
*126 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx7A"
t "wire"
preAdd 0
posAdd 0
o 112
suid 112,0
)
)
uid 1698,0
)
*127 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx7B"
t "wire"
preAdd 0
posAdd 0
o 113
suid 113,0
)
)
uid 1700,0
)
*128 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx7C"
t "wire"
preAdd 0
posAdd 0
o 114
suid 114,0
)
)
uid 1702,0
)
*129 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx8A"
t "wire"
preAdd 0
posAdd 0
o 115
suid 115,0
)
)
uid 1704,0
)
*130 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx8B"
t "wire"
preAdd 0
posAdd 0
o 116
suid 116,0
)
)
uid 1706,0
)
*131 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx8C"
t "wire"
preAdd 0
posAdd 0
o 117
suid 117,0
)
)
uid 1708,0
)
*132 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx9A"
t "wire"
preAdd 0
posAdd 0
o 118
suid 118,0
)
)
uid 1710,0
)
*133 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx9B"
t "wire"
preAdd 0
posAdd 0
o 119
suid 119,0
)
)
uid 1712,0
)
*134 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx9C"
t "wire"
preAdd 0
posAdd 0
o 120
suid 120,0
)
)
uid 1714,0
)
*135 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_dinA"
t "wire"
preAdd 0
posAdd 0
o 121
suid 121,0
)
)
uid 1716,0
)
*136 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_dinB"
t "wire"
preAdd 0
posAdd 0
o 122
suid 122,0
)
)
uid 1718,0
)
*137 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_dinC"
t "wire"
preAdd 0
posAdd 0
o 123
suid 123,0
)
)
uid 1720,0
)
*138 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitA"
t "wire"
preAdd 0
posAdd 0
o 124
suid 124,0
)
)
uid 1722,0
)
*139 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitB"
t "wire"
preAdd 0
posAdd 0
o 125
suid 125,0
)
)
uid 1724,0
)
*140 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitC"
t "wire"
preAdd 0
posAdd 0
o 126
suid 126,0
)
)
uid 1726,0
)
*141 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitA"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 127
suid 127,0
)
)
uid 1728,0
)
*142 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitB"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 128
suid 128,0
)
)
uid 1730,0
)
*143 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitC"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 129
suid 129,0
)
)
uid 1732,0
)
*144 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamA"
t "wire"
preAdd 0
posAdd 0
o 130
suid 130,0
)
)
uid 1734,0
)
*145 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamB"
t "wire"
preAdd 0
posAdd 0
o 131
suid 131,0
)
)
uid 1736,0
)
*146 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamC"
t "wire"
preAdd 0
posAdd 0
o 132
suid 132,0
)
)
uid 1738,0
)
*147 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cA"
t "wire"
preAdd 0
posAdd 0
o 133
suid 133,0
)
)
uid 1740,0
)
*148 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cB"
t "wire"
preAdd 0
posAdd 0
o 134
suid 134,0
)
)
uid 1742,0
)
*149 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cC"
t "wire"
preAdd 0
posAdd 0
o 135
suid 135,0
)
)
uid 1744,0
)
*150 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mA"
t "wire"
preAdd 0
posAdd 0
o 136
suid 136,0
)
)
uid 1746,0
)
*151 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mB"
t "wire"
preAdd 0
posAdd 0
o 137
suid 137,0
)
)
uid 1748,0
)
*152 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mC"
t "wire"
preAdd 0
posAdd 0
o 138
suid 138,0
)
)
uid 1750,0
)
*153 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recA"
t "wire"
preAdd 0
posAdd 0
o 139
suid 139,0
)
)
uid 1752,0
)
*154 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recB"
t "wire"
preAdd 0
posAdd 0
o 140
suid 140,0
)
)
uid 1754,0
)
*155 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recC"
t "wire"
preAdd 0
posAdd 0
o 141
suid 141,0
)
)
uid 1756,0
)
*156 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traA"
t "wire"
preAdd 0
posAdd 0
o 142
suid 142,0
)
)
uid 1758,0
)
*157 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traB"
t "wire"
preAdd 0
posAdd 0
o 143
suid 143,0
)
)
uid 1760,0
)
*158 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traC"
t "wire"
preAdd 0
posAdd 0
o 144
suid 144,0
)
)
uid 1762,0
)
*159 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recA"
t "wire"
preAdd 0
posAdd 0
o 145
suid 145,0
)
)
uid 1764,0
)
*160 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recB"
t "wire"
preAdd 0
posAdd 0
o 146
suid 146,0
)
)
uid 1766,0
)
*161 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recC"
t "wire"
preAdd 0
posAdd 0
o 147
suid 147,0
)
)
uid 1768,0
)
*162 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traA"
t "wire"
preAdd 0
posAdd 0
o 148
suid 148,0
)
)
uid 1770,0
)
*163 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traB"
t "wire"
preAdd 0
posAdd 0
o 149
suid 149,0
)
)
uid 1772,0
)
*164 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traC"
t "wire"
preAdd 0
posAdd 0
o 150
suid 150,0
)
)
uid 1774,0
)
*165 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cA"
t "wire"
preAdd 0
posAdd 0
o 151
suid 151,0
)
)
uid 1776,0
)
*166 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cB"
t "wire"
preAdd 0
posAdd 0
o 152
suid 152,0
)
)
uid 1778,0
)
*167 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cC"
t "wire"
preAdd 0
posAdd 0
o 153
suid 153,0
)
)
uid 1780,0
)
*168 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mA"
t "wire"
preAdd 0
posAdd 0
o 154
suid 154,0
)
)
uid 1782,0
)
*169 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mB"
t "wire"
preAdd 0
posAdd 0
o 155
suid 155,0
)
)
uid 1784,0
)
*170 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mC"
t "wire"
preAdd 0
posAdd 0
o 156
suid 156,0
)
)
uid 1786,0
)
*171 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntA"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 157
suid 157,0
)
)
uid 1788,0
)
*172 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntB"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 158
suid 158,0
)
)
uid 1790,0
)
*173 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntC"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 159
suid 159,0
)
)
uid 1792,0
)
*174 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busA"
t "wire"
preAdd 0
posAdd 0
o 160
suid 160,0
)
)
uid 1794,0
)
*175 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busB"
t "wire"
preAdd 0
posAdd 0
o 161
suid 161,0
)
)
uid 1796,0
)
*176 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busC"
t "wire"
preAdd 0
posAdd 0
o 162
suid 162,0
)
)
uid 1798,0
)
*177 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyA"
t "wire"
preAdd 0
posAdd 0
o 163
suid 163,0
)
)
uid 1800,0
)
*178 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyB"
t "wire"
preAdd 0
posAdd 0
o 164
suid 164,0
)
)
uid 1802,0
)
*179 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyC"
t "wire"
preAdd 0
posAdd 0
o 165
suid 165,0
)
)
uid 1804,0
)
*180 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullA"
t "wire"
preAdd 0
posAdd 0
o 166
suid 166,0
)
)
uid 1806,0
)
*181 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullB"
t "wire"
preAdd 0
posAdd 0
o 167
suid 167,0
)
)
uid 1808,0
)
*182 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullC"
t "wire"
preAdd 0
posAdd 0
o 168
suid 168,0
)
)
uid 1810,0
)
*183 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cA"
t "wire"
preAdd 0
posAdd 0
o 169
suid 169,0
)
)
uid 1812,0
)
*184 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cB"
t "wire"
preAdd 0
posAdd 0
o 170
suid 170,0
)
)
uid 1814,0
)
*185 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cC"
t "wire"
preAdd 0
posAdd 0
o 171
suid 171,0
)
)
uid 1816,0
)
*186 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mA"
t "wire"
preAdd 0
posAdd 0
o 172
suid 172,0
)
)
uid 1818,0
)
*187 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mB"
t "wire"
preAdd 0
posAdd 0
o 173
suid 173,0
)
)
uid 1820,0
)
*188 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mC"
t "wire"
preAdd 0
posAdd 0
o 174
suid 174,0
)
)
uid 1822,0
)
*189 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx0A"
t "wire"
preAdd 0
posAdd 0
o 175
suid 175,0
)
)
uid 1824,0
)
*190 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx0B"
t "wire"
preAdd 0
posAdd 0
o 176
suid 176,0
)
)
uid 1826,0
)
*191 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx0C"
t "wire"
preAdd 0
posAdd 0
o 177
suid 177,0
)
)
uid 1828,0
)
*192 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx1A"
t "wire"
preAdd 0
posAdd 0
o 178
suid 178,0
)
)
uid 1830,0
)
*193 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx1B"
t "wire"
preAdd 0
posAdd 0
o 179
suid 179,0
)
)
uid 1832,0
)
*194 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx1C"
t "wire"
preAdd 0
posAdd 0
o 180
suid 180,0
)
)
uid 1834,0
)
*195 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx10A"
t "wire"
preAdd 0
posAdd 0
o 181
suid 181,0
)
)
uid 1836,0
)
*196 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx10B"
t "wire"
preAdd 0
posAdd 0
o 182
suid 182,0
)
)
uid 1838,0
)
*197 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx10C"
t "wire"
preAdd 0
posAdd 0
o 183
suid 183,0
)
)
uid 1840,0
)
*198 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx11A"
t "wire"
preAdd 0
posAdd 0
o 184
suid 184,0
)
)
uid 1842,0
)
*199 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx11B"
t "wire"
preAdd 0
posAdd 0
o 185
suid 185,0
)
)
uid 1844,0
)
*200 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx11C"
t "wire"
preAdd 0
posAdd 0
o 186
suid 186,0
)
)
uid 1846,0
)
*201 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx12A"
t "wire"
preAdd 0
posAdd 0
o 187
suid 187,0
)
)
uid 1848,0
)
*202 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx12B"
t "wire"
preAdd 0
posAdd 0
o 188
suid 188,0
)
)
uid 1850,0
)
*203 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx12C"
t "wire"
preAdd 0
posAdd 0
o 189
suid 189,0
)
)
uid 1852,0
)
*204 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx13A"
t "wire"
preAdd 0
posAdd 0
o 190
suid 190,0
)
)
uid 1854,0
)
*205 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx13B"
t "wire"
preAdd 0
posAdd 0
o 191
suid 191,0
)
)
uid 1856,0
)
*206 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx13C"
t "wire"
preAdd 0
posAdd 0
o 192
suid 192,0
)
)
uid 1858,0
)
*207 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx14A"
t "wire"
preAdd 0
posAdd 0
o 193
suid 193,0
)
)
uid 1860,0
)
*208 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx14B"
t "wire"
preAdd 0
posAdd 0
o 194
suid 194,0
)
)
uid 1862,0
)
*209 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx14C"
t "wire"
preAdd 0
posAdd 0
o 195
suid 195,0
)
)
uid 1864,0
)
*210 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx15A"
t "wire"
preAdd 0
posAdd 0
o 196
suid 196,0
)
)
uid 1866,0
)
*211 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx15B"
t "wire"
preAdd 0
posAdd 0
o 197
suid 197,0
)
)
uid 1868,0
)
*212 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx15C"
t "wire"
preAdd 0
posAdd 0
o 198
suid 198,0
)
)
uid 1870,0
)
*213 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx16A"
t "wire"
preAdd 0
posAdd 0
o 199
suid 199,0
)
)
uid 1872,0
)
*214 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx16B"
t "wire"
preAdd 0
posAdd 0
o 200
suid 200,0
)
)
uid 1874,0
)
*215 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx16C"
t "wire"
preAdd 0
posAdd 0
o 201
suid 201,0
)
)
uid 1876,0
)
*216 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx17A"
t "wire"
preAdd 0
posAdd 0
o 202
suid 202,0
)
)
uid 1878,0
)
*217 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx17B"
t "wire"
preAdd 0
posAdd 0
o 203
suid 203,0
)
)
uid 1880,0
)
*218 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx17C"
t "wire"
preAdd 0
posAdd 0
o 204
suid 204,0
)
)
uid 1882,0
)
*219 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx18A"
t "wire"
preAdd 0
posAdd 0
o 205
suid 205,0
)
)
uid 1884,0
)
*220 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx18B"
t "wire"
preAdd 0
posAdd 0
o 206
suid 206,0
)
)
uid 1886,0
)
*221 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx18C"
t "wire"
preAdd 0
posAdd 0
o 207
suid 207,0
)
)
uid 1888,0
)
*222 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx19A"
t "wire"
preAdd 0
posAdd 0
o 208
suid 208,0
)
)
uid 1890,0
)
*223 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx19B"
t "wire"
preAdd 0
posAdd 0
o 209
suid 209,0
)
)
uid 1892,0
)
*224 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx19C"
t "wire"
preAdd 0
posAdd 0
o 210
suid 210,0
)
)
uid 1894,0
)
*225 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx2A"
t "wire"
preAdd 0
posAdd 0
o 211
suid 211,0
)
)
uid 1896,0
)
*226 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx2B"
t "wire"
preAdd 0
posAdd 0
o 212
suid 212,0
)
)
uid 1898,0
)
*227 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx2C"
t "wire"
preAdd 0
posAdd 0
o 213
suid 213,0
)
)
uid 1900,0
)
*228 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx20A"
t "wire"
preAdd 0
posAdd 0
o 214
suid 214,0
)
)
uid 1902,0
)
*229 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx20B"
t "wire"
preAdd 0
posAdd 0
o 215
suid 215,0
)
)
uid 1904,0
)
*230 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx20C"
t "wire"
preAdd 0
posAdd 0
o 216
suid 216,0
)
)
uid 1906,0
)
*231 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx21A"
t "wire"
preAdd 0
posAdd 0
o 217
suid 217,0
)
)
uid 1908,0
)
*232 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx21B"
t "wire"
preAdd 0
posAdd 0
o 218
suid 218,0
)
)
uid 1910,0
)
*233 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx21C"
t "wire"
preAdd 0
posAdd 0
o 219
suid 219,0
)
)
uid 1912,0
)
*234 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx22A"
t "wire"
preAdd 0
posAdd 0
o 220
suid 220,0
)
)
uid 1914,0
)
*235 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx22B"
t "wire"
preAdd 0
posAdd 0
o 221
suid 221,0
)
)
uid 1916,0
)
*236 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx22C"
t "wire"
preAdd 0
posAdd 0
o 222
suid 222,0
)
)
uid 1918,0
)
*237 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx23A"
t "wire"
preAdd 0
posAdd 0
o 223
suid 223,0
)
)
uid 1920,0
)
*238 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx23B"
t "wire"
preAdd 0
posAdd 0
o 224
suid 224,0
)
)
uid 1922,0
)
*239 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx23C"
t "wire"
preAdd 0
posAdd 0
o 225
suid 225,0
)
)
uid 1924,0
)
*240 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx24A"
t "wire"
preAdd 0
posAdd 0
o 226
suid 226,0
)
)
uid 1926,0
)
*241 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx24B"
t "wire"
preAdd 0
posAdd 0
o 227
suid 227,0
)
)
uid 1928,0
)
*242 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx24C"
t "wire"
preAdd 0
posAdd 0
o 228
suid 228,0
)
)
uid 1930,0
)
*243 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx25A"
t "wire"
preAdd 0
posAdd 0
o 229
suid 229,0
)
)
uid 1932,0
)
*244 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx25B"
t "wire"
preAdd 0
posAdd 0
o 230
suid 230,0
)
)
uid 1934,0
)
*245 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx25C"
t "wire"
preAdd 0
posAdd 0
o 231
suid 231,0
)
)
uid 1936,0
)
*246 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx26A"
t "wire"
preAdd 0
posAdd 0
o 232
suid 232,0
)
)
uid 1938,0
)
*247 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx26B"
t "wire"
preAdd 0
posAdd 0
o 233
suid 233,0
)
)
uid 1940,0
)
*248 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx26C"
t "wire"
preAdd 0
posAdd 0
o 234
suid 234,0
)
)
uid 1942,0
)
*249 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx27A"
t "wire"
preAdd 0
posAdd 0
o 235
suid 235,0
)
)
uid 1944,0
)
*250 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx27B"
t "wire"
preAdd 0
posAdd 0
o 236
suid 236,0
)
)
uid 1946,0
)
*251 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx27C"
t "wire"
preAdd 0
posAdd 0
o 237
suid 237,0
)
)
uid 1948,0
)
*252 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx28A"
t "wire"
preAdd 0
posAdd 0
o 238
suid 238,0
)
)
uid 1950,0
)
*253 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx28B"
t "wire"
preAdd 0
posAdd 0
o 239
suid 239,0
)
)
uid 1952,0
)
*254 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx28C"
t "wire"
preAdd 0
posAdd 0
o 240
suid 240,0
)
)
uid 1954,0
)
*255 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx29A"
t "wire"
preAdd 0
posAdd 0
o 241
suid 241,0
)
)
uid 1956,0
)
*256 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx29B"
t "wire"
preAdd 0
posAdd 0
o 242
suid 242,0
)
)
uid 1958,0
)
*257 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx29C"
t "wire"
preAdd 0
posAdd 0
o 243
suid 243,0
)
)
uid 1960,0
)
*258 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx3A"
t "wire"
preAdd 0
posAdd 0
o 244
suid 244,0
)
)
uid 1962,0
)
*259 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx3B"
t "wire"
preAdd 0
posAdd 0
o 245
suid 245,0
)
)
uid 1964,0
)
*260 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx3C"
t "wire"
preAdd 0
posAdd 0
o 246
suid 246,0
)
)
uid 1966,0
)
*261 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx30A"
t "wire"
preAdd 0
posAdd 0
o 247
suid 247,0
)
)
uid 1968,0
)
*262 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx30B"
t "wire"
preAdd 0
posAdd 0
o 248
suid 248,0
)
)
uid 1970,0
)
*263 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx30C"
t "wire"
preAdd 0
posAdd 0
o 249
suid 249,0
)
)
uid 1972,0
)
*264 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx31A"
t "wire"
preAdd 0
posAdd 0
o 250
suid 250,0
)
)
uid 1974,0
)
*265 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx31B"
t "wire"
preAdd 0
posAdd 0
o 251
suid 251,0
)
)
uid 1976,0
)
*266 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx31C"
t "wire"
preAdd 0
posAdd 0
o 252
suid 252,0
)
)
uid 1978,0
)
*267 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx4A"
t "wire"
preAdd 0
posAdd 0
o 253
suid 253,0
)
)
uid 1980,0
)
*268 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx4B"
t "wire"
preAdd 0
posAdd 0
o 254
suid 254,0
)
)
uid 1982,0
)
*269 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx4C"
t "wire"
preAdd 0
posAdd 0
o 255
suid 255,0
)
)
uid 1984,0
)
*270 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx5A"
t "wire"
preAdd 0
posAdd 0
o 256
suid 256,0
)
)
uid 1986,0
)
*271 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx5B"
t "wire"
preAdd 0
posAdd 0
o 257
suid 257,0
)
)
uid 1988,0
)
*272 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx5C"
t "wire"
preAdd 0
posAdd 0
o 258
suid 258,0
)
)
uid 1990,0
)
*273 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx6A"
t "wire"
preAdd 0
posAdd 0
o 259
suid 259,0
)
)
uid 1992,0
)
*274 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx6B"
t "wire"
preAdd 0
posAdd 0
o 260
suid 260,0
)
)
uid 1994,0
)
*275 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx6C"
t "wire"
preAdd 0
posAdd 0
o 261
suid 261,0
)
)
uid 1996,0
)
*276 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx7A"
t "wire"
preAdd 0
posAdd 0
o 262
suid 262,0
)
)
uid 1998,0
)
*277 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx7B"
t "wire"
preAdd 0
posAdd 0
o 263
suid 263,0
)
)
uid 2000,0
)
*278 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx7C"
t "wire"
preAdd 0
posAdd 0
o 264
suid 264,0
)
)
uid 2002,0
)
*279 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx8A"
t "wire"
preAdd 0
posAdd 0
o 265
suid 265,0
)
)
uid 2004,0
)
*280 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx8B"
t "wire"
preAdd 0
posAdd 0
o 266
suid 266,0
)
)
uid 2006,0
)
*281 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx8C"
t "wire"
preAdd 0
posAdd 0
o 267
suid 267,0
)
)
uid 2008,0
)
*282 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx9A"
t "wire"
preAdd 0
posAdd 0
o 268
suid 268,0
)
)
uid 2010,0
)
*283 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx9B"
t "wire"
preAdd 0
posAdd 0
o 269
suid 269,0
)
)
uid 2012,0
)
*284 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx9C"
t "wire"
preAdd 0
posAdd 0
o 270
suid 270,0
)
)
uid 2014,0
)
*285 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyA"
t "wire"
preAdd 0
posAdd 0
o 271
suid 271,0
)
)
uid 2016,0
)
*286 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyB"
t "wire"
preAdd 0
posAdd 0
o 272
suid 272,0
)
)
uid 2018,0
)
*287 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyC"
t "wire"
preAdd 0
posAdd 0
o 273
suid 273,0
)
)
uid 2020,0
)
*288 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutA"
t "wire"
preAdd 0
posAdd 0
o 274
suid 274,0
)
)
uid 2022,0
)
*289 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutB"
t "wire"
preAdd 0
posAdd 0
o 275
suid 275,0
)
)
uid 2024,0
)
*290 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutC"
t "wire"
preAdd 0
posAdd 0
o 276
suid 276,0
)
)
uid 2026,0
)
*291 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullA"
t "wire"
preAdd 0
posAdd 0
o 277
suid 277,0
)
)
uid 2028,0
)
*292 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullB"
t "wire"
preAdd 0
posAdd 0
o 278
suid 278,0
)
)
uid 2030,0
)
*293 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullC"
t "wire"
preAdd 0
posAdd 0
o 279
suid 279,0
)
)
uid 2032,0
)
*294 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitA"
t "wire"
preAdd 0
posAdd 0
o 280
suid 280,0
)
)
uid 2034,0
)
*295 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitB"
t "wire"
preAdd 0
posAdd 0
o 281
suid 281,0
)
)
uid 2036,0
)
*296 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitC"
t "wire"
preAdd 0
posAdd 0
o 282
suid 282,0
)
)
uid 2038,0
)
*297 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitA"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 283
suid 283,0
)
)
uid 2040,0
)
*298 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitB"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 284
suid 284,0
)
)
uid 2042,0
)
*299 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitC"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 285
suid 285,0
)
)
uid 2044,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*300 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *301 (MRCItem
litem &1
pos 3
dimension 20
)
optionalChildren [
*302 (MRCItem
litem &2
pos 0
dimension 20
)
*303 (MRCItem
litem &3
pos 1
dimension 23
)
*304 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
)
*305 (MRCItem
litem &15
pos 0
dimension 20
uid 1477,0
)
*306 (MRCItem
litem &16
pos 1
dimension 20
uid 1479,0
)
*307 (MRCItem
litem &17
pos 2
dimension 20
uid 1481,0
)
*308 (MRCItem
litem &18
pos 3
dimension 20
uid 1483,0
)
*309 (MRCItem
litem &19
pos 4
dimension 20
uid 1485,0
)
*310 (MRCItem
litem &20
pos 5
dimension 20
uid 1487,0
)
*311 (MRCItem
litem &21
pos 6
dimension 20
uid 1489,0
)
*312 (MRCItem
litem &22
pos 7
dimension 20
uid 1491,0
)
*313 (MRCItem
litem &23
pos 8
dimension 20
uid 1493,0
)
*314 (MRCItem
litem &24
pos 9
dimension 20
uid 1495,0
)
*315 (MRCItem
litem &25
pos 10
dimension 20
uid 1497,0
)
*316 (MRCItem
litem &26
pos 11
dimension 20
uid 1499,0
)
*317 (MRCItem
litem &27
pos 12
dimension 20
uid 1501,0
)
*318 (MRCItem
litem &28
pos 13
dimension 20
uid 1503,0
)
*319 (MRCItem
litem &29
pos 14
dimension 20
uid 1505,0
)
*320 (MRCItem
litem &30
pos 15
dimension 20
uid 1507,0
)
*321 (MRCItem
litem &31
pos 16
dimension 20
uid 1509,0
)
*322 (MRCItem
litem &32
pos 17
dimension 20
uid 1511,0
)
*323 (MRCItem
litem &33
pos 18
dimension 20
uid 1513,0
)
*324 (MRCItem
litem &34
pos 19
dimension 20
uid 1515,0
)
*325 (MRCItem
litem &35
pos 20
dimension 20
uid 1517,0
)
*326 (MRCItem
litem &36
pos 21
dimension 20
uid 1519,0
)
*327 (MRCItem
litem &37
pos 22
dimension 20
uid 1521,0
)
*328 (MRCItem
litem &38
pos 23
dimension 20
uid 1523,0
)
*329 (MRCItem
litem &39
pos 24
dimension 20
uid 1525,0
)
*330 (MRCItem
litem &40
pos 25
dimension 20
uid 1527,0
)
*331 (MRCItem
litem &41
pos 26
dimension 20
uid 1529,0
)
*332 (MRCItem
litem &42
pos 27
dimension 20
uid 1531,0
)
*333 (MRCItem
litem &43
pos 28
dimension 20
uid 1533,0
)
*334 (MRCItem
litem &44
pos 29
dimension 20
uid 1535,0
)
*335 (MRCItem
litem &45
pos 30
dimension 20
uid 1537,0
)
*336 (MRCItem
litem &46
pos 31
dimension 20
uid 1539,0
)
*337 (MRCItem
litem &47
pos 32
dimension 20
uid 1541,0
)
*338 (MRCItem
litem &48
pos 33
dimension 20
uid 1543,0
)
*339 (MRCItem
litem &49
pos 34
dimension 20
uid 1545,0
)
*340 (MRCItem
litem &50
pos 35
dimension 20
uid 1547,0
)
*341 (MRCItem
litem &51
pos 36
dimension 20
uid 1549,0
)
*342 (MRCItem
litem &52
pos 37
dimension 20
uid 1551,0
)
*343 (MRCItem
litem &53
pos 38
dimension 20
uid 1553,0
)
*344 (MRCItem
litem &54
pos 39
dimension 20
uid 1555,0
)
*345 (MRCItem
litem &55
pos 40
dimension 20
uid 1557,0
)
*346 (MRCItem
litem &56
pos 41
dimension 20
uid 1559,0
)
*347 (MRCItem
litem &57
pos 42
dimension 20
uid 1561,0
)
*348 (MRCItem
litem &58
pos 43
dimension 20
uid 1563,0
)
*349 (MRCItem
litem &59
pos 44
dimension 20
uid 1565,0
)
*350 (MRCItem
litem &60
pos 45
dimension 20
uid 1567,0
)
*351 (MRCItem
litem &61
pos 46
dimension 20
uid 1569,0
)
*352 (MRCItem
litem &62
pos 47
dimension 20
uid 1571,0
)
*353 (MRCItem
litem &63
pos 48
dimension 20
uid 1573,0
)
*354 (MRCItem
litem &64
pos 49
dimension 20
uid 1575,0
)
*355 (MRCItem
litem &65
pos 50
dimension 20
uid 1577,0
)
*356 (MRCItem
litem &66
pos 51
dimension 20
uid 1579,0
)
*357 (MRCItem
litem &67
pos 52
dimension 20
uid 1581,0
)
*358 (MRCItem
litem &68
pos 53
dimension 20
uid 1583,0
)
*359 (MRCItem
litem &69
pos 54
dimension 20
uid 1585,0
)
*360 (MRCItem
litem &70
pos 55
dimension 20
uid 1587,0
)
*361 (MRCItem
litem &71
pos 56
dimension 20
uid 1589,0
)
*362 (MRCItem
litem &72
pos 57
dimension 20
uid 1591,0
)
*363 (MRCItem
litem &73
pos 58
dimension 20
uid 1593,0
)
*364 (MRCItem
litem &74
pos 59
dimension 20
uid 1595,0
)
*365 (MRCItem
litem &75
pos 60
dimension 20
uid 1597,0
)
*366 (MRCItem
litem &76
pos 61
dimension 20
uid 1599,0
)
*367 (MRCItem
litem &77
pos 62
dimension 20
uid 1601,0
)
*368 (MRCItem
litem &78
pos 63
dimension 20
uid 1603,0
)
*369 (MRCItem
litem &79
pos 64
dimension 20
uid 1605,0
)
*370 (MRCItem
litem &80
pos 65
dimension 20
uid 1607,0
)
*371 (MRCItem
litem &81
pos 66
dimension 20
uid 1609,0
)
*372 (MRCItem
litem &82
pos 67
dimension 20
uid 1611,0
)
*373 (MRCItem
litem &83
pos 68
dimension 20
uid 1613,0
)
*374 (MRCItem
litem &84
pos 69
dimension 20
uid 1615,0
)
*375 (MRCItem
litem &85
pos 70
dimension 20
uid 1617,0
)
*376 (MRCItem
litem &86
pos 71
dimension 20
uid 1619,0
)
*377 (MRCItem
litem &87
pos 72
dimension 20
uid 1621,0
)
*378 (MRCItem
litem &88
pos 73
dimension 20
uid 1623,0
)
*379 (MRCItem
litem &89
pos 74
dimension 20
uid 1625,0
)
*380 (MRCItem
litem &90
pos 75
dimension 20
uid 1627,0
)
*381 (MRCItem
litem &91
pos 76
dimension 20
uid 1629,0
)
*382 (MRCItem
litem &92
pos 77
dimension 20
uid 1631,0
)
*383 (MRCItem
litem &93
pos 78
dimension 20
uid 1633,0
)
*384 (MRCItem
litem &94
pos 79
dimension 20
uid 1635,0
)
*385 (MRCItem
litem &95
pos 80
dimension 20
uid 1637,0
)
*386 (MRCItem
litem &96
pos 81
dimension 20
uid 1639,0
)
*387 (MRCItem
litem &97
pos 82
dimension 20
uid 1641,0
)
*388 (MRCItem
litem &98
pos 83
dimension 20
uid 1643,0
)
*389 (MRCItem
litem &99
pos 84
dimension 20
uid 1645,0
)
*390 (MRCItem
litem &100
pos 85
dimension 20
uid 1647,0
)
*391 (MRCItem
litem &101
pos 86
dimension 20
uid 1649,0
)
*392 (MRCItem
litem &102
pos 87
dimension 20
uid 1651,0
)
*393 (MRCItem
litem &103
pos 88
dimension 20
uid 1653,0
)
*394 (MRCItem
litem &104
pos 89
dimension 20
uid 1655,0
)
*395 (MRCItem
litem &105
pos 90
dimension 20
uid 1657,0
)
*396 (MRCItem
litem &106
pos 91
dimension 20
uid 1659,0
)
*397 (MRCItem
litem &107
pos 92
dimension 20
uid 1661,0
)
*398 (MRCItem
litem &108
pos 93
dimension 20
uid 1663,0
)
*399 (MRCItem
litem &109
pos 94
dimension 20
uid 1665,0
)
*400 (MRCItem
litem &110
pos 95
dimension 20
uid 1667,0
)
*401 (MRCItem
litem &111
pos 96
dimension 20
uid 1669,0
)
*402 (MRCItem
litem &112
pos 97
dimension 20
uid 1671,0
)
*403 (MRCItem
litem &113
pos 98
dimension 20
uid 1673,0
)
*404 (MRCItem
litem &114
pos 99
dimension 20
uid 1675,0
)
*405 (MRCItem
litem &115
pos 100
dimension 20
uid 1677,0
)
*406 (MRCItem
litem &116
pos 101
dimension 20
uid 1679,0
)
*407 (MRCItem
litem &117
pos 102
dimension 20
uid 1681,0
)
*408 (MRCItem
litem &118
pos 103
dimension 20
uid 1683,0
)
*409 (MRCItem
litem &119
pos 104
dimension 20
uid 1685,0
)
*410 (MRCItem
litem &120
pos 105
dimension 20
uid 1687,0
)
*411 (MRCItem
litem &121
pos 106
dimension 20
uid 1689,0
)
*412 (MRCItem
litem &122
pos 107
dimension 20
uid 1691,0
)
*413 (MRCItem
litem &123
pos 108
dimension 20
uid 1693,0
)
*414 (MRCItem
litem &124
pos 109
dimension 20
uid 1695,0
)
*415 (MRCItem
litem &125
pos 110
dimension 20
uid 1697,0
)
*416 (MRCItem
litem &126
pos 111
dimension 20
uid 1699,0
)
*417 (MRCItem
litem &127
pos 112
dimension 20
uid 1701,0
)
*418 (MRCItem
litem &128
pos 113
dimension 20
uid 1703,0
)
*419 (MRCItem
litem &129
pos 114
dimension 20
uid 1705,0
)
*420 (MRCItem
litem &130
pos 115
dimension 20
uid 1707,0
)
*421 (MRCItem
litem &131
pos 116
dimension 20
uid 1709,0
)
*422 (MRCItem
litem &132
pos 117
dimension 20
uid 1711,0
)
*423 (MRCItem
litem &133
pos 118
dimension 20
uid 1713,0
)
*424 (MRCItem
litem &134
pos 119
dimension 20
uid 1715,0
)
*425 (MRCItem
litem &135
pos 120
dimension 20
uid 1717,0
)
*426 (MRCItem
litem &136
pos 121
dimension 20
uid 1719,0
)
*427 (MRCItem
litem &137
pos 122
dimension 20
uid 1721,0
)
*428 (MRCItem
litem &138
pos 123
dimension 20
uid 1723,0
)
*429 (MRCItem
litem &139
pos 124
dimension 20
uid 1725,0
)
*430 (MRCItem
litem &140
pos 125
dimension 20
uid 1727,0
)
*431 (MRCItem
litem &141
pos 126
dimension 20
uid 1729,0
)
*432 (MRCItem
litem &142
pos 127
dimension 20
uid 1731,0
)
*433 (MRCItem
litem &143
pos 128
dimension 20
uid 1733,0
)
*434 (MRCItem
litem &144
pos 129
dimension 20
uid 1735,0
)
*435 (MRCItem
litem &145
pos 130
dimension 20
uid 1737,0
)
*436 (MRCItem
litem &146
pos 131
dimension 20
uid 1739,0
)
*437 (MRCItem
litem &147
pos 132
dimension 20
uid 1741,0
)
*438 (MRCItem
litem &148
pos 133
dimension 20
uid 1743,0
)
*439 (MRCItem
litem &149
pos 134
dimension 20
uid 1745,0
)
*440 (MRCItem
litem &150
pos 135
dimension 20
uid 1747,0
)
*441 (MRCItem
litem &151
pos 136
dimension 20
uid 1749,0
)
*442 (MRCItem
litem &152
pos 137
dimension 20
uid 1751,0
)
*443 (MRCItem
litem &153
pos 138
dimension 20
uid 1753,0
)
*444 (MRCItem
litem &154
pos 139
dimension 20
uid 1755,0
)
*445 (MRCItem
litem &155
pos 140
dimension 20
uid 1757,0
)
*446 (MRCItem
litem &156
pos 141
dimension 20
uid 1759,0
)
*447 (MRCItem
litem &157
pos 142
dimension 20
uid 1761,0
)
*448 (MRCItem
litem &158
pos 143
dimension 20
uid 1763,0
)
*449 (MRCItem
litem &159
pos 144
dimension 20
uid 1765,0
)
*450 (MRCItem
litem &160
pos 145
dimension 20
uid 1767,0
)
*451 (MRCItem
litem &161
pos 146
dimension 20
uid 1769,0
)
*452 (MRCItem
litem &162
pos 147
dimension 20
uid 1771,0
)
*453 (MRCItem
litem &163
pos 148
dimension 20
uid 1773,0
)
*454 (MRCItem
litem &164
pos 149
dimension 20
uid 1775,0
)
*455 (MRCItem
litem &165
pos 150
dimension 20
uid 1777,0
)
*456 (MRCItem
litem &166
pos 151
dimension 20
uid 1779,0
)
*457 (MRCItem
litem &167
pos 152
dimension 20
uid 1781,0
)
*458 (MRCItem
litem &168
pos 153
dimension 20
uid 1783,0
)
*459 (MRCItem
litem &169
pos 154
dimension 20
uid 1785,0
)
*460 (MRCItem
litem &170
pos 155
dimension 20
uid 1787,0
)
*461 (MRCItem
litem &171
pos 156
dimension 20
uid 1789,0
)
*462 (MRCItem
litem &172
pos 157
dimension 20
uid 1791,0
)
*463 (MRCItem
litem &173
pos 158
dimension 20
uid 1793,0
)
*464 (MRCItem
litem &174
pos 159
dimension 20
uid 1795,0
)
*465 (MRCItem
litem &175
pos 160
dimension 20
uid 1797,0
)
*466 (MRCItem
litem &176
pos 161
dimension 20
uid 1799,0
)
*467 (MRCItem
litem &177
pos 162
dimension 20
uid 1801,0
)
*468 (MRCItem
litem &178
pos 163
dimension 20
uid 1803,0
)
*469 (MRCItem
litem &179
pos 164
dimension 20
uid 1805,0
)
*470 (MRCItem
litem &180
pos 165
dimension 20
uid 1807,0
)
*471 (MRCItem
litem &181
pos 166
dimension 20
uid 1809,0
)
*472 (MRCItem
litem &182
pos 167
dimension 20
uid 1811,0
)
*473 (MRCItem
litem &183
pos 168
dimension 20
uid 1813,0
)
*474 (MRCItem
litem &184
pos 169
dimension 20
uid 1815,0
)
*475 (MRCItem
litem &185
pos 170
dimension 20
uid 1817,0
)
*476 (MRCItem
litem &186
pos 171
dimension 20
uid 1819,0
)
*477 (MRCItem
litem &187
pos 172
dimension 20
uid 1821,0
)
*478 (MRCItem
litem &188
pos 173
dimension 20
uid 1823,0
)
*479 (MRCItem
litem &189
pos 174
dimension 20
uid 1825,0
)
*480 (MRCItem
litem &190
pos 175
dimension 20
uid 1827,0
)
*481 (MRCItem
litem &191
pos 176
dimension 20
uid 1829,0
)
*482 (MRCItem
litem &192
pos 177
dimension 20
uid 1831,0
)
*483 (MRCItem
litem &193
pos 178
dimension 20
uid 1833,0
)
*484 (MRCItem
litem &194
pos 179
dimension 20
uid 1835,0
)
*485 (MRCItem
litem &195
pos 180
dimension 20
uid 1837,0
)
*486 (MRCItem
litem &196
pos 181
dimension 20
uid 1839,0
)
*487 (MRCItem
litem &197
pos 182
dimension 20
uid 1841,0
)
*488 (MRCItem
litem &198
pos 183
dimension 20
uid 1843,0
)
*489 (MRCItem
litem &199
pos 184
dimension 20
uid 1845,0
)
*490 (MRCItem
litem &200
pos 185
dimension 20
uid 1847,0
)
*491 (MRCItem
litem &201
pos 186
dimension 20
uid 1849,0
)
*492 (MRCItem
litem &202
pos 187
dimension 20
uid 1851,0
)
*493 (MRCItem
litem &203
pos 188
dimension 20
uid 1853,0
)
*494 (MRCItem
litem &204
pos 189
dimension 20
uid 1855,0
)
*495 (MRCItem
litem &205
pos 190
dimension 20
uid 1857,0
)
*496 (MRCItem
litem &206
pos 191
dimension 20
uid 1859,0
)
*497 (MRCItem
litem &207
pos 192
dimension 20
uid 1861,0
)
*498 (MRCItem
litem &208
pos 193
dimension 20
uid 1863,0
)
*499 (MRCItem
litem &209
pos 194
dimension 20
uid 1865,0
)
*500 (MRCItem
litem &210
pos 195
dimension 20
uid 1867,0
)
*501 (MRCItem
litem &211
pos 196
dimension 20
uid 1869,0
)
*502 (MRCItem
litem &212
pos 197
dimension 20
uid 1871,0
)
*503 (MRCItem
litem &213
pos 198
dimension 20
uid 1873,0
)
*504 (MRCItem
litem &214
pos 199
dimension 20
uid 1875,0
)
*505 (MRCItem
litem &215
pos 200
dimension 20
uid 1877,0
)
*506 (MRCItem
litem &216
pos 201
dimension 20
uid 1879,0
)
*507 (MRCItem
litem &217
pos 202
dimension 20
uid 1881,0
)
*508 (MRCItem
litem &218
pos 203
dimension 20
uid 1883,0
)
*509 (MRCItem
litem &219
pos 204
dimension 20
uid 1885,0
)
*510 (MRCItem
litem &220
pos 205
dimension 20
uid 1887,0
)
*511 (MRCItem
litem &221
pos 206
dimension 20
uid 1889,0
)
*512 (MRCItem
litem &222
pos 207
dimension 20
uid 1891,0
)
*513 (MRCItem
litem &223
pos 208
dimension 20
uid 1893,0
)
*514 (MRCItem
litem &224
pos 209
dimension 20
uid 1895,0
)
*515 (MRCItem
litem &225
pos 210
dimension 20
uid 1897,0
)
*516 (MRCItem
litem &226
pos 211
dimension 20
uid 1899,0
)
*517 (MRCItem
litem &227
pos 212
dimension 20
uid 1901,0
)
*518 (MRCItem
litem &228
pos 213
dimension 20
uid 1903,0
)
*519 (MRCItem
litem &229
pos 214
dimension 20
uid 1905,0
)
*520 (MRCItem
litem &230
pos 215
dimension 20
uid 1907,0
)
*521 (MRCItem
litem &231
pos 216
dimension 20
uid 1909,0
)
*522 (MRCItem
litem &232
pos 217
dimension 20
uid 1911,0
)
*523 (MRCItem
litem &233
pos 218
dimension 20
uid 1913,0
)
*524 (MRCItem
litem &234
pos 219
dimension 20
uid 1915,0
)
*525 (MRCItem
litem &235
pos 220
dimension 20
uid 1917,0
)
*526 (MRCItem
litem &236
pos 221
dimension 20
uid 1919,0
)
*527 (MRCItem
litem &237
pos 222
dimension 20
uid 1921,0
)
*528 (MRCItem
litem &238
pos 223
dimension 20
uid 1923,0
)
*529 (MRCItem
litem &239
pos 224
dimension 20
uid 1925,0
)
*530 (MRCItem
litem &240
pos 225
dimension 20
uid 1927,0
)
*531 (MRCItem
litem &241
pos 226
dimension 20
uid 1929,0
)
*532 (MRCItem
litem &242
pos 227
dimension 20
uid 1931,0
)
*533 (MRCItem
litem &243
pos 228
dimension 20
uid 1933,0
)
*534 (MRCItem
litem &244
pos 229
dimension 20
uid 1935,0
)
*535 (MRCItem
litem &245
pos 230
dimension 20
uid 1937,0
)
*536 (MRCItem
litem &246
pos 231
dimension 20
uid 1939,0
)
*537 (MRCItem
litem &247
pos 232
dimension 20
uid 1941,0
)
*538 (MRCItem
litem &248
pos 233
dimension 20
uid 1943,0
)
*539 (MRCItem
litem &249
pos 234
dimension 20
uid 1945,0
)
*540 (MRCItem
litem &250
pos 235
dimension 20
uid 1947,0
)
*541 (MRCItem
litem &251
pos 236
dimension 20
uid 1949,0
)
*542 (MRCItem
litem &252
pos 237
dimension 20
uid 1951,0
)
*543 (MRCItem
litem &253
pos 238
dimension 20
uid 1953,0
)
*544 (MRCItem
litem &254
pos 239
dimension 20
uid 1955,0
)
*545 (MRCItem
litem &255
pos 240
dimension 20
uid 1957,0
)
*546 (MRCItem
litem &256
pos 241
dimension 20
uid 1959,0
)
*547 (MRCItem
litem &257
pos 242
dimension 20
uid 1961,0
)
*548 (MRCItem
litem &258
pos 243
dimension 20
uid 1963,0
)
*549 (MRCItem
litem &259
pos 244
dimension 20
uid 1965,0
)
*550 (MRCItem
litem &260
pos 245
dimension 20
uid 1967,0
)
*551 (MRCItem
litem &261
pos 246
dimension 20
uid 1969,0
)
*552 (MRCItem
litem &262
pos 247
dimension 20
uid 1971,0
)
*553 (MRCItem
litem &263
pos 248
dimension 20
uid 1973,0
)
*554 (MRCItem
litem &264
pos 249
dimension 20
uid 1975,0
)
*555 (MRCItem
litem &265
pos 250
dimension 20
uid 1977,0
)
*556 (MRCItem
litem &266
pos 251
dimension 20
uid 1979,0
)
*557 (MRCItem
litem &267
pos 252
dimension 20
uid 1981,0
)
*558 (MRCItem
litem &268
pos 253
dimension 20
uid 1983,0
)
*559 (MRCItem
litem &269
pos 254
dimension 20
uid 1985,0
)
*560 (MRCItem
litem &270
pos 255
dimension 20
uid 1987,0
)
*561 (MRCItem
litem &271
pos 256
dimension 20
uid 1989,0
)
*562 (MRCItem
litem &272
pos 257
dimension 20
uid 1991,0
)
*563 (MRCItem
litem &273
pos 258
dimension 20
uid 1993,0
)
*564 (MRCItem
litem &274
pos 259
dimension 20
uid 1995,0
)
*565 (MRCItem
litem &275
pos 260
dimension 20
uid 1997,0
)
*566 (MRCItem
litem &276
pos 261
dimension 20
uid 1999,0
)
*567 (MRCItem
litem &277
pos 262
dimension 20
uid 2001,0
)
*568 (MRCItem
litem &278
pos 263
dimension 20
uid 2003,0
)
*569 (MRCItem
litem &279
pos 264
dimension 20
uid 2005,0
)
*570 (MRCItem
litem &280
pos 265
dimension 20
uid 2007,0
)
*571 (MRCItem
litem &281
pos 266
dimension 20
uid 2009,0
)
*572 (MRCItem
litem &282
pos 267
dimension 20
uid 2011,0
)
*573 (MRCItem
litem &283
pos 268
dimension 20
uid 2013,0
)
*574 (MRCItem
litem &284
pos 269
dimension 20
uid 2015,0
)
*575 (MRCItem
litem &285
pos 270
dimension 20
uid 2017,0
)
*576 (MRCItem
litem &286
pos 271
dimension 20
uid 2019,0
)
*577 (MRCItem
litem &287
pos 272
dimension 20
uid 2021,0
)
*578 (MRCItem
litem &288
pos 273
dimension 20
uid 2023,0
)
*579 (MRCItem
litem &289
pos 274
dimension 20
uid 2025,0
)
*580 (MRCItem
litem &290
pos 275
dimension 20
uid 2027,0
)
*581 (MRCItem
litem &291
pos 276
dimension 20
uid 2029,0
)
*582 (MRCItem
litem &292
pos 277
dimension 20
uid 2031,0
)
*583 (MRCItem
litem &293
pos 278
dimension 20
uid 2033,0
)
*584 (MRCItem
litem &294
pos 279
dimension 20
uid 2035,0
)
*585 (MRCItem
litem &295
pos 280
dimension 20
uid 2037,0
)
*586 (MRCItem
litem &296
pos 281
dimension 20
uid 2039,0
)
*587 (MRCItem
litem &297
pos 282
dimension 20
uid 2041,0
)
*588 (MRCItem
litem &298
pos 283
dimension 20
uid 2043,0
)
*589 (MRCItem
litem &299
pos 284
dimension 20
uid 2045,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*590 (MRCItem
litem &5
pos 0
dimension 20
)
*591 (MRCItem
litem &7
pos 1
dimension 50
)
*592 (MRCItem
litem &8
pos 2
dimension 100
)
*593 (MRCItem
litem &9
pos 3
dimension 50
)
*594 (MRCItem
litem &10
pos 4
dimension 100
)
*595 (MRCItem
litem &11
pos 5
dimension 60
)
*596 (MRCItem
litem &12
pos 6
dimension 100
)
*597 (MRCItem
litem &13
pos 7
dimension 50
)
*598 (MRCItem
litem &14
pos 8
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *599 (LEmptyRow
)
optionalChildren [
*600 (RefLabelRowHdr
)
*601 (TitleRowHdr
)
*602 (FilterRowHdr
)
*603 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*604 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*605 (GroupColHdr
tm "GroupColHdrMgr"
)
*606 (NameColHdr
tm "GenericNameColHdrMgr"
)
*607 (InitColHdr
tm "GenericValueColHdrMgr"
)
*608 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*609 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *610 (MRCItem
litem &599
pos 3
dimension 20
)
optionalChildren [
*611 (MRCItem
litem &600
pos 0
dimension 20
)
*612 (MRCItem
litem &601
pos 1
dimension 23
)
*613 (MRCItem
litem &602
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*614 (MRCItem
litem &603
pos 0
dimension 20
)
*615 (MRCItem
litem &605
pos 1
dimension 50
)
*616 (MRCItem
litem &606
pos 2
dimension 100
)
*617 (MRCItem
litem &607
pos 3
dimension 50
)
*618 (MRCItem
litem &608
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_triplicated/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_top@t@m@r/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_top@t@m@r/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_top@t@m@r"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_topTMR"
)
(vvPair
variable "date"
value "05/13/22"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "mopshub_topTMR"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "05/13/22"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "localhost"
)
(vvPair
variable "graphical_source_time"
value "17:03:54"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "localhost"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_triplicated"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_triplicated/work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "mopshub_topTMR"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_top@t@m@r/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_triplicated/hds/mopshub_topTMR/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "17:03:54"
)
(vvPair
variable "unit"
value "mopshub_topTMR"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Verilog2001LangMgr"
optionalChildren [
*619 (SymbolBody
uid 8,0
optionalChildren [
*620 (CptPort
uid 48,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,3625,26000,4375"
)
tg (CPTG
uid 50,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "27000,3550,29000,4450"
st "clkA"
blo "27000,4250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 52,0
va (VaSet
font "courier,8,0"
)
xt "2000,9200,14500,10100"
st "input  wire        clkA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkA"
t "wire"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*621 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,5625,26000,6375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "27000,5550,29000,6450"
st "clkB"
blo "27000,6250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 57,0
va (VaSet
font "courier,8,0"
)
xt "2000,10100,14500,11000"
st "input  wire        clkB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkB"
t "wire"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*622 (CptPort
uid 58,0
ps "OnEdgeStrategy"
shape (Triangle
uid 59,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,7625,26000,8375"
)
tg (CPTG
uid 60,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 61,0
va (VaSet
font "courier,8,0"
)
xt "27000,7550,29000,8450"
st "clkC"
blo "27000,8250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 62,0
va (VaSet
font "courier,8,0"
)
xt "2000,11000,14500,11900"
st "input  wire        clkC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkC"
t "wire"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*623 (CptPort
uid 63,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,9625,26000,10375"
)
tg (CPTG
uid 65,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66,0
va (VaSet
font "courier,8,0"
)
xt "27000,9550,30500,10450"
st "clk_80A"
blo "27000,10250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 67,0
va (VaSet
font "courier,8,0"
)
xt "2000,11900,16000,12800"
st "input  wire        clk_80A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk_80A"
t "wire"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*624 (CptPort
uid 68,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,11625,26000,12375"
)
tg (CPTG
uid 70,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71,0
va (VaSet
font "courier,8,0"
)
xt "27000,11550,30500,12450"
st "clk_80B"
blo "27000,12250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 72,0
va (VaSet
font "courier,8,0"
)
xt "2000,12800,16000,13700"
st "input  wire        clk_80B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk_80B"
t "wire"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*625 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,13625,26000,14375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
font "courier,8,0"
)
xt "27000,13550,30500,14450"
st "clk_80C"
blo "27000,14250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 77,0
va (VaSet
font "courier,8,0"
)
xt "2000,13700,16000,14600"
st "input  wire        clk_80C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk_80C"
t "wire"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*626 (CptPort
uid 78,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,15625,26000,16375"
)
tg (CPTG
uid 80,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81,0
va (VaSet
font "courier,8,0"
)
xt "27000,15550,33500,16450"
st "endwait_allA"
blo "27000,16250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 82,0
va (VaSet
font "courier,8,0"
)
xt "2000,14600,18500,15500"
st "input  wire        endwait_allA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "endwait_allA"
t "wire"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*627 (CptPort
uid 83,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,17625,26000,18375"
)
tg (CPTG
uid 85,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86,0
va (VaSet
font "courier,8,0"
)
xt "27000,17550,33500,18450"
st "endwait_allB"
blo "27000,18250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 87,0
va (VaSet
font "courier,8,0"
)
xt "2000,15500,18500,16400"
st "input  wire        endwait_allB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "endwait_allB"
t "wire"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*628 (CptPort
uid 88,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,19625,26000,20375"
)
tg (CPTG
uid 90,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91,0
va (VaSet
font "courier,8,0"
)
xt "27000,19550,33500,20450"
st "endwait_allC"
blo "27000,20250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "2000,16400,18500,17300"
st "input  wire        endwait_allC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "endwait_allC"
t "wire"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*629 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,21625,26000,22375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
font "courier,8,0"
)
xt "27000,21550,30500,22450"
st "miso_cA"
blo "27000,22250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 97,0
va (VaSet
font "courier,8,0"
)
xt "2000,17300,16000,18200"
st "input  wire        miso_cA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_cA"
t "wire"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*630 (CptPort
uid 98,0
ps "OnEdgeStrategy"
shape (Triangle
uid 99,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,23625,26000,24375"
)
tg (CPTG
uid 100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101,0
va (VaSet
font "courier,8,0"
)
xt "27000,23550,30500,24450"
st "miso_cB"
blo "27000,24250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 102,0
va (VaSet
font "courier,8,0"
)
xt "2000,18200,16000,19100"
st "input  wire        miso_cB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_cB"
t "wire"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*631 (CptPort
uid 103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,25625,26000,26375"
)
tg (CPTG
uid 105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "27000,25550,30500,26450"
st "miso_cC"
blo "27000,26250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 107,0
va (VaSet
font "courier,8,0"
)
xt "2000,19100,16000,20000"
st "input  wire        miso_cC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_cC"
t "wire"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*632 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,27625,26000,28375"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 111,0
va (VaSet
font "courier,8,0"
)
xt "27000,27550,30500,28450"
st "miso_mA"
blo "27000,28250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "2000,20000,16000,20900"
st "input  wire        miso_mA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_mA"
t "wire"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*633 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,29625,26000,30375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "courier,8,0"
)
xt "27000,29550,30500,30450"
st "miso_mB"
blo "27000,30250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
font "courier,8,0"
)
xt "2000,20900,16000,21800"
st "input  wire        miso_mB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_mB"
t "wire"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*634 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,31625,26000,32375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
font "courier,8,0"
)
xt "27000,31550,30500,32450"
st "miso_mC"
blo "27000,32250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
font "courier,8,0"
)
xt "2000,21800,16000,22700"
st "input  wire        miso_mC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "miso_mC"
t "wire"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*635 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,33625,26000,34375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "27000,33550,31000,34450"
st "n_busesA"
blo "27000,34250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 127,0
va (VaSet
font "courier,8,0"
)
xt "2000,22700,16500,23600"
st "input  wire [4:0]  n_busesA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "n_busesA"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*636 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,35625,26000,36375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
font "courier,8,0"
)
xt "27000,35550,31000,36450"
st "n_busesB"
blo "27000,36250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
font "courier,8,0"
)
xt "2000,23600,16500,24500"
st "input  wire [4:0]  n_busesB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "n_busesB"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*637 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,37625,26000,38375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "courier,8,0"
)
xt "27000,37550,31000,38450"
st "n_busesC"
blo "27000,38250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
font "courier,8,0"
)
xt "2000,24500,16500,25400"
st "input  wire [4:0]  n_busesC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "n_busesC"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*638 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,39625,26000,40375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
font "courier,8,0"
)
xt "27000,39550,38500,40450"
st "osc_auto_trim_mopshubA"
blo "27000,40250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
font "courier,8,0"
)
xt "2000,25400,23500,26300"
st "input  wire        osc_auto_trim_mopshubA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubA"
t "wire"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*639 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,41625,26000,42375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "courier,8,0"
)
xt "27000,41550,38500,42450"
st "osc_auto_trim_mopshubB"
blo "27000,42250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
font "courier,8,0"
)
xt "2000,26300,23500,27200"
st "input  wire        osc_auto_trim_mopshubB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubB"
t "wire"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*640 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,43625,26000,44375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
font "courier,8,0"
)
xt "27000,43550,38500,44450"
st "osc_auto_trim_mopshubC"
blo "27000,44250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
font "courier,8,0"
)
xt "2000,27200,23500,28100"
st "input  wire        osc_auto_trim_mopshubC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshubC"
t "wire"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*641 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,45625,26000,46375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "courier,8,0"
)
xt "27000,45550,29000,46450"
st "rstA"
blo "27000,46250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
font "courier,8,0"
)
xt "2000,28100,14500,29000"
st "input  wire        rstA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rstA"
t "wire"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*642 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,47625,26000,48375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
font "courier,8,0"
)
xt "27000,47550,29000,48450"
st "rstB"
blo "27000,48250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "2000,29000,14500,29900"
st "input  wire        rstB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rstB"
t "wire"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*643 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,49625,26000,50375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "courier,8,0"
)
xt "27000,49550,29000,50450"
st "rstC"
blo "27000,50250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
font "courier,8,0"
)
xt "2000,29900,14500,30800"
st "input  wire        rstC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rstC"
t "wire"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*644 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,51625,26000,52375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
font "courier,8,0"
)
xt "27000,51550,29000,52450"
st "rx0A"
blo "27000,52250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
font "courier,8,0"
)
xt "2000,30800,14500,31700"
st "input  wire        rx0A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx0A"
t "wire"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*645 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,53625,26000,54375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "27000,53550,29000,54450"
st "rx0B"
blo "27000,54250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
font "courier,8,0"
)
xt "2000,31700,14500,32600"
st "input  wire        rx0B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx0B"
t "wire"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*646 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,55625,26000,56375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
font "courier,8,0"
)
xt "27000,55550,29000,56450"
st "rx0C"
blo "27000,56250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "2000,32600,14500,33500"
st "input  wire        rx0C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx0C"
t "wire"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*647 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,57625,26000,58375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
font "courier,8,0"
)
xt "27000,57550,29000,58450"
st "rx1A"
blo "27000,58250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
font "courier,8,0"
)
xt "2000,33500,14500,34400"
st "input  wire        rx1A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx1A"
t "wire"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*648 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,59625,26000,60375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "courier,8,0"
)
xt "27000,59550,29000,60450"
st "rx1B"
blo "27000,60250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
font "courier,8,0"
)
xt "2000,34400,14500,35300"
st "input  wire        rx1B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx1B"
t "wire"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*649 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,61625,26000,62375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "27000,61550,29000,62450"
st "rx1C"
blo "27000,62250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
font "courier,8,0"
)
xt "2000,35300,14500,36200"
st "input  wire        rx1C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx1C"
t "wire"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*650 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,63625,26000,64375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
font "courier,8,0"
)
xt "27000,63550,29500,64450"
st "rx10A"
blo "27000,64250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
font "courier,8,0"
)
xt "2000,36200,15000,37100"
st "input  wire        rx10A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx10A"
t "wire"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*651 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,65625,26000,66375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "courier,8,0"
)
xt "27000,65550,29500,66450"
st "rx10B"
blo "27000,66250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
font "courier,8,0"
)
xt "2000,37100,15000,38000"
st "input  wire        rx10B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx10B"
t "wire"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*652 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,67625,26000,68375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
font "courier,8,0"
)
xt "27000,67550,29500,68450"
st "rx10C"
blo "27000,68250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
font "courier,8,0"
)
xt "2000,38000,15000,38900"
st "input  wire        rx10C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx10C"
t "wire"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*653 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,69625,26000,70375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
font "courier,8,0"
)
xt "27000,69550,29500,70450"
st "rx11A"
blo "27000,70250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
font "courier,8,0"
)
xt "2000,38900,15000,39800"
st "input  wire        rx11A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx11A"
t "wire"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*654 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,71625,26000,72375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "courier,8,0"
)
xt "27000,71550,29500,72450"
st "rx11B"
blo "27000,72250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
font "courier,8,0"
)
xt "2000,39800,15000,40700"
st "input  wire        rx11B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx11B"
t "wire"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*655 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,73625,26000,74375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "courier,8,0"
)
xt "27000,73550,29500,74450"
st "rx11C"
blo "27000,74250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
font "courier,8,0"
)
xt "2000,40700,15000,41600"
st "input  wire        rx11C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx11C"
t "wire"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
)
*656 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,75625,26000,76375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
font "courier,8,0"
)
xt "27000,75550,29500,76450"
st "rx12A"
blo "27000,76250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "2000,41600,15000,42500"
st "input  wire        rx12A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx12A"
t "wire"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
)
*657 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,77625,26000,78375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "courier,8,0"
)
xt "27000,77550,29500,78450"
st "rx12B"
blo "27000,78250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
font "courier,8,0"
)
xt "2000,42500,15000,43400"
st "input  wire        rx12B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx12B"
t "wire"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*658 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,79625,26000,80375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
font "courier,8,0"
)
xt "27000,79550,29500,80450"
st "rx12C"
blo "27000,80250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 242,0
va (VaSet
font "courier,8,0"
)
xt "2000,43400,15000,44300"
st "input  wire        rx12C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx12C"
t "wire"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*659 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,81625,26000,82375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "courier,8,0"
)
xt "27000,81550,29500,82450"
st "rx13A"
blo "27000,82250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
font "courier,8,0"
)
xt "2000,44300,15000,45200"
st "input  wire        rx13A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx13A"
t "wire"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*660 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,83625,26000,84375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
font "courier,8,0"
)
xt "27000,83550,29500,84450"
st "rx13B"
blo "27000,84250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "2000,45200,15000,46100"
st "input  wire        rx13B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx13B"
t "wire"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*661 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,85625,26000,86375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "courier,8,0"
)
xt "27000,85550,29500,86450"
st "rx13C"
blo "27000,86250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
font "courier,8,0"
)
xt "2000,46100,15000,47000"
st "input  wire        rx13C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx13C"
t "wire"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
*662 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,87625,26000,88375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
font "courier,8,0"
)
xt "27000,87550,29500,88450"
st "rx14A"
blo "27000,88250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 262,0
va (VaSet
font "courier,8,0"
)
xt "2000,47000,15000,47900"
st "input  wire        rx14A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx14A"
t "wire"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
)
*663 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,89625,26000,90375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "27000,89550,29500,90450"
st "rx14B"
blo "27000,90250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 267,0
va (VaSet
font "courier,8,0"
)
xt "2000,47900,15000,48800"
st "input  wire        rx14B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx14B"
t "wire"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
)
*664 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,91625,26000,92375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
font "courier,8,0"
)
xt "27000,91550,29500,92450"
st "rx14C"
blo "27000,92250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
font "courier,8,0"
)
xt "2000,48800,15000,49700"
st "input  wire        rx14C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx14C"
t "wire"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
)
*665 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,93625,26000,94375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "courier,8,0"
)
xt "27000,93550,29500,94450"
st "rx15A"
blo "27000,94250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 277,0
va (VaSet
font "courier,8,0"
)
xt "2000,49700,15000,50600"
st "input  wire        rx15A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx15A"
t "wire"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
)
*666 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,95625,26000,96375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
font "courier,8,0"
)
xt "27000,95550,29500,96450"
st "rx15B"
blo "27000,96250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 282,0
va (VaSet
font "courier,8,0"
)
xt "2000,50600,15000,51500"
st "input  wire        rx15B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx15B"
t "wire"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
)
*667 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,97625,26000,98375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
font "courier,8,0"
)
xt "27000,97550,29500,98450"
st "rx15C"
blo "27000,98250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
font "courier,8,0"
)
xt "2000,51500,15000,52400"
st "input  wire        rx15C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx15C"
t "wire"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
)
*668 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,99625,26000,100375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
font "courier,8,0"
)
xt "27000,99550,29500,100450"
st "rx16A"
blo "27000,100250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 292,0
va (VaSet
font "courier,8,0"
)
xt "2000,52400,15000,53300"
st "input  wire        rx16A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx16A"
t "wire"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
)
*669 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,101625,26000,102375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "courier,8,0"
)
xt "27000,101550,29500,102450"
st "rx16B"
blo "27000,102250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 297,0
va (VaSet
font "courier,8,0"
)
xt "2000,53300,15000,54200"
st "input  wire        rx16B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx16B"
t "wire"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
)
*670 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,103625,26000,104375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
font "courier,8,0"
)
xt "27000,103550,29500,104450"
st "rx16C"
blo "27000,104250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 302,0
va (VaSet
font "courier,8,0"
)
xt "2000,54200,15000,55100"
st "input  wire        rx16C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx16C"
t "wire"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
)
*671 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,105625,26000,106375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
font "courier,8,0"
)
xt "27000,105550,29500,106450"
st "rx17A"
blo "27000,106250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 307,0
va (VaSet
font "courier,8,0"
)
xt "2000,55100,15000,56000"
st "input  wire        rx17A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx17A"
t "wire"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
)
*672 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,107625,26000,108375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
font "courier,8,0"
)
xt "27000,107550,29500,108450"
st "rx17B"
blo "27000,108250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 312,0
va (VaSet
font "courier,8,0"
)
xt "2000,56000,15000,56900"
st "input  wire        rx17B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx17B"
t "wire"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
)
*673 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,109625,26000,110375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
font "courier,8,0"
)
xt "27000,109550,29500,110450"
st "rx17C"
blo "27000,110250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 317,0
va (VaSet
font "courier,8,0"
)
xt "2000,56900,15000,57800"
st "input  wire        rx17C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx17C"
t "wire"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*674 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,111625,26000,112375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
font "courier,8,0"
)
xt "27000,111550,29500,112450"
st "rx18A"
blo "27000,112250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 322,0
va (VaSet
font "courier,8,0"
)
xt "2000,57800,15000,58700"
st "input  wire        rx18A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx18A"
t "wire"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
)
*675 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,113625,26000,114375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
font "courier,8,0"
)
xt "27000,113550,29500,114450"
st "rx18B"
blo "27000,114250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 327,0
va (VaSet
font "courier,8,0"
)
xt "2000,58700,15000,59600"
st "input  wire        rx18B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx18B"
t "wire"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
)
*676 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,115625,26000,116375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
font "courier,8,0"
)
xt "27000,115550,29500,116450"
st "rx18C"
blo "27000,116250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 332,0
va (VaSet
font "courier,8,0"
)
xt "2000,59600,15000,60500"
st "input  wire        rx18C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx18C"
t "wire"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
)
*677 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,117625,26000,118375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "courier,8,0"
)
xt "27000,117550,29500,118450"
st "rx19A"
blo "27000,118250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 337,0
va (VaSet
font "courier,8,0"
)
xt "2000,60500,15000,61400"
st "input  wire        rx19A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx19A"
t "wire"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
)
*678 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,119625,26000,120375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
font "courier,8,0"
)
xt "27000,119550,29500,120450"
st "rx19B"
blo "27000,120250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 342,0
va (VaSet
font "courier,8,0"
)
xt "2000,61400,15000,62300"
st "input  wire        rx19B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx19B"
t "wire"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
)
*679 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,121625,26000,122375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
font "courier,8,0"
)
xt "27000,121550,29500,122450"
st "rx19C"
blo "27000,122250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 347,0
va (VaSet
font "courier,8,0"
)
xt "2000,62300,15000,63200"
st "input  wire        rx19C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx19C"
t "wire"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
)
*680 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,123625,26000,124375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
font "courier,8,0"
)
xt "27000,123550,29000,124450"
st "rx2A"
blo "27000,124250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
font "courier,8,0"
)
xt "2000,63200,14500,64100"
st "input  wire        rx2A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx2A"
t "wire"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
)
*681 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,125625,26000,126375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "courier,8,0"
)
xt "27000,125550,29000,126450"
st "rx2B"
blo "27000,126250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
font "courier,8,0"
)
xt "2000,64100,14500,65000"
st "input  wire        rx2B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx2B"
t "wire"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
)
*682 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,127625,26000,128375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
font "courier,8,0"
)
xt "27000,127550,29000,128450"
st "rx2C"
blo "27000,128250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 362,0
va (VaSet
font "courier,8,0"
)
xt "2000,65000,14500,65900"
st "input  wire        rx2C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx2C"
t "wire"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
)
*683 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,129625,26000,130375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "courier,8,0"
)
xt "27000,129550,29500,130450"
st "rx20A"
blo "27000,130250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 367,0
va (VaSet
font "courier,8,0"
)
xt "2000,65900,15000,66800"
st "input  wire        rx20A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx20A"
t "wire"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
)
*684 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,131625,26000,132375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
font "courier,8,0"
)
xt "27000,131550,29500,132450"
st "rx20B"
blo "27000,132250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
font "courier,8,0"
)
xt "2000,66800,15000,67700"
st "input  wire        rx20B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx20B"
t "wire"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
)
*685 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,133625,26000,134375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
font "courier,8,0"
)
xt "27000,133550,29500,134450"
st "rx20C"
blo "27000,134250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 377,0
va (VaSet
font "courier,8,0"
)
xt "2000,67700,15000,68600"
st "input  wire        rx20C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx20C"
t "wire"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
)
*686 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,135625,26000,136375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
font "courier,8,0"
)
xt "27000,135550,29500,136450"
st "rx21A"
blo "27000,136250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 382,0
va (VaSet
font "courier,8,0"
)
xt "2000,68600,15000,69500"
st "input  wire        rx21A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx21A"
t "wire"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
)
*687 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,137625,26000,138375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
font "courier,8,0"
)
xt "27000,137550,29500,138450"
st "rx21B"
blo "27000,138250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 387,0
va (VaSet
font "courier,8,0"
)
xt "2000,69500,15000,70400"
st "input  wire        rx21B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx21B"
t "wire"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
)
*688 (CptPort
uid 388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,139625,26000,140375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
font "courier,8,0"
)
xt "27000,139550,29500,140450"
st "rx21C"
blo "27000,140250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 392,0
va (VaSet
font "courier,8,0"
)
xt "2000,70400,15000,71300"
st "input  wire        rx21C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx21C"
t "wire"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
)
*689 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,141625,26000,142375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "courier,8,0"
)
xt "27000,141550,29500,142450"
st "rx22A"
blo "27000,142250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 397,0
va (VaSet
font "courier,8,0"
)
xt "2000,71300,15000,72200"
st "input  wire        rx22A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx22A"
t "wire"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
)
*690 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,143625,26000,144375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
font "courier,8,0"
)
xt "27000,143550,29500,144450"
st "rx22B"
blo "27000,144250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 402,0
va (VaSet
font "courier,8,0"
)
xt "2000,72200,15000,73100"
st "input  wire        rx22B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx22B"
t "wire"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
)
*691 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,145625,26000,146375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
font "courier,8,0"
)
xt "27000,145550,29500,146450"
st "rx22C"
blo "27000,146250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 407,0
va (VaSet
font "courier,8,0"
)
xt "2000,73100,15000,74000"
st "input  wire        rx22C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx22C"
t "wire"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
)
*692 (CptPort
uid 408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,147625,26000,148375"
)
tg (CPTG
uid 410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 411,0
va (VaSet
font "courier,8,0"
)
xt "27000,147550,29500,148450"
st "rx23A"
blo "27000,148250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 412,0
va (VaSet
font "courier,8,0"
)
xt "2000,74000,15000,74900"
st "input  wire        rx23A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx23A"
t "wire"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
)
*693 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,149625,26000,150375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
font "courier,8,0"
)
xt "27000,149550,29500,150450"
st "rx23B"
blo "27000,150250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 417,0
va (VaSet
font "courier,8,0"
)
xt "2000,74900,15000,75800"
st "input  wire        rx23B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx23B"
t "wire"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
)
*694 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,151625,26000,152375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
font "courier,8,0"
)
xt "27000,151550,29500,152450"
st "rx23C"
blo "27000,152250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
font "courier,8,0"
)
xt "2000,75800,15000,76700"
st "input  wire        rx23C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx23C"
t "wire"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
)
*695 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,153625,26000,154375"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
font "courier,8,0"
)
xt "27000,153550,29500,154450"
st "rx24A"
blo "27000,154250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
font "courier,8,0"
)
xt "2000,76700,15000,77600"
st "input  wire        rx24A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx24A"
t "wire"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
)
*696 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,155625,26000,156375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
font "courier,8,0"
)
xt "27000,155550,29500,156450"
st "rx24B"
blo "27000,156250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
font "courier,8,0"
)
xt "2000,77600,15000,78500"
st "input  wire        rx24B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx24B"
t "wire"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
)
*697 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,157625,26000,158375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
font "courier,8,0"
)
xt "27000,157550,29500,158450"
st "rx24C"
blo "27000,158250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 437,0
va (VaSet
font "courier,8,0"
)
xt "2000,78500,15000,79400"
st "input  wire        rx24C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx24C"
t "wire"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
)
*698 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,159625,26000,160375"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
font "courier,8,0"
)
xt "27000,159550,29500,160450"
st "rx25A"
blo "27000,160250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 442,0
va (VaSet
font "courier,8,0"
)
xt "2000,79400,15000,80300"
st "input  wire        rx25A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx25A"
t "wire"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
)
*699 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,161625,26000,162375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
font "courier,8,0"
)
xt "27000,161550,29500,162450"
st "rx25B"
blo "27000,162250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
font "courier,8,0"
)
xt "2000,80300,15000,81200"
st "input  wire        rx25B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx25B"
t "wire"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
)
*700 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,163625,26000,164375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
font "courier,8,0"
)
xt "27000,163550,29500,164450"
st "rx25C"
blo "27000,164250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
font "courier,8,0"
)
xt "2000,81200,15000,82100"
st "input  wire        rx25C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx25C"
t "wire"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
)
*701 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,165625,26000,166375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
font "courier,8,0"
)
xt "27000,165550,29500,166450"
st "rx26A"
blo "27000,166250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
font "courier,8,0"
)
xt "2000,82100,15000,83000"
st "input  wire        rx26A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx26A"
t "wire"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
)
*702 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,167625,26000,168375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
font "courier,8,0"
)
xt "27000,167550,29500,168450"
st "rx26B"
blo "27000,168250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 462,0
va (VaSet
font "courier,8,0"
)
xt "2000,83000,15000,83900"
st "input  wire        rx26B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx26B"
t "wire"
preAdd 0
posAdd 0
o 83
suid 83,0
)
)
)
*703 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,169625,26000,170375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
font "courier,8,0"
)
xt "27000,169550,29500,170450"
st "rx26C"
blo "27000,170250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 467,0
va (VaSet
font "courier,8,0"
)
xt "2000,83900,15000,84800"
st "input  wire        rx26C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx26C"
t "wire"
preAdd 0
posAdd 0
o 84
suid 84,0
)
)
)
*704 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,171625,26000,172375"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
font "courier,8,0"
)
xt "27000,171550,29500,172450"
st "rx27A"
blo "27000,172250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 472,0
va (VaSet
font "courier,8,0"
)
xt "2000,84800,15000,85700"
st "input  wire        rx27A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx27A"
t "wire"
preAdd 0
posAdd 0
o 85
suid 85,0
)
)
)
*705 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,173625,26000,174375"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
font "courier,8,0"
)
xt "27000,173550,29500,174450"
st "rx27B"
blo "27000,174250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 477,0
va (VaSet
font "courier,8,0"
)
xt "2000,85700,15000,86600"
st "input  wire        rx27B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx27B"
t "wire"
preAdd 0
posAdd 0
o 86
suid 86,0
)
)
)
*706 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,175625,26000,176375"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
font "courier,8,0"
)
xt "27000,175550,29500,176450"
st "rx27C"
blo "27000,176250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 482,0
va (VaSet
font "courier,8,0"
)
xt "2000,86600,15000,87500"
st "input  wire        rx27C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx27C"
t "wire"
preAdd 0
posAdd 0
o 87
suid 87,0
)
)
)
*707 (CptPort
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,177625,26000,178375"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 486,0
va (VaSet
font "courier,8,0"
)
xt "27000,177550,29500,178450"
st "rx28A"
blo "27000,178250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 487,0
va (VaSet
font "courier,8,0"
)
xt "2000,87500,15000,88400"
st "input  wire        rx28A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx28A"
t "wire"
preAdd 0
posAdd 0
o 88
suid 88,0
)
)
)
*708 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,179625,26000,180375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
font "courier,8,0"
)
xt "27000,179550,29500,180450"
st "rx28B"
blo "27000,180250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 492,0
va (VaSet
font "courier,8,0"
)
xt "2000,88400,15000,89300"
st "input  wire        rx28B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx28B"
t "wire"
preAdd 0
posAdd 0
o 89
suid 89,0
)
)
)
*709 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,181625,26000,182375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "courier,8,0"
)
xt "27000,181550,29500,182450"
st "rx28C"
blo "27000,182250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 497,0
va (VaSet
font "courier,8,0"
)
xt "2000,89300,15000,90200"
st "input  wire        rx28C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx28C"
t "wire"
preAdd 0
posAdd 0
o 90
suid 90,0
)
)
)
*710 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,183625,26000,184375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
font "courier,8,0"
)
xt "27000,183550,29500,184450"
st "rx29A"
blo "27000,184250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 502,0
va (VaSet
font "courier,8,0"
)
xt "2000,90200,15000,91100"
st "input  wire        rx29A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx29A"
t "wire"
preAdd 0
posAdd 0
o 91
suid 91,0
)
)
)
*711 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,185625,26000,186375"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
font "courier,8,0"
)
xt "27000,185550,29500,186450"
st "rx29B"
blo "27000,186250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 507,0
va (VaSet
font "courier,8,0"
)
xt "2000,91100,15000,92000"
st "input  wire        rx29B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx29B"
t "wire"
preAdd 0
posAdd 0
o 92
suid 92,0
)
)
)
*712 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,187625,26000,188375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "courier,8,0"
)
xt "27000,187550,29500,188450"
st "rx29C"
blo "27000,188250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 512,0
va (VaSet
font "courier,8,0"
)
xt "2000,92000,15000,92900"
st "input  wire        rx29C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx29C"
t "wire"
preAdd 0
posAdd 0
o 93
suid 93,0
)
)
)
*713 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,189625,26000,190375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
font "courier,8,0"
)
xt "27000,189550,29000,190450"
st "rx3A"
blo "27000,190250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 517,0
va (VaSet
font "courier,8,0"
)
xt "2000,92900,14500,93800"
st "input  wire        rx3A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx3A"
t "wire"
preAdd 0
posAdd 0
o 94
suid 94,0
)
)
)
*714 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,191625,26000,192375"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
font "courier,8,0"
)
xt "27000,191550,29000,192450"
st "rx3B"
blo "27000,192250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 522,0
va (VaSet
font "courier,8,0"
)
xt "2000,93800,14500,94700"
st "input  wire        rx3B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx3B"
t "wire"
preAdd 0
posAdd 0
o 95
suid 95,0
)
)
)
*715 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,193625,26000,194375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "courier,8,0"
)
xt "27000,193550,29000,194450"
st "rx3C"
blo "27000,194250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 527,0
va (VaSet
font "courier,8,0"
)
xt "2000,94700,14500,95600"
st "input  wire        rx3C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx3C"
t "wire"
preAdd 0
posAdd 0
o 96
suid 96,0
)
)
)
*716 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,195625,26000,196375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
font "courier,8,0"
)
xt "27000,195550,29500,196450"
st "rx30A"
blo "27000,196250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 532,0
va (VaSet
font "courier,8,0"
)
xt "2000,95600,15000,96500"
st "input  wire        rx30A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx30A"
t "wire"
preAdd 0
posAdd 0
o 97
suid 97,0
)
)
)
*717 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,197625,26000,198375"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
font "courier,8,0"
)
xt "27000,197550,29500,198450"
st "rx30B"
blo "27000,198250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 537,0
va (VaSet
font "courier,8,0"
)
xt "2000,96500,15000,97400"
st "input  wire        rx30B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx30B"
t "wire"
preAdd 0
posAdd 0
o 98
suid 98,0
)
)
)
*718 (CptPort
uid 538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,199625,26000,200375"
)
tg (CPTG
uid 540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 541,0
va (VaSet
font "courier,8,0"
)
xt "27000,199550,29500,200450"
st "rx30C"
blo "27000,200250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 542,0
va (VaSet
font "courier,8,0"
)
xt "2000,97400,15000,98300"
st "input  wire        rx30C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx30C"
t "wire"
preAdd 0
posAdd 0
o 99
suid 99,0
)
)
)
*719 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,201625,26000,202375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
font "courier,8,0"
)
xt "27000,201550,29500,202450"
st "rx31A"
blo "27000,202250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 547,0
va (VaSet
font "courier,8,0"
)
xt "2000,98300,15000,99200"
st "input  wire        rx31A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx31A"
t "wire"
preAdd 0
posAdd 0
o 100
suid 100,0
)
)
)
*720 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,203625,26000,204375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
font "courier,8,0"
)
xt "27000,203550,29500,204450"
st "rx31B"
blo "27000,204250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 552,0
va (VaSet
font "courier,8,0"
)
xt "2000,99200,15000,100100"
st "input  wire        rx31B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx31B"
t "wire"
preAdd 0
posAdd 0
o 101
suid 101,0
)
)
)
*721 (CptPort
uid 553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,205625,26000,206375"
)
tg (CPTG
uid 555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 556,0
va (VaSet
font "courier,8,0"
)
xt "27000,205550,29500,206450"
st "rx31C"
blo "27000,206250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 557,0
va (VaSet
font "courier,8,0"
)
xt "2000,100100,15000,101000"
st "input  wire        rx31C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx31C"
t "wire"
preAdd 0
posAdd 0
o 102
suid 102,0
)
)
)
*722 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,207625,26000,208375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
font "courier,8,0"
)
xt "27000,207550,29000,208450"
st "rx4A"
blo "27000,208250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 562,0
va (VaSet
font "courier,8,0"
)
xt "2000,101000,14500,101900"
st "input  wire        rx4A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx4A"
t "wire"
preAdd 0
posAdd 0
o 103
suid 103,0
)
)
)
*723 (CptPort
uid 563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,209625,26000,210375"
)
tg (CPTG
uid 565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
font "courier,8,0"
)
xt "27000,209550,29000,210450"
st "rx4B"
blo "27000,210250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 567,0
va (VaSet
font "courier,8,0"
)
xt "2000,101900,14500,102800"
st "input  wire        rx4B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx4B"
t "wire"
preAdd 0
posAdd 0
o 104
suid 104,0
)
)
)
*724 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,211625,26000,212375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
font "courier,8,0"
)
xt "27000,211550,29000,212450"
st "rx4C"
blo "27000,212250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 572,0
va (VaSet
font "courier,8,0"
)
xt "2000,102800,14500,103700"
st "input  wire        rx4C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx4C"
t "wire"
preAdd 0
posAdd 0
o 105
suid 105,0
)
)
)
*725 (CptPort
uid 573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,213625,26000,214375"
)
tg (CPTG
uid 575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 576,0
va (VaSet
font "courier,8,0"
)
xt "27000,213550,29000,214450"
st "rx5A"
blo "27000,214250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 577,0
va (VaSet
font "courier,8,0"
)
xt "2000,103700,14500,104600"
st "input  wire        rx5A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx5A"
t "wire"
preAdd 0
posAdd 0
o 106
suid 106,0
)
)
)
*726 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,215625,26000,216375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
font "courier,8,0"
)
xt "27000,215550,29000,216450"
st "rx5B"
blo "27000,216250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 582,0
va (VaSet
font "courier,8,0"
)
xt "2000,104600,14500,105500"
st "input  wire        rx5B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx5B"
t "wire"
preAdd 0
posAdd 0
o 107
suid 107,0
)
)
)
*727 (CptPort
uid 583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,217625,26000,218375"
)
tg (CPTG
uid 585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
font "courier,8,0"
)
xt "27000,217550,29000,218450"
st "rx5C"
blo "27000,218250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 587,0
va (VaSet
font "courier,8,0"
)
xt "2000,105500,14500,106400"
st "input  wire        rx5C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx5C"
t "wire"
preAdd 0
posAdd 0
o 108
suid 108,0
)
)
)
*728 (CptPort
uid 588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,219625,26000,220375"
)
tg (CPTG
uid 590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 591,0
va (VaSet
font "courier,8,0"
)
xt "27000,219550,29000,220450"
st "rx6A"
blo "27000,220250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 592,0
va (VaSet
font "courier,8,0"
)
xt "2000,106400,14500,107300"
st "input  wire        rx6A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx6A"
t "wire"
preAdd 0
posAdd 0
o 109
suid 109,0
)
)
)
*729 (CptPort
uid 593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,221625,26000,222375"
)
tg (CPTG
uid 595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
font "courier,8,0"
)
xt "27000,221550,29000,222450"
st "rx6B"
blo "27000,222250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 597,0
va (VaSet
font "courier,8,0"
)
xt "2000,107300,14500,108200"
st "input  wire        rx6B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx6B"
t "wire"
preAdd 0
posAdd 0
o 110
suid 110,0
)
)
)
*730 (CptPort
uid 598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,223625,26000,224375"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
font "courier,8,0"
)
xt "27000,223550,29000,224450"
st "rx6C"
blo "27000,224250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 602,0
va (VaSet
font "courier,8,0"
)
xt "2000,108200,14500,109100"
st "input  wire        rx6C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx6C"
t "wire"
preAdd 0
posAdd 0
o 111
suid 111,0
)
)
)
*731 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,225625,26000,226375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
font "courier,8,0"
)
xt "27000,225550,29000,226450"
st "rx7A"
blo "27000,226250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 607,0
va (VaSet
font "courier,8,0"
)
xt "2000,109100,14500,110000"
st "input  wire        rx7A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx7A"
t "wire"
preAdd 0
posAdd 0
o 112
suid 112,0
)
)
)
*732 (CptPort
uid 608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,227625,26000,228375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
font "courier,8,0"
)
xt "27000,227550,29000,228450"
st "rx7B"
blo "27000,228250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 612,0
va (VaSet
font "courier,8,0"
)
xt "2000,110000,14500,110900"
st "input  wire        rx7B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx7B"
t "wire"
preAdd 0
posAdd 0
o 113
suid 113,0
)
)
)
*733 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,229625,26000,230375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
font "courier,8,0"
)
xt "27000,229550,29000,230450"
st "rx7C"
blo "27000,230250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 617,0
va (VaSet
font "courier,8,0"
)
xt "2000,110900,14500,111800"
st "input  wire        rx7C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx7C"
t "wire"
preAdd 0
posAdd 0
o 114
suid 114,0
)
)
)
*734 (CptPort
uid 618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,231625,26000,232375"
)
tg (CPTG
uid 620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 621,0
va (VaSet
font "courier,8,0"
)
xt "27000,231550,29000,232450"
st "rx8A"
blo "27000,232250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 622,0
va (VaSet
font "courier,8,0"
)
xt "2000,111800,14500,112700"
st "input  wire        rx8A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx8A"
t "wire"
preAdd 0
posAdd 0
o 115
suid 115,0
)
)
)
*735 (CptPort
uid 623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,233625,26000,234375"
)
tg (CPTG
uid 625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 626,0
va (VaSet
font "courier,8,0"
)
xt "27000,233550,29000,234450"
st "rx8B"
blo "27000,234250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 627,0
va (VaSet
font "courier,8,0"
)
xt "2000,112700,14500,113600"
st "input  wire        rx8B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx8B"
t "wire"
preAdd 0
posAdd 0
o 116
suid 116,0
)
)
)
*736 (CptPort
uid 628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,235625,26000,236375"
)
tg (CPTG
uid 630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 631,0
va (VaSet
font "courier,8,0"
)
xt "27000,235550,29000,236450"
st "rx8C"
blo "27000,236250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 632,0
va (VaSet
font "courier,8,0"
)
xt "2000,113600,14500,114500"
st "input  wire        rx8C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx8C"
t "wire"
preAdd 0
posAdd 0
o 117
suid 117,0
)
)
)
*737 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,237625,26000,238375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "courier,8,0"
)
xt "27000,237550,29000,238450"
st "rx9A"
blo "27000,238250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 637,0
va (VaSet
font "courier,8,0"
)
xt "2000,114500,14500,115400"
st "input  wire        rx9A;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx9A"
t "wire"
preAdd 0
posAdd 0
o 118
suid 118,0
)
)
)
*738 (CptPort
uid 638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,239625,26000,240375"
)
tg (CPTG
uid 640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 641,0
va (VaSet
font "courier,8,0"
)
xt "27000,239550,29000,240450"
st "rx9B"
blo "27000,240250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 642,0
va (VaSet
font "courier,8,0"
)
xt "2000,115400,14500,116300"
st "input  wire        rx9B;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx9B"
t "wire"
preAdd 0
posAdd 0
o 119
suid 119,0
)
)
)
*739 (CptPort
uid 643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,241625,26000,242375"
)
tg (CPTG
uid 645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 646,0
va (VaSet
font "courier,8,0"
)
xt "27000,241550,29000,242450"
st "rx9C"
blo "27000,242250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 647,0
va (VaSet
font "courier,8,0"
)
xt "2000,116300,14500,117200"
st "input  wire        rx9C;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx9C"
t "wire"
preAdd 0
posAdd 0
o 120
suid 120,0
)
)
)
*740 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,243625,26000,244375"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 651,0
va (VaSet
font "courier,8,0"
)
xt "27000,243550,30500,244450"
st "rx_dinA"
blo "27000,244250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 652,0
va (VaSet
font "courier,8,0"
)
xt "2000,117200,16000,118100"
st "input  wire        rx_dinA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_dinA"
t "wire"
preAdd 0
posAdd 0
o 121
suid 121,0
)
)
)
*741 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,245625,26000,246375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
font "courier,8,0"
)
xt "27000,245550,30500,246450"
st "rx_dinB"
blo "27000,246250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 657,0
va (VaSet
font "courier,8,0"
)
xt "2000,118100,16000,119000"
st "input  wire        rx_dinB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_dinB"
t "wire"
preAdd 0
posAdd 0
o 122
suid 122,0
)
)
)
*742 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,247625,26000,248375"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 661,0
va (VaSet
font "courier,8,0"
)
xt "27000,247550,30500,248450"
st "rx_dinC"
blo "27000,248250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 662,0
va (VaSet
font "courier,8,0"
)
xt "2000,119000,16000,119900"
st "input  wire        rx_dinC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_dinC"
t "wire"
preAdd 0
posAdd 0
o 123
suid 123,0
)
)
)
*743 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,249625,26000,250375"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
font "courier,8,0"
)
xt "27000,249550,34000,250450"
st "rx_elink1bitA"
blo "27000,250250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 667,0
va (VaSet
font "courier,8,0"
)
xt "2000,119900,19000,120800"
st "input  wire        rx_elink1bitA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitA"
t "wire"
preAdd 0
posAdd 0
o 124
suid 124,0
)
)
)
*744 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,251625,26000,252375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
font "courier,8,0"
)
xt "27000,251550,34000,252450"
st "rx_elink1bitB"
blo "27000,252250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 672,0
va (VaSet
font "courier,8,0"
)
xt "2000,120800,19000,121700"
st "input  wire        rx_elink1bitB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitB"
t "wire"
preAdd 0
posAdd 0
o 125
suid 125,0
)
)
)
*745 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,253625,26000,254375"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 676,0
va (VaSet
font "courier,8,0"
)
xt "27000,253550,34000,254450"
st "rx_elink1bitC"
blo "27000,254250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 677,0
va (VaSet
font "courier,8,0"
)
xt "2000,121700,19000,122600"
st "input  wire        rx_elink1bitC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink1bitC"
t "wire"
preAdd 0
posAdd 0
o 126
suid 126,0
)
)
)
*746 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,255625,26000,256375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
font "courier,8,0"
)
xt "27000,255550,34000,256450"
st "rx_elink2bitA"
blo "27000,256250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 682,0
va (VaSet
font "courier,8,0"
)
xt "2000,122600,19000,123500"
st "input  wire [1:0]  rx_elink2bitA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitA"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 127
suid 127,0
)
)
)
*747 (CptPort
uid 683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,257625,26000,258375"
)
tg (CPTG
uid 685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
font "courier,8,0"
)
xt "27000,257550,34000,258450"
st "rx_elink2bitB"
blo "27000,258250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 687,0
va (VaSet
font "courier,8,0"
)
xt "2000,123500,19000,124400"
st "input  wire [1:0]  rx_elink2bitB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitB"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 128
suid 128,0
)
)
)
*748 (CptPort
uid 688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,259625,26000,260375"
)
tg (CPTG
uid 690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 691,0
va (VaSet
font "courier,8,0"
)
xt "27000,259550,34000,260450"
st "rx_elink2bitC"
blo "27000,260250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 692,0
va (VaSet
font "courier,8,0"
)
xt "2000,124400,19000,125300"
st "input  wire [1:0]  rx_elink2bitC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bitC"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 129
suid 129,0
)
)
)
*749 (CptPort
uid 693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,261625,26000,262375"
)
tg (CPTG
uid 695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 696,0
va (VaSet
font "courier,8,0"
)
xt "27000,261550,38000,262450"
st "seialize_data_streamA"
blo "27000,262250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 697,0
va (VaSet
font "courier,8,0"
)
xt "2000,125300,23000,126200"
st "input  wire        seialize_data_streamA;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamA"
t "wire"
preAdd 0
posAdd 0
o 130
suid 130,0
)
)
)
*750 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,263625,26000,264375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "27000,263550,38000,264450"
st "seialize_data_streamB"
blo "27000,264250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 702,0
va (VaSet
font "courier,8,0"
)
xt "2000,126200,23000,127100"
st "input  wire        seialize_data_streamB;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamB"
t "wire"
preAdd 0
posAdd 0
o 131
suid 131,0
)
)
)
*751 (CptPort
uid 703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,265625,26000,266375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "27000,265550,38000,266450"
st "seialize_data_streamC"
blo "27000,266250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 707,0
va (VaSet
font "courier,8,0"
)
xt "2000,127100,23000,128000"
st "input  wire        seialize_data_streamC;
"
)
thePort (LogicalPort
lang 5
decl (Decl
n "seialize_data_streamC"
t "wire"
preAdd 0
posAdd 0
o 132
suid 132,0
)
)
)
*752 (CptPort
uid 708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,3625,50750,4375"
)
tg (CPTG
uid 710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 711,0
va (VaSet
font "courier,8,0"
)
xt "42500,3550,49000,4450"
st "cs_active_cA"
ju 2
blo "49000,4250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 712,0
va (VaSet
font "courier,8,0"
)
xt "2000,128000,18500,128900"
st "output wire        cs_active_cA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cA"
t "wire"
preAdd 0
posAdd 0
o 133
suid 133,0
)
)
)
*753 (CptPort
uid 713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,5625,50750,6375"
)
tg (CPTG
uid 715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 716,0
va (VaSet
font "courier,8,0"
)
xt "42500,5550,49000,6450"
st "cs_active_cB"
ju 2
blo "49000,6250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 717,0
va (VaSet
font "courier,8,0"
)
xt "2000,128900,18500,129800"
st "output wire        cs_active_cB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cB"
t "wire"
preAdd 0
posAdd 0
o 134
suid 134,0
)
)
)
*754 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,7625,50750,8375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
font "courier,8,0"
)
xt "42500,7550,49000,8450"
st "cs_active_cC"
ju 2
blo "49000,8250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 722,0
va (VaSet
font "courier,8,0"
)
xt "2000,129800,18500,130700"
st "output wire        cs_active_cC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_cC"
t "wire"
preAdd 0
posAdd 0
o 135
suid 135,0
)
)
)
*755 (CptPort
uid 723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,9625,50750,10375"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 726,0
va (VaSet
font "courier,8,0"
)
xt "42500,9550,49000,10450"
st "cs_active_mA"
ju 2
blo "49000,10250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 727,0
va (VaSet
font "courier,8,0"
)
xt "2000,130700,18500,131600"
st "output wire        cs_active_mA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mA"
t "wire"
preAdd 0
posAdd 0
o 136
suid 136,0
)
)
)
*756 (CptPort
uid 728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,11625,50750,12375"
)
tg (CPTG
uid 730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 731,0
va (VaSet
font "courier,8,0"
)
xt "42500,11550,49000,12450"
st "cs_active_mB"
ju 2
blo "49000,12250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 732,0
va (VaSet
font "courier,8,0"
)
xt "2000,131600,18500,132500"
st "output wire        cs_active_mB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mB"
t "wire"
preAdd 0
posAdd 0
o 137
suid 137,0
)
)
)
*757 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,13625,50750,14375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
font "courier,8,0"
)
xt "42500,13550,49000,14450"
st "cs_active_mC"
ju 2
blo "49000,14250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 737,0
va (VaSet
font "courier,8,0"
)
xt "2000,132500,18500,133400"
st "output wire        cs_active_mC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_active_mC"
t "wire"
preAdd 0
posAdd 0
o 138
suid 138,0
)
)
)
*758 (CptPort
uid 738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,15625,50750,16375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
font "courier,8,0"
)
xt "42500,15550,49000,16450"
st "irq_can_recA"
ju 2
blo "49000,16250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 742,0
va (VaSet
font "courier,8,0"
)
xt "2000,133400,18500,134300"
st "output wire        irq_can_recA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recA"
t "wire"
preAdd 0
posAdd 0
o 139
suid 139,0
)
)
)
*759 (CptPort
uid 743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,17625,50750,18375"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 746,0
va (VaSet
font "courier,8,0"
)
xt "42500,17550,49000,18450"
st "irq_can_recB"
ju 2
blo "49000,18250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 747,0
va (VaSet
font "courier,8,0"
)
xt "2000,134300,18500,135200"
st "output wire        irq_can_recB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recB"
t "wire"
preAdd 0
posAdd 0
o 140
suid 140,0
)
)
)
*760 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,19625,50750,20375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
font "courier,8,0"
)
xt "42500,19550,49000,20450"
st "irq_can_recC"
ju 2
blo "49000,20250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 752,0
va (VaSet
font "courier,8,0"
)
xt "2000,135200,18500,136100"
st "output wire        irq_can_recC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_recC"
t "wire"
preAdd 0
posAdd 0
o 141
suid 141,0
)
)
)
*761 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,21625,50750,22375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
font "courier,8,0"
)
xt "42500,21550,49000,22450"
st "irq_can_traA"
ju 2
blo "49000,22250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 757,0
va (VaSet
font "courier,8,0"
)
xt "2000,136100,18500,137000"
st "output wire        irq_can_traA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traA"
t "wire"
preAdd 0
posAdd 0
o 142
suid 142,0
)
)
)
*762 (CptPort
uid 758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,23625,50750,24375"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 761,0
va (VaSet
font "courier,8,0"
)
xt "42500,23550,49000,24450"
st "irq_can_traB"
ju 2
blo "49000,24250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 762,0
va (VaSet
font "courier,8,0"
)
xt "2000,137000,18500,137900"
st "output wire        irq_can_traB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traB"
t "wire"
preAdd 0
posAdd 0
o 143
suid 143,0
)
)
)
*763 (CptPort
uid 763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,25625,50750,26375"
)
tg (CPTG
uid 765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 766,0
va (VaSet
font "courier,8,0"
)
xt "42500,25550,49000,26450"
st "irq_can_traC"
ju 2
blo "49000,26250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 767,0
va (VaSet
font "courier,8,0"
)
xt "2000,137900,18500,138800"
st "output wire        irq_can_traC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_can_traC"
t "wire"
preAdd 0
posAdd 0
o 144
suid 144,0
)
)
)
*764 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,27625,50750,28375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
font "courier,8,0"
)
xt "41500,27550,49000,28450"
st "irq_elink_recA"
ju 2
blo "49000,28250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 772,0
va (VaSet
font "courier,8,0"
)
xt "2000,138800,19500,139700"
st "output wire        irq_elink_recA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recA"
t "wire"
preAdd 0
posAdd 0
o 145
suid 145,0
)
)
)
*765 (CptPort
uid 773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,29625,50750,30375"
)
tg (CPTG
uid 775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 776,0
va (VaSet
font "courier,8,0"
)
xt "41500,29550,49000,30450"
st "irq_elink_recB"
ju 2
blo "49000,30250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 777,0
va (VaSet
font "courier,8,0"
)
xt "2000,139700,19500,140600"
st "output wire        irq_elink_recB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recB"
t "wire"
preAdd 0
posAdd 0
o 146
suid 146,0
)
)
)
*766 (CptPort
uid 778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,31625,50750,32375"
)
tg (CPTG
uid 780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 781,0
va (VaSet
font "courier,8,0"
)
xt "41500,31550,49000,32450"
st "irq_elink_recC"
ju 2
blo "49000,32250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 782,0
va (VaSet
font "courier,8,0"
)
xt "2000,140600,19500,141500"
st "output wire        irq_elink_recC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_recC"
t "wire"
preAdd 0
posAdd 0
o 147
suid 147,0
)
)
)
*767 (CptPort
uid 783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,33625,50750,34375"
)
tg (CPTG
uid 785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 786,0
va (VaSet
font "courier,8,0"
)
xt "41500,33550,49000,34450"
st "irq_elink_traA"
ju 2
blo "49000,34250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 787,0
va (VaSet
font "courier,8,0"
)
xt "2000,141500,19500,142400"
st "output wire        irq_elink_traA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traA"
t "wire"
preAdd 0
posAdd 0
o 148
suid 148,0
)
)
)
*768 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,35625,50750,36375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
font "courier,8,0"
)
xt "41500,35550,49000,36450"
st "irq_elink_traB"
ju 2
blo "49000,36250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 792,0
va (VaSet
font "courier,8,0"
)
xt "2000,142400,19500,143300"
st "output wire        irq_elink_traB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traB"
t "wire"
preAdd 0
posAdd 0
o 149
suid 149,0
)
)
)
*769 (CptPort
uid 793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,37625,50750,38375"
)
tg (CPTG
uid 795,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 796,0
va (VaSet
font "courier,8,0"
)
xt "41500,37550,49000,38450"
st "irq_elink_traC"
ju 2
blo "49000,38250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 797,0
va (VaSet
font "courier,8,0"
)
xt "2000,143300,19500,144200"
st "output wire        irq_elink_traC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_traC"
t "wire"
preAdd 0
posAdd 0
o 150
suid 150,0
)
)
)
*770 (CptPort
uid 798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,39625,50750,40375"
)
tg (CPTG
uid 800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 801,0
va (VaSet
font "courier,8,0"
)
xt "45500,39550,49000,40450"
st "mosi_cA"
ju 2
blo "49000,40250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 802,0
va (VaSet
font "courier,8,0"
)
xt "2000,144200,16000,145100"
st "output wire        mosi_cA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cA"
t "wire"
preAdd 0
posAdd 0
o 151
suid 151,0
)
)
)
*771 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,41625,50750,42375"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
font "courier,8,0"
)
xt "45500,41550,49000,42450"
st "mosi_cB"
ju 2
blo "49000,42250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 807,0
va (VaSet
font "courier,8,0"
)
xt "2000,145100,16000,146000"
st "output wire        mosi_cB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cB"
t "wire"
preAdd 0
posAdd 0
o 152
suid 152,0
)
)
)
*772 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,43625,50750,44375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
font "courier,8,0"
)
xt "45500,43550,49000,44450"
st "mosi_cC"
ju 2
blo "49000,44250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 812,0
va (VaSet
font "courier,8,0"
)
xt "2000,146000,16000,146900"
st "output wire        mosi_cC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_cC"
t "wire"
preAdd 0
posAdd 0
o 153
suid 153,0
)
)
)
*773 (CptPort
uid 813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,45625,50750,46375"
)
tg (CPTG
uid 815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 816,0
va (VaSet
font "courier,8,0"
)
xt "45500,45550,49000,46450"
st "mosi_mA"
ju 2
blo "49000,46250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 817,0
va (VaSet
font "courier,8,0"
)
xt "2000,146900,16000,147800"
st "output wire        mosi_mA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mA"
t "wire"
preAdd 0
posAdd 0
o 154
suid 154,0
)
)
)
*774 (CptPort
uid 818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,47625,50750,48375"
)
tg (CPTG
uid 820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 821,0
va (VaSet
font "courier,8,0"
)
xt "45500,47550,49000,48450"
st "mosi_mB"
ju 2
blo "49000,48250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 822,0
va (VaSet
font "courier,8,0"
)
xt "2000,147800,16000,148700"
st "output wire        mosi_mB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mB"
t "wire"
preAdd 0
posAdd 0
o 155
suid 155,0
)
)
)
*775 (CptPort
uid 823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,49625,50750,50375"
)
tg (CPTG
uid 825,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
font "courier,8,0"
)
xt "45500,49550,49000,50450"
st "mosi_mC"
ju 2
blo "49000,50250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 827,0
va (VaSet
font "courier,8,0"
)
xt "2000,148700,16000,149600"
st "output wire        mosi_mC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mosi_mC"
t "wire"
preAdd 0
posAdd 0
o 156
suid 156,0
)
)
)
*776 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,51625,50750,52375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "courier,8,0"
)
xt "41500,51550,49000,52450"
st "power_bus_cntA"
ju 2
blo "49000,52250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 832,0
va (VaSet
font "courier,8,0"
)
xt "2000,149600,19500,150500"
st "output wire [4:0]  power_bus_cntA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntA"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 157
suid 157,0
)
)
)
*777 (CptPort
uid 833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,53625,50750,54375"
)
tg (CPTG
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 836,0
va (VaSet
font "courier,8,0"
)
xt "41500,53550,49000,54450"
st "power_bus_cntB"
ju 2
blo "49000,54250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 837,0
va (VaSet
font "courier,8,0"
)
xt "2000,150500,19500,151400"
st "output wire [4:0]  power_bus_cntB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntB"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 158
suid 158,0
)
)
)
*778 (CptPort
uid 838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,55625,50750,56375"
)
tg (CPTG
uid 840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 841,0
va (VaSet
font "courier,8,0"
)
xt "41500,55550,49000,56450"
st "power_bus_cntC"
ju 2
blo "49000,56250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 842,0
va (VaSet
font "courier,8,0"
)
xt "2000,151400,19500,152300"
st "output wire [4:0]  power_bus_cntC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_cntC"
t "wire"
b "[4:0]"
preAdd 0
posAdd 0
o 159
suid 159,0
)
)
)
*779 (CptPort
uid 843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,57625,50750,58375"
)
tg (CPTG
uid 845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 846,0
va (VaSet
font "courier,8,0"
)
xt "45000,57550,49000,58450"
st "rst_busA"
ju 2
blo "49000,58250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 847,0
va (VaSet
font "courier,8,0"
)
xt "2000,152300,16500,153200"
st "output wire        rst_busA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busA"
t "wire"
preAdd 0
posAdd 0
o 160
suid 160,0
)
)
)
*780 (CptPort
uid 848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,59625,50750,60375"
)
tg (CPTG
uid 850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 851,0
va (VaSet
font "courier,8,0"
)
xt "45000,59550,49000,60450"
st "rst_busB"
ju 2
blo "49000,60250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 852,0
va (VaSet
font "courier,8,0"
)
xt "2000,153200,16500,154100"
st "output wire        rst_busB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busB"
t "wire"
preAdd 0
posAdd 0
o 161
suid 161,0
)
)
)
*781 (CptPort
uid 853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,61625,50750,62375"
)
tg (CPTG
uid 855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 856,0
va (VaSet
font "courier,8,0"
)
xt "45000,61550,49000,62450"
st "rst_busC"
ju 2
blo "49000,62250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 857,0
va (VaSet
font "courier,8,0"
)
xt "2000,154100,16500,155000"
st "output wire        rst_busC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rst_busC"
t "wire"
preAdd 0
posAdd 0
o 162
suid 162,0
)
)
)
*782 (CptPort
uid 858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,63625,50750,64375"
)
tg (CPTG
uid 860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 861,0
va (VaSet
font "courier,8,0"
)
xt "42500,63550,49000,64450"
st "rx_data_rdyA"
ju 2
blo "49000,64250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 862,0
va (VaSet
font "courier,8,0"
)
xt "2000,155000,18500,155900"
st "output wire        rx_data_rdyA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyA"
t "wire"
preAdd 0
posAdd 0
o 163
suid 163,0
)
)
)
*783 (CptPort
uid 863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,65625,50750,66375"
)
tg (CPTG
uid 865,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 866,0
va (VaSet
font "courier,8,0"
)
xt "42500,65550,49000,66450"
st "rx_data_rdyB"
ju 2
blo "49000,66250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 867,0
va (VaSet
font "courier,8,0"
)
xt "2000,155900,18500,156800"
st "output wire        rx_data_rdyB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyB"
t "wire"
preAdd 0
posAdd 0
o 164
suid 164,0
)
)
)
*784 (CptPort
uid 868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,67625,50750,68375"
)
tg (CPTG
uid 870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 871,0
va (VaSet
font "courier,8,0"
)
xt "42500,67550,49000,68450"
st "rx_data_rdyC"
ju 2
blo "49000,68250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 872,0
va (VaSet
font "courier,8,0"
)
xt "2000,156800,18500,157700"
st "output wire        rx_data_rdyC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdyC"
t "wire"
preAdd 0
posAdd 0
o 165
suid 165,0
)
)
)
*785 (CptPort
uid 873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,69625,50750,70375"
)
tg (CPTG
uid 875,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
font "courier,8,0"
)
xt "42000,69550,49000,70450"
st "rx_fifo_fullA"
ju 2
blo "49000,70250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 877,0
va (VaSet
font "courier,8,0"
)
xt "2000,157700,19000,158600"
st "output wire        rx_fifo_fullA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullA"
t "wire"
preAdd 0
posAdd 0
o 166
suid 166,0
)
)
)
*786 (CptPort
uid 878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,71625,50750,72375"
)
tg (CPTG
uid 880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 881,0
va (VaSet
font "courier,8,0"
)
xt "42000,71550,49000,72450"
st "rx_fifo_fullB"
ju 2
blo "49000,72250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 882,0
va (VaSet
font "courier,8,0"
)
xt "2000,158600,19000,159500"
st "output wire        rx_fifo_fullB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullB"
t "wire"
preAdd 0
posAdd 0
o 167
suid 167,0
)
)
)
*787 (CptPort
uid 883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,73625,50750,74375"
)
tg (CPTG
uid 885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 886,0
va (VaSet
font "courier,8,0"
)
xt "42000,73550,49000,74450"
st "rx_fifo_fullC"
ju 2
blo "49000,74250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 887,0
va (VaSet
font "courier,8,0"
)
xt "2000,159500,19000,160400"
st "output wire        rx_fifo_fullC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_fullC"
t "wire"
preAdd 0
posAdd 0
o 168
suid 168,0
)
)
)
*788 (CptPort
uid 888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,75625,50750,76375"
)
tg (CPTG
uid 890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 891,0
va (VaSet
font "courier,8,0"
)
xt "46000,75550,49000,76450"
st "sck_cA"
ju 2
blo "49000,76250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 892,0
va (VaSet
font "courier,8,0"
)
xt "2000,160400,15500,161300"
st "output wire        sck_cA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cA"
t "wire"
preAdd 0
posAdd 0
o 169
suid 169,0
)
)
)
*789 (CptPort
uid 893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,77625,50750,78375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
font "courier,8,0"
)
xt "46000,77550,49000,78450"
st "sck_cB"
ju 2
blo "49000,78250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 897,0
va (VaSet
font "courier,8,0"
)
xt "2000,161300,15500,162200"
st "output wire        sck_cB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cB"
t "wire"
preAdd 0
posAdd 0
o 170
suid 170,0
)
)
)
*790 (CptPort
uid 898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,79625,50750,80375"
)
tg (CPTG
uid 900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 901,0
va (VaSet
font "courier,8,0"
)
xt "46000,79550,49000,80450"
st "sck_cC"
ju 2
blo "49000,80250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 902,0
va (VaSet
font "courier,8,0"
)
xt "2000,162200,15500,163100"
st "output wire        sck_cC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_cC"
t "wire"
preAdd 0
posAdd 0
o 171
suid 171,0
)
)
)
*791 (CptPort
uid 903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,81625,50750,82375"
)
tg (CPTG
uid 905,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 906,0
va (VaSet
font "courier,8,0"
)
xt "46000,81550,49000,82450"
st "sck_mA"
ju 2
blo "49000,82250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 907,0
va (VaSet
font "courier,8,0"
)
xt "2000,163100,15500,164000"
st "output wire        sck_mA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mA"
t "wire"
preAdd 0
posAdd 0
o 172
suid 172,0
)
)
)
*792 (CptPort
uid 908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,83625,50750,84375"
)
tg (CPTG
uid 910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 911,0
va (VaSet
font "courier,8,0"
)
xt "46000,83550,49000,84450"
st "sck_mB"
ju 2
blo "49000,84250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 912,0
va (VaSet
font "courier,8,0"
)
xt "2000,164000,15500,164900"
st "output wire        sck_mB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mB"
t "wire"
preAdd 0
posAdd 0
o 173
suid 173,0
)
)
)
*793 (CptPort
uid 913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,85625,50750,86375"
)
tg (CPTG
uid 915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 916,0
va (VaSet
font "courier,8,0"
)
xt "46000,85550,49000,86450"
st "sck_mC"
ju 2
blo "49000,86250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 917,0
va (VaSet
font "courier,8,0"
)
xt "2000,164900,15500,165800"
st "output wire        sck_mC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sck_mC"
t "wire"
preAdd 0
posAdd 0
o 174
suid 174,0
)
)
)
*794 (CptPort
uid 918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,87625,50750,88375"
)
tg (CPTG
uid 920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 921,0
va (VaSet
font "courier,8,0"
)
xt "47000,87550,49000,88450"
st "tx0A"
ju 2
blo "49000,88250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 922,0
va (VaSet
font "courier,8,0"
)
xt "2000,165800,14500,166700"
st "output wire        tx0A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx0A"
t "wire"
preAdd 0
posAdd 0
o 175
suid 175,0
)
)
)
*795 (CptPort
uid 923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,89625,50750,90375"
)
tg (CPTG
uid 925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 926,0
va (VaSet
font "courier,8,0"
)
xt "47000,89550,49000,90450"
st "tx0B"
ju 2
blo "49000,90250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 927,0
va (VaSet
font "courier,8,0"
)
xt "2000,166700,14500,167600"
st "output wire        tx0B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx0B"
t "wire"
preAdd 0
posAdd 0
o 176
suid 176,0
)
)
)
*796 (CptPort
uid 928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,91625,50750,92375"
)
tg (CPTG
uid 930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 931,0
va (VaSet
font "courier,8,0"
)
xt "47000,91550,49000,92450"
st "tx0C"
ju 2
blo "49000,92250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 932,0
va (VaSet
font "courier,8,0"
)
xt "2000,167600,14500,168500"
st "output wire        tx0C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx0C"
t "wire"
preAdd 0
posAdd 0
o 177
suid 177,0
)
)
)
*797 (CptPort
uid 933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,93625,50750,94375"
)
tg (CPTG
uid 935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 936,0
va (VaSet
font "courier,8,0"
)
xt "47000,93550,49000,94450"
st "tx1A"
ju 2
blo "49000,94250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 937,0
va (VaSet
font "courier,8,0"
)
xt "2000,168500,14500,169400"
st "output wire        tx1A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx1A"
t "wire"
preAdd 0
posAdd 0
o 178
suid 178,0
)
)
)
*798 (CptPort
uid 938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,95625,50750,96375"
)
tg (CPTG
uid 940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 941,0
va (VaSet
font "courier,8,0"
)
xt "47000,95550,49000,96450"
st "tx1B"
ju 2
blo "49000,96250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 942,0
va (VaSet
font "courier,8,0"
)
xt "2000,169400,14500,170300"
st "output wire        tx1B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx1B"
t "wire"
preAdd 0
posAdd 0
o 179
suid 179,0
)
)
)
*799 (CptPort
uid 943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,97625,50750,98375"
)
tg (CPTG
uid 945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 946,0
va (VaSet
font "courier,8,0"
)
xt "47000,97550,49000,98450"
st "tx1C"
ju 2
blo "49000,98250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 947,0
va (VaSet
font "courier,8,0"
)
xt "2000,170300,14500,171200"
st "output wire        tx1C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx1C"
t "wire"
preAdd 0
posAdd 0
o 180
suid 180,0
)
)
)
*800 (CptPort
uid 948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,99625,50750,100375"
)
tg (CPTG
uid 950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 951,0
va (VaSet
font "courier,8,0"
)
xt "46500,99550,49000,100450"
st "tx10A"
ju 2
blo "49000,100250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 952,0
va (VaSet
font "courier,8,0"
)
xt "2000,171200,15000,172100"
st "output wire        tx10A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx10A"
t "wire"
preAdd 0
posAdd 0
o 181
suid 181,0
)
)
)
*801 (CptPort
uid 953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,101625,50750,102375"
)
tg (CPTG
uid 955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 956,0
va (VaSet
font "courier,8,0"
)
xt "46500,101550,49000,102450"
st "tx10B"
ju 2
blo "49000,102250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 957,0
va (VaSet
font "courier,8,0"
)
xt "2000,172100,15000,173000"
st "output wire        tx10B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx10B"
t "wire"
preAdd 0
posAdd 0
o 182
suid 182,0
)
)
)
*802 (CptPort
uid 958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,103625,50750,104375"
)
tg (CPTG
uid 960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 961,0
va (VaSet
font "courier,8,0"
)
xt "46500,103550,49000,104450"
st "tx10C"
ju 2
blo "49000,104250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 962,0
va (VaSet
font "courier,8,0"
)
xt "2000,173000,15000,173900"
st "output wire        tx10C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx10C"
t "wire"
preAdd 0
posAdd 0
o 183
suid 183,0
)
)
)
*803 (CptPort
uid 963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,105625,50750,106375"
)
tg (CPTG
uid 965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
font "courier,8,0"
)
xt "46500,105550,49000,106450"
st "tx11A"
ju 2
blo "49000,106250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 967,0
va (VaSet
font "courier,8,0"
)
xt "2000,173900,15000,174800"
st "output wire        tx11A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx11A"
t "wire"
preAdd 0
posAdd 0
o 184
suid 184,0
)
)
)
*804 (CptPort
uid 968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,107625,50750,108375"
)
tg (CPTG
uid 970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 971,0
va (VaSet
font "courier,8,0"
)
xt "46500,107550,49000,108450"
st "tx11B"
ju 2
blo "49000,108250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 972,0
va (VaSet
font "courier,8,0"
)
xt "2000,174800,15000,175700"
st "output wire        tx11B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx11B"
t "wire"
preAdd 0
posAdd 0
o 185
suid 185,0
)
)
)
*805 (CptPort
uid 973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,109625,50750,110375"
)
tg (CPTG
uid 975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 976,0
va (VaSet
font "courier,8,0"
)
xt "46500,109550,49000,110450"
st "tx11C"
ju 2
blo "49000,110250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 977,0
va (VaSet
font "courier,8,0"
)
xt "2000,175700,15000,176600"
st "output wire        tx11C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx11C"
t "wire"
preAdd 0
posAdd 0
o 186
suid 186,0
)
)
)
*806 (CptPort
uid 978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,111625,50750,112375"
)
tg (CPTG
uid 980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 981,0
va (VaSet
font "courier,8,0"
)
xt "46500,111550,49000,112450"
st "tx12A"
ju 2
blo "49000,112250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 982,0
va (VaSet
font "courier,8,0"
)
xt "2000,176600,15000,177500"
st "output wire        tx12A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx12A"
t "wire"
preAdd 0
posAdd 0
o 187
suid 187,0
)
)
)
*807 (CptPort
uid 983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,113625,50750,114375"
)
tg (CPTG
uid 985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 986,0
va (VaSet
font "courier,8,0"
)
xt "46500,113550,49000,114450"
st "tx12B"
ju 2
blo "49000,114250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 987,0
va (VaSet
font "courier,8,0"
)
xt "2000,177500,15000,178400"
st "output wire        tx12B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx12B"
t "wire"
preAdd 0
posAdd 0
o 188
suid 188,0
)
)
)
*808 (CptPort
uid 988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,115625,50750,116375"
)
tg (CPTG
uid 990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 991,0
va (VaSet
font "courier,8,0"
)
xt "46500,115550,49000,116450"
st "tx12C"
ju 2
blo "49000,116250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 992,0
va (VaSet
font "courier,8,0"
)
xt "2000,178400,15000,179300"
st "output wire        tx12C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx12C"
t "wire"
preAdd 0
posAdd 0
o 189
suid 189,0
)
)
)
*809 (CptPort
uid 993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,117625,50750,118375"
)
tg (CPTG
uid 995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 996,0
va (VaSet
font "courier,8,0"
)
xt "46500,117550,49000,118450"
st "tx13A"
ju 2
blo "49000,118250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 997,0
va (VaSet
font "courier,8,0"
)
xt "2000,179300,15000,180200"
st "output wire        tx13A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx13A"
t "wire"
preAdd 0
posAdd 0
o 190
suid 190,0
)
)
)
*810 (CptPort
uid 998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,119625,50750,120375"
)
tg (CPTG
uid 1000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1001,0
va (VaSet
font "courier,8,0"
)
xt "46500,119550,49000,120450"
st "tx13B"
ju 2
blo "49000,120250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1002,0
va (VaSet
font "courier,8,0"
)
xt "2000,180200,15000,181100"
st "output wire        tx13B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx13B"
t "wire"
preAdd 0
posAdd 0
o 191
suid 191,0
)
)
)
*811 (CptPort
uid 1003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,121625,50750,122375"
)
tg (CPTG
uid 1005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1006,0
va (VaSet
font "courier,8,0"
)
xt "46500,121550,49000,122450"
st "tx13C"
ju 2
blo "49000,122250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1007,0
va (VaSet
font "courier,8,0"
)
xt "2000,181100,15000,182000"
st "output wire        tx13C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx13C"
t "wire"
preAdd 0
posAdd 0
o 192
suid 192,0
)
)
)
*812 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,123625,50750,124375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
font "courier,8,0"
)
xt "46500,123550,49000,124450"
st "tx14A"
ju 2
blo "49000,124250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1012,0
va (VaSet
font "courier,8,0"
)
xt "2000,182000,15000,182900"
st "output wire        tx14A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx14A"
t "wire"
preAdd 0
posAdd 0
o 193
suid 193,0
)
)
)
*813 (CptPort
uid 1013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,125625,50750,126375"
)
tg (CPTG
uid 1015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1016,0
va (VaSet
font "courier,8,0"
)
xt "46500,125550,49000,126450"
st "tx14B"
ju 2
blo "49000,126250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1017,0
va (VaSet
font "courier,8,0"
)
xt "2000,182900,15000,183800"
st "output wire        tx14B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx14B"
t "wire"
preAdd 0
posAdd 0
o 194
suid 194,0
)
)
)
*814 (CptPort
uid 1018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,127625,50750,128375"
)
tg (CPTG
uid 1020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1021,0
va (VaSet
font "courier,8,0"
)
xt "46500,127550,49000,128450"
st "tx14C"
ju 2
blo "49000,128250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1022,0
va (VaSet
font "courier,8,0"
)
xt "2000,183800,15000,184700"
st "output wire        tx14C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx14C"
t "wire"
preAdd 0
posAdd 0
o 195
suid 195,0
)
)
)
*815 (CptPort
uid 1023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,129625,50750,130375"
)
tg (CPTG
uid 1025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1026,0
va (VaSet
font "courier,8,0"
)
xt "46500,129550,49000,130450"
st "tx15A"
ju 2
blo "49000,130250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1027,0
va (VaSet
font "courier,8,0"
)
xt "2000,184700,15000,185600"
st "output wire        tx15A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx15A"
t "wire"
preAdd 0
posAdd 0
o 196
suid 196,0
)
)
)
*816 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,131625,50750,132375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
font "courier,8,0"
)
xt "46500,131550,49000,132450"
st "tx15B"
ju 2
blo "49000,132250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1032,0
va (VaSet
font "courier,8,0"
)
xt "2000,185600,15000,186500"
st "output wire        tx15B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx15B"
t "wire"
preAdd 0
posAdd 0
o 197
suid 197,0
)
)
)
*817 (CptPort
uid 1033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,133625,50750,134375"
)
tg (CPTG
uid 1035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
font "courier,8,0"
)
xt "46500,133550,49000,134450"
st "tx15C"
ju 2
blo "49000,134250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1037,0
va (VaSet
font "courier,8,0"
)
xt "2000,186500,15000,187400"
st "output wire        tx15C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx15C"
t "wire"
preAdd 0
posAdd 0
o 198
suid 198,0
)
)
)
*818 (CptPort
uid 1038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,135625,50750,136375"
)
tg (CPTG
uid 1040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1041,0
va (VaSet
font "courier,8,0"
)
xt "46500,135550,49000,136450"
st "tx16A"
ju 2
blo "49000,136250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1042,0
va (VaSet
font "courier,8,0"
)
xt "2000,187400,15000,188300"
st "output wire        tx16A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx16A"
t "wire"
preAdd 0
posAdd 0
o 199
suid 199,0
)
)
)
*819 (CptPort
uid 1043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,137625,50750,138375"
)
tg (CPTG
uid 1045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1046,0
va (VaSet
font "courier,8,0"
)
xt "46500,137550,49000,138450"
st "tx16B"
ju 2
blo "49000,138250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "2000,188300,15000,189200"
st "output wire        tx16B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx16B"
t "wire"
preAdd 0
posAdd 0
o 200
suid 200,0
)
)
)
*820 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,139625,50750,140375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
font "courier,8,0"
)
xt "46500,139550,49000,140450"
st "tx16C"
ju 2
blo "49000,140250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1052,0
va (VaSet
font "courier,8,0"
)
xt "2000,189200,15000,190100"
st "output wire        tx16C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx16C"
t "wire"
preAdd 0
posAdd 0
o 201
suid 201,0
)
)
)
*821 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,141625,50750,142375"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
font "courier,8,0"
)
xt "46500,141550,49000,142450"
st "tx17A"
ju 2
blo "49000,142250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1057,0
va (VaSet
font "courier,8,0"
)
xt "2000,190100,15000,191000"
st "output wire        tx17A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx17A"
t "wire"
preAdd 0
posAdd 0
o 202
suid 202,0
)
)
)
*822 (CptPort
uid 1058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,143625,50750,144375"
)
tg (CPTG
uid 1060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1061,0
va (VaSet
font "courier,8,0"
)
xt "46500,143550,49000,144450"
st "tx17B"
ju 2
blo "49000,144250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1062,0
va (VaSet
font "courier,8,0"
)
xt "2000,191000,15000,191900"
st "output wire        tx17B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx17B"
t "wire"
preAdd 0
posAdd 0
o 203
suid 203,0
)
)
)
*823 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,145625,50750,146375"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
font "courier,8,0"
)
xt "46500,145550,49000,146450"
st "tx17C"
ju 2
blo "49000,146250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1067,0
va (VaSet
font "courier,8,0"
)
xt "2000,191900,15000,192800"
st "output wire        tx17C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx17C"
t "wire"
preAdd 0
posAdd 0
o 204
suid 204,0
)
)
)
*824 (CptPort
uid 1068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,147625,50750,148375"
)
tg (CPTG
uid 1070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
font "courier,8,0"
)
xt "46500,147550,49000,148450"
st "tx18A"
ju 2
blo "49000,148250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1072,0
va (VaSet
font "courier,8,0"
)
xt "2000,192800,15000,193700"
st "output wire        tx18A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx18A"
t "wire"
preAdd 0
posAdd 0
o 205
suid 205,0
)
)
)
*825 (CptPort
uid 1073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,149625,50750,150375"
)
tg (CPTG
uid 1075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1076,0
va (VaSet
font "courier,8,0"
)
xt "46500,149550,49000,150450"
st "tx18B"
ju 2
blo "49000,150250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1077,0
va (VaSet
font "courier,8,0"
)
xt "2000,193700,15000,194600"
st "output wire        tx18B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx18B"
t "wire"
preAdd 0
posAdd 0
o 206
suid 206,0
)
)
)
*826 (CptPort
uid 1078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,151625,50750,152375"
)
tg (CPTG
uid 1080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1081,0
va (VaSet
font "courier,8,0"
)
xt "46500,151550,49000,152450"
st "tx18C"
ju 2
blo "49000,152250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1082,0
va (VaSet
font "courier,8,0"
)
xt "2000,194600,15000,195500"
st "output wire        tx18C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx18C"
t "wire"
preAdd 0
posAdd 0
o 207
suid 207,0
)
)
)
*827 (CptPort
uid 1083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,153625,50750,154375"
)
tg (CPTG
uid 1085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1086,0
va (VaSet
font "courier,8,0"
)
xt "46500,153550,49000,154450"
st "tx19A"
ju 2
blo "49000,154250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1087,0
va (VaSet
font "courier,8,0"
)
xt "2000,195500,15000,196400"
st "output wire        tx19A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx19A"
t "wire"
preAdd 0
posAdd 0
o 208
suid 208,0
)
)
)
*828 (CptPort
uid 1088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,155625,50750,156375"
)
tg (CPTG
uid 1090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1091,0
va (VaSet
font "courier,8,0"
)
xt "46500,155550,49000,156450"
st "tx19B"
ju 2
blo "49000,156250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1092,0
va (VaSet
font "courier,8,0"
)
xt "2000,196400,15000,197300"
st "output wire        tx19B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx19B"
t "wire"
preAdd 0
posAdd 0
o 209
suid 209,0
)
)
)
*829 (CptPort
uid 1093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,157625,50750,158375"
)
tg (CPTG
uid 1095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1096,0
va (VaSet
font "courier,8,0"
)
xt "46500,157550,49000,158450"
st "tx19C"
ju 2
blo "49000,158250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1097,0
va (VaSet
font "courier,8,0"
)
xt "2000,197300,15000,198200"
st "output wire        tx19C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx19C"
t "wire"
preAdd 0
posAdd 0
o 210
suid 210,0
)
)
)
*830 (CptPort
uid 1098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,159625,50750,160375"
)
tg (CPTG
uid 1100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1101,0
va (VaSet
font "courier,8,0"
)
xt "47000,159550,49000,160450"
st "tx2A"
ju 2
blo "49000,160250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1102,0
va (VaSet
font "courier,8,0"
)
xt "2000,198200,14500,199100"
st "output wire        tx2A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx2A"
t "wire"
preAdd 0
posAdd 0
o 211
suid 211,0
)
)
)
*831 (CptPort
uid 1103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,161625,50750,162375"
)
tg (CPTG
uid 1105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
font "courier,8,0"
)
xt "47000,161550,49000,162450"
st "tx2B"
ju 2
blo "49000,162250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1107,0
va (VaSet
font "courier,8,0"
)
xt "2000,199100,14500,200000"
st "output wire        tx2B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx2B"
t "wire"
preAdd 0
posAdd 0
o 212
suid 212,0
)
)
)
*832 (CptPort
uid 1108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,163625,50750,164375"
)
tg (CPTG
uid 1110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1111,0
va (VaSet
font "courier,8,0"
)
xt "47000,163550,49000,164450"
st "tx2C"
ju 2
blo "49000,164250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1112,0
va (VaSet
font "courier,8,0"
)
xt "2000,200000,14500,200900"
st "output wire        tx2C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx2C"
t "wire"
preAdd 0
posAdd 0
o 213
suid 213,0
)
)
)
*833 (CptPort
uid 1113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,165625,50750,166375"
)
tg (CPTG
uid 1115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1116,0
va (VaSet
font "courier,8,0"
)
xt "46500,165550,49000,166450"
st "tx20A"
ju 2
blo "49000,166250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1117,0
va (VaSet
font "courier,8,0"
)
xt "2000,200900,15000,201800"
st "output wire        tx20A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx20A"
t "wire"
preAdd 0
posAdd 0
o 214
suid 214,0
)
)
)
*834 (CptPort
uid 1118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,167625,50750,168375"
)
tg (CPTG
uid 1120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1121,0
va (VaSet
font "courier,8,0"
)
xt "46500,167550,49000,168450"
st "tx20B"
ju 2
blo "49000,168250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1122,0
va (VaSet
font "courier,8,0"
)
xt "2000,201800,15000,202700"
st "output wire        tx20B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx20B"
t "wire"
preAdd 0
posAdd 0
o 215
suid 215,0
)
)
)
*835 (CptPort
uid 1123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,169625,50750,170375"
)
tg (CPTG
uid 1125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1126,0
va (VaSet
font "courier,8,0"
)
xt "46500,169550,49000,170450"
st "tx20C"
ju 2
blo "49000,170250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1127,0
va (VaSet
font "courier,8,0"
)
xt "2000,202700,15000,203600"
st "output wire        tx20C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx20C"
t "wire"
preAdd 0
posAdd 0
o 216
suid 216,0
)
)
)
*836 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,171625,50750,172375"
)
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
font "courier,8,0"
)
xt "46500,171550,49000,172450"
st "tx21A"
ju 2
blo "49000,172250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1132,0
va (VaSet
font "courier,8,0"
)
xt "2000,203600,15000,204500"
st "output wire        tx21A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx21A"
t "wire"
preAdd 0
posAdd 0
o 217
suid 217,0
)
)
)
*837 (CptPort
uid 1133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,173625,50750,174375"
)
tg (CPTG
uid 1135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1136,0
va (VaSet
font "courier,8,0"
)
xt "46500,173550,49000,174450"
st "tx21B"
ju 2
blo "49000,174250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1137,0
va (VaSet
font "courier,8,0"
)
xt "2000,204500,15000,205400"
st "output wire        tx21B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx21B"
t "wire"
preAdd 0
posAdd 0
o 218
suid 218,0
)
)
)
*838 (CptPort
uid 1138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,175625,50750,176375"
)
tg (CPTG
uid 1140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1141,0
va (VaSet
font "courier,8,0"
)
xt "46500,175550,49000,176450"
st "tx21C"
ju 2
blo "49000,176250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1142,0
va (VaSet
font "courier,8,0"
)
xt "2000,205400,15000,206300"
st "output wire        tx21C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx21C"
t "wire"
preAdd 0
posAdd 0
o 219
suid 219,0
)
)
)
*839 (CptPort
uid 1143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,177625,50750,178375"
)
tg (CPTG
uid 1145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1146,0
va (VaSet
font "courier,8,0"
)
xt "46500,177550,49000,178450"
st "tx22A"
ju 2
blo "49000,178250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1147,0
va (VaSet
font "courier,8,0"
)
xt "2000,206300,15000,207200"
st "output wire        tx22A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx22A"
t "wire"
preAdd 0
posAdd 0
o 220
suid 220,0
)
)
)
*840 (CptPort
uid 1148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,179625,50750,180375"
)
tg (CPTG
uid 1150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1151,0
va (VaSet
font "courier,8,0"
)
xt "46500,179550,49000,180450"
st "tx22B"
ju 2
blo "49000,180250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1152,0
va (VaSet
font "courier,8,0"
)
xt "2000,207200,15000,208100"
st "output wire        tx22B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx22B"
t "wire"
preAdd 0
posAdd 0
o 221
suid 221,0
)
)
)
*841 (CptPort
uid 1153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,181625,50750,182375"
)
tg (CPTG
uid 1155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1156,0
va (VaSet
font "courier,8,0"
)
xt "46500,181550,49000,182450"
st "tx22C"
ju 2
blo "49000,182250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1157,0
va (VaSet
font "courier,8,0"
)
xt "2000,208100,15000,209000"
st "output wire        tx22C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx22C"
t "wire"
preAdd 0
posAdd 0
o 222
suid 222,0
)
)
)
*842 (CptPort
uid 1158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,183625,50750,184375"
)
tg (CPTG
uid 1160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1161,0
va (VaSet
font "courier,8,0"
)
xt "46500,183550,49000,184450"
st "tx23A"
ju 2
blo "49000,184250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1162,0
va (VaSet
font "courier,8,0"
)
xt "2000,209000,15000,209900"
st "output wire        tx23A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx23A"
t "wire"
preAdd 0
posAdd 0
o 223
suid 223,0
)
)
)
*843 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,185625,50750,186375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
font "courier,8,0"
)
xt "46500,185550,49000,186450"
st "tx23B"
ju 2
blo "49000,186250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1167,0
va (VaSet
font "courier,8,0"
)
xt "2000,209900,15000,210800"
st "output wire        tx23B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx23B"
t "wire"
preAdd 0
posAdd 0
o 224
suid 224,0
)
)
)
*844 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,187625,50750,188375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
font "courier,8,0"
)
xt "46500,187550,49000,188450"
st "tx23C"
ju 2
blo "49000,188250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1172,0
va (VaSet
font "courier,8,0"
)
xt "2000,210800,15000,211700"
st "output wire        tx23C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx23C"
t "wire"
preAdd 0
posAdd 0
o 225
suid 225,0
)
)
)
*845 (CptPort
uid 1173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,189625,50750,190375"
)
tg (CPTG
uid 1175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
font "courier,8,0"
)
xt "46500,189550,49000,190450"
st "tx24A"
ju 2
blo "49000,190250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1177,0
va (VaSet
font "courier,8,0"
)
xt "2000,211700,15000,212600"
st "output wire        tx24A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx24A"
t "wire"
preAdd 0
posAdd 0
o 226
suid 226,0
)
)
)
*846 (CptPort
uid 1178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,191625,50750,192375"
)
tg (CPTG
uid 1180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1181,0
va (VaSet
font "courier,8,0"
)
xt "46500,191550,49000,192450"
st "tx24B"
ju 2
blo "49000,192250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1182,0
va (VaSet
font "courier,8,0"
)
xt "2000,212600,15000,213500"
st "output wire        tx24B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx24B"
t "wire"
preAdd 0
posAdd 0
o 227
suid 227,0
)
)
)
*847 (CptPort
uid 1183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,193625,50750,194375"
)
tg (CPTG
uid 1185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1186,0
va (VaSet
font "courier,8,0"
)
xt "46500,193550,49000,194450"
st "tx24C"
ju 2
blo "49000,194250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1187,0
va (VaSet
font "courier,8,0"
)
xt "2000,213500,15000,214400"
st "output wire        tx24C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx24C"
t "wire"
preAdd 0
posAdd 0
o 228
suid 228,0
)
)
)
*848 (CptPort
uid 1188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,195625,50750,196375"
)
tg (CPTG
uid 1190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1191,0
va (VaSet
font "courier,8,0"
)
xt "46500,195550,49000,196450"
st "tx25A"
ju 2
blo "49000,196250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1192,0
va (VaSet
font "courier,8,0"
)
xt "2000,214400,15000,215300"
st "output wire        tx25A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx25A"
t "wire"
preAdd 0
posAdd 0
o 229
suid 229,0
)
)
)
*849 (CptPort
uid 1193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,197625,50750,198375"
)
tg (CPTG
uid 1195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1196,0
va (VaSet
font "courier,8,0"
)
xt "46500,197550,49000,198450"
st "tx25B"
ju 2
blo "49000,198250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1197,0
va (VaSet
font "courier,8,0"
)
xt "2000,215300,15000,216200"
st "output wire        tx25B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx25B"
t "wire"
preAdd 0
posAdd 0
o 230
suid 230,0
)
)
)
*850 (CptPort
uid 1198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,199625,50750,200375"
)
tg (CPTG
uid 1200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1201,0
va (VaSet
font "courier,8,0"
)
xt "46500,199550,49000,200450"
st "tx25C"
ju 2
blo "49000,200250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1202,0
va (VaSet
font "courier,8,0"
)
xt "2000,216200,15000,217100"
st "output wire        tx25C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx25C"
t "wire"
preAdd 0
posAdd 0
o 231
suid 231,0
)
)
)
*851 (CptPort
uid 1203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,201625,50750,202375"
)
tg (CPTG
uid 1205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "46500,201550,49000,202450"
st "tx26A"
ju 2
blo "49000,202250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1207,0
va (VaSet
font "courier,8,0"
)
xt "2000,217100,15000,218000"
st "output wire        tx26A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx26A"
t "wire"
preAdd 0
posAdd 0
o 232
suid 232,0
)
)
)
*852 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,203625,50750,204375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
font "courier,8,0"
)
xt "46500,203550,49000,204450"
st "tx26B"
ju 2
blo "49000,204250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1212,0
va (VaSet
font "courier,8,0"
)
xt "2000,218000,15000,218900"
st "output wire        tx26B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx26B"
t "wire"
preAdd 0
posAdd 0
o 233
suid 233,0
)
)
)
*853 (CptPort
uid 1213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,205625,50750,206375"
)
tg (CPTG
uid 1215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1216,0
va (VaSet
font "courier,8,0"
)
xt "46500,205550,49000,206450"
st "tx26C"
ju 2
blo "49000,206250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1217,0
va (VaSet
font "courier,8,0"
)
xt "2000,218900,15000,219800"
st "output wire        tx26C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx26C"
t "wire"
preAdd 0
posAdd 0
o 234
suid 234,0
)
)
)
*854 (CptPort
uid 1218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,207625,50750,208375"
)
tg (CPTG
uid 1220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1221,0
va (VaSet
font "courier,8,0"
)
xt "46500,207550,49000,208450"
st "tx27A"
ju 2
blo "49000,208250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1222,0
va (VaSet
font "courier,8,0"
)
xt "2000,219800,15000,220700"
st "output wire        tx27A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx27A"
t "wire"
preAdd 0
posAdd 0
o 235
suid 235,0
)
)
)
*855 (CptPort
uid 1223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,209625,50750,210375"
)
tg (CPTG
uid 1225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1226,0
va (VaSet
font "courier,8,0"
)
xt "46500,209550,49000,210450"
st "tx27B"
ju 2
blo "49000,210250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1227,0
va (VaSet
font "courier,8,0"
)
xt "2000,220700,15000,221600"
st "output wire        tx27B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx27B"
t "wire"
preAdd 0
posAdd 0
o 236
suid 236,0
)
)
)
*856 (CptPort
uid 1228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,211625,50750,212375"
)
tg (CPTG
uid 1230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1231,0
va (VaSet
font "courier,8,0"
)
xt "46500,211550,49000,212450"
st "tx27C"
ju 2
blo "49000,212250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1232,0
va (VaSet
font "courier,8,0"
)
xt "2000,221600,15000,222500"
st "output wire        tx27C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx27C"
t "wire"
preAdd 0
posAdd 0
o 237
suid 237,0
)
)
)
*857 (CptPort
uid 1233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,213625,50750,214375"
)
tg (CPTG
uid 1235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1236,0
va (VaSet
font "courier,8,0"
)
xt "46500,213550,49000,214450"
st "tx28A"
ju 2
blo "49000,214250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1237,0
va (VaSet
font "courier,8,0"
)
xt "2000,222500,15000,223400"
st "output wire        tx28A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx28A"
t "wire"
preAdd 0
posAdd 0
o 238
suid 238,0
)
)
)
*858 (CptPort
uid 1238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,215625,50750,216375"
)
tg (CPTG
uid 1240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1241,0
va (VaSet
font "courier,8,0"
)
xt "46500,215550,49000,216450"
st "tx28B"
ju 2
blo "49000,216250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1242,0
va (VaSet
font "courier,8,0"
)
xt "2000,223400,15000,224300"
st "output wire        tx28B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx28B"
t "wire"
preAdd 0
posAdd 0
o 239
suid 239,0
)
)
)
*859 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,217625,50750,218375"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
font "courier,8,0"
)
xt "46500,217550,49000,218450"
st "tx28C"
ju 2
blo "49000,218250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1247,0
va (VaSet
font "courier,8,0"
)
xt "2000,224300,15000,225200"
st "output wire        tx28C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx28C"
t "wire"
preAdd 0
posAdd 0
o 240
suid 240,0
)
)
)
*860 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,219625,50750,220375"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1251,0
va (VaSet
font "courier,8,0"
)
xt "46500,219550,49000,220450"
st "tx29A"
ju 2
blo "49000,220250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1252,0
va (VaSet
font "courier,8,0"
)
xt "2000,225200,15000,226100"
st "output wire        tx29A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx29A"
t "wire"
preAdd 0
posAdd 0
o 241
suid 241,0
)
)
)
*861 (CptPort
uid 1253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,221625,50750,222375"
)
tg (CPTG
uid 1255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1256,0
va (VaSet
font "courier,8,0"
)
xt "46500,221550,49000,222450"
st "tx29B"
ju 2
blo "49000,222250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1257,0
va (VaSet
font "courier,8,0"
)
xt "2000,226100,15000,227000"
st "output wire        tx29B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx29B"
t "wire"
preAdd 0
posAdd 0
o 242
suid 242,0
)
)
)
*862 (CptPort
uid 1258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,223625,50750,224375"
)
tg (CPTG
uid 1260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1261,0
va (VaSet
font "courier,8,0"
)
xt "46500,223550,49000,224450"
st "tx29C"
ju 2
blo "49000,224250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1262,0
va (VaSet
font "courier,8,0"
)
xt "2000,227000,15000,227900"
st "output wire        tx29C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx29C"
t "wire"
preAdd 0
posAdd 0
o 243
suid 243,0
)
)
)
*863 (CptPort
uid 1263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,225625,50750,226375"
)
tg (CPTG
uid 1265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1266,0
va (VaSet
font "courier,8,0"
)
xt "47000,225550,49000,226450"
st "tx3A"
ju 2
blo "49000,226250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1267,0
va (VaSet
font "courier,8,0"
)
xt "2000,227900,14500,228800"
st "output wire        tx3A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx3A"
t "wire"
preAdd 0
posAdd 0
o 244
suid 244,0
)
)
)
*864 (CptPort
uid 1268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,227625,50750,228375"
)
tg (CPTG
uid 1270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1271,0
va (VaSet
font "courier,8,0"
)
xt "47000,227550,49000,228450"
st "tx3B"
ju 2
blo "49000,228250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1272,0
va (VaSet
font "courier,8,0"
)
xt "2000,228800,14500,229700"
st "output wire        tx3B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx3B"
t "wire"
preAdd 0
posAdd 0
o 245
suid 245,0
)
)
)
*865 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,229625,50750,230375"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
font "courier,8,0"
)
xt "47000,229550,49000,230450"
st "tx3C"
ju 2
blo "49000,230250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1277,0
va (VaSet
font "courier,8,0"
)
xt "2000,229700,14500,230600"
st "output wire        tx3C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx3C"
t "wire"
preAdd 0
posAdd 0
o 246
suid 246,0
)
)
)
*866 (CptPort
uid 1278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,231625,50750,232375"
)
tg (CPTG
uid 1280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1281,0
va (VaSet
font "courier,8,0"
)
xt "46500,231550,49000,232450"
st "tx30A"
ju 2
blo "49000,232250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1282,0
va (VaSet
font "courier,8,0"
)
xt "2000,230600,15000,231500"
st "output wire        tx30A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx30A"
t "wire"
preAdd 0
posAdd 0
o 247
suid 247,0
)
)
)
*867 (CptPort
uid 1283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,233625,50750,234375"
)
tg (CPTG
uid 1285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1286,0
va (VaSet
font "courier,8,0"
)
xt "46500,233550,49000,234450"
st "tx30B"
ju 2
blo "49000,234250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1287,0
va (VaSet
font "courier,8,0"
)
xt "2000,231500,15000,232400"
st "output wire        tx30B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx30B"
t "wire"
preAdd 0
posAdd 0
o 248
suid 248,0
)
)
)
*868 (CptPort
uid 1288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,235625,50750,236375"
)
tg (CPTG
uid 1290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1291,0
va (VaSet
font "courier,8,0"
)
xt "46500,235550,49000,236450"
st "tx30C"
ju 2
blo "49000,236250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1292,0
va (VaSet
font "courier,8,0"
)
xt "2000,232400,15000,233300"
st "output wire        tx30C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx30C"
t "wire"
preAdd 0
posAdd 0
o 249
suid 249,0
)
)
)
*869 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,237625,50750,238375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
font "courier,8,0"
)
xt "46500,237550,49000,238450"
st "tx31A"
ju 2
blo "49000,238250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1297,0
va (VaSet
font "courier,8,0"
)
xt "2000,233300,15000,234200"
st "output wire        tx31A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx31A"
t "wire"
preAdd 0
posAdd 0
o 250
suid 250,0
)
)
)
*870 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,239625,50750,240375"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
font "courier,8,0"
)
xt "46500,239550,49000,240450"
st "tx31B"
ju 2
blo "49000,240250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1302,0
va (VaSet
font "courier,8,0"
)
xt "2000,234200,15000,235100"
st "output wire        tx31B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx31B"
t "wire"
preAdd 0
posAdd 0
o 251
suid 251,0
)
)
)
*871 (CptPort
uid 1303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,241625,50750,242375"
)
tg (CPTG
uid 1305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1306,0
va (VaSet
font "courier,8,0"
)
xt "46500,241550,49000,242450"
st "tx31C"
ju 2
blo "49000,242250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1307,0
va (VaSet
font "courier,8,0"
)
xt "2000,235100,15000,236000"
st "output wire        tx31C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx31C"
t "wire"
preAdd 0
posAdd 0
o 252
suid 252,0
)
)
)
*872 (CptPort
uid 1308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,243625,50750,244375"
)
tg (CPTG
uid 1310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
font "courier,8,0"
)
xt "47000,243550,49000,244450"
st "tx4A"
ju 2
blo "49000,244250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1312,0
va (VaSet
font "courier,8,0"
)
xt "2000,236000,14500,236900"
st "output wire        tx4A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx4A"
t "wire"
preAdd 0
posAdd 0
o 253
suid 253,0
)
)
)
*873 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,245625,50750,246375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
font "courier,8,0"
)
xt "47000,245550,49000,246450"
st "tx4B"
ju 2
blo "49000,246250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1317,0
va (VaSet
font "courier,8,0"
)
xt "2000,236900,14500,237800"
st "output wire        tx4B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx4B"
t "wire"
preAdd 0
posAdd 0
o 254
suid 254,0
)
)
)
*874 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,247625,50750,248375"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "courier,8,0"
)
xt "47000,247550,49000,248450"
st "tx4C"
ju 2
blo "49000,248250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1322,0
va (VaSet
font "courier,8,0"
)
xt "2000,237800,14500,238700"
st "output wire        tx4C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx4C"
t "wire"
preAdd 0
posAdd 0
o 255
suid 255,0
)
)
)
*875 (CptPort
uid 1323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,249625,50750,250375"
)
tg (CPTG
uid 1325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1326,0
va (VaSet
font "courier,8,0"
)
xt "47000,249550,49000,250450"
st "tx5A"
ju 2
blo "49000,250250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1327,0
va (VaSet
font "courier,8,0"
)
xt "2000,238700,14500,239600"
st "output wire        tx5A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx5A"
t "wire"
preAdd 0
posAdd 0
o 256
suid 256,0
)
)
)
*876 (CptPort
uid 1328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,251625,50750,252375"
)
tg (CPTG
uid 1330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1331,0
va (VaSet
font "courier,8,0"
)
xt "47000,251550,49000,252450"
st "tx5B"
ju 2
blo "49000,252250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1332,0
va (VaSet
font "courier,8,0"
)
xt "2000,239600,14500,240500"
st "output wire        tx5B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx5B"
t "wire"
preAdd 0
posAdd 0
o 257
suid 257,0
)
)
)
*877 (CptPort
uid 1333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,253625,50750,254375"
)
tg (CPTG
uid 1335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1336,0
va (VaSet
font "courier,8,0"
)
xt "47000,253550,49000,254450"
st "tx5C"
ju 2
blo "49000,254250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1337,0
va (VaSet
font "courier,8,0"
)
xt "2000,240500,14500,241400"
st "output wire        tx5C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx5C"
t "wire"
preAdd 0
posAdd 0
o 258
suid 258,0
)
)
)
*878 (CptPort
uid 1338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,255625,50750,256375"
)
tg (CPTG
uid 1340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1341,0
va (VaSet
font "courier,8,0"
)
xt "47000,255550,49000,256450"
st "tx6A"
ju 2
blo "49000,256250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1342,0
va (VaSet
font "courier,8,0"
)
xt "2000,241400,14500,242300"
st "output wire        tx6A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx6A"
t "wire"
preAdd 0
posAdd 0
o 259
suid 259,0
)
)
)
*879 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,257625,50750,258375"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
font "courier,8,0"
)
xt "47000,257550,49000,258450"
st "tx6B"
ju 2
blo "49000,258250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1347,0
va (VaSet
font "courier,8,0"
)
xt "2000,242300,14500,243200"
st "output wire        tx6B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx6B"
t "wire"
preAdd 0
posAdd 0
o 260
suid 260,0
)
)
)
*880 (CptPort
uid 1348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,259625,50750,260375"
)
tg (CPTG
uid 1350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1351,0
va (VaSet
font "courier,8,0"
)
xt "47000,259550,49000,260450"
st "tx6C"
ju 2
blo "49000,260250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1352,0
va (VaSet
font "courier,8,0"
)
xt "2000,243200,14500,244100"
st "output wire        tx6C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx6C"
t "wire"
preAdd 0
posAdd 0
o 261
suid 261,0
)
)
)
*881 (CptPort
uid 1353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,261625,50750,262375"
)
tg (CPTG
uid 1355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1356,0
va (VaSet
font "courier,8,0"
)
xt "47000,261550,49000,262450"
st "tx7A"
ju 2
blo "49000,262250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1357,0
va (VaSet
font "courier,8,0"
)
xt "2000,244100,14500,245000"
st "output wire        tx7A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx7A"
t "wire"
preAdd 0
posAdd 0
o 262
suid 262,0
)
)
)
*882 (CptPort
uid 1358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,263625,50750,264375"
)
tg (CPTG
uid 1360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1361,0
va (VaSet
font "courier,8,0"
)
xt "47000,263550,49000,264450"
st "tx7B"
ju 2
blo "49000,264250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1362,0
va (VaSet
font "courier,8,0"
)
xt "2000,245000,14500,245900"
st "output wire        tx7B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx7B"
t "wire"
preAdd 0
posAdd 0
o 263
suid 263,0
)
)
)
*883 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,265625,50750,266375"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "courier,8,0"
)
xt "47000,265550,49000,266450"
st "tx7C"
ju 2
blo "49000,266250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1367,0
va (VaSet
font "courier,8,0"
)
xt "2000,245900,14500,246800"
st "output wire        tx7C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx7C"
t "wire"
preAdd 0
posAdd 0
o 264
suid 264,0
)
)
)
*884 (CptPort
uid 1368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,267625,50750,268375"
)
tg (CPTG
uid 1370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1371,0
va (VaSet
font "courier,8,0"
)
xt "47000,267550,49000,268450"
st "tx8A"
ju 2
blo "49000,268250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1372,0
va (VaSet
font "courier,8,0"
)
xt "2000,246800,14500,247700"
st "output wire        tx8A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx8A"
t "wire"
preAdd 0
posAdd 0
o 265
suid 265,0
)
)
)
*885 (CptPort
uid 1373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,269625,50750,270375"
)
tg (CPTG
uid 1375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1376,0
va (VaSet
font "courier,8,0"
)
xt "47000,269550,49000,270450"
st "tx8B"
ju 2
blo "49000,270250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1377,0
va (VaSet
font "courier,8,0"
)
xt "2000,247700,14500,248600"
st "output wire        tx8B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx8B"
t "wire"
preAdd 0
posAdd 0
o 266
suid 266,0
)
)
)
*886 (CptPort
uid 1378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,271625,50750,272375"
)
tg (CPTG
uid 1380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1381,0
va (VaSet
font "courier,8,0"
)
xt "47000,271550,49000,272450"
st "tx8C"
ju 2
blo "49000,272250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1382,0
va (VaSet
font "courier,8,0"
)
xt "2000,248600,14500,249500"
st "output wire        tx8C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx8C"
t "wire"
preAdd 0
posAdd 0
o 267
suid 267,0
)
)
)
*887 (CptPort
uid 1383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,273625,50750,274375"
)
tg (CPTG
uid 1385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1386,0
va (VaSet
font "courier,8,0"
)
xt "47000,273550,49000,274450"
st "tx9A"
ju 2
blo "49000,274250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1387,0
va (VaSet
font "courier,8,0"
)
xt "2000,249500,14500,250400"
st "output wire        tx9A;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx9A"
t "wire"
preAdd 0
posAdd 0
o 268
suid 268,0
)
)
)
*888 (CptPort
uid 1388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,275625,50750,276375"
)
tg (CPTG
uid 1390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1391,0
va (VaSet
font "courier,8,0"
)
xt "47000,275550,49000,276450"
st "tx9B"
ju 2
blo "49000,276250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1392,0
va (VaSet
font "courier,8,0"
)
xt "2000,250400,14500,251300"
st "output wire        tx9B;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx9B"
t "wire"
preAdd 0
posAdd 0
o 269
suid 269,0
)
)
)
*889 (CptPort
uid 1393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,277625,50750,278375"
)
tg (CPTG
uid 1395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1396,0
va (VaSet
font "courier,8,0"
)
xt "47000,277550,49000,278450"
st "tx9C"
ju 2
blo "49000,278250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1397,0
va (VaSet
font "courier,8,0"
)
xt "2000,251300,14500,252200"
st "output wire        tx9C;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx9C"
t "wire"
preAdd 0
posAdd 0
o 270
suid 270,0
)
)
)
*890 (CptPort
uid 1398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,279625,50750,280375"
)
tg (CPTG
uid 1400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1401,0
va (VaSet
font "courier,8,0"
)
xt "42500,279550,49000,280450"
st "tx_data_rdyA"
ju 2
blo "49000,280250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1402,0
va (VaSet
font "courier,8,0"
)
xt "2000,252200,18500,253100"
st "output wire        tx_data_rdyA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyA"
t "wire"
preAdd 0
posAdd 0
o 271
suid 271,0
)
)
)
*891 (CptPort
uid 1403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,281625,50750,282375"
)
tg (CPTG
uid 1405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1406,0
va (VaSet
font "courier,8,0"
)
xt "42500,281550,49000,282450"
st "tx_data_rdyB"
ju 2
blo "49000,282250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1407,0
va (VaSet
font "courier,8,0"
)
xt "2000,253100,18500,254000"
st "output wire        tx_data_rdyB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyB"
t "wire"
preAdd 0
posAdd 0
o 272
suid 272,0
)
)
)
*892 (CptPort
uid 1408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,283625,50750,284375"
)
tg (CPTG
uid 1410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1411,0
va (VaSet
font "courier,8,0"
)
xt "42500,283550,49000,284450"
st "tx_data_rdyC"
ju 2
blo "49000,284250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1412,0
va (VaSet
font "courier,8,0"
)
xt "2000,254000,18500,254900"
st "output wire        tx_data_rdyC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdyC"
t "wire"
preAdd 0
posAdd 0
o 273
suid 273,0
)
)
)
*893 (CptPort
uid 1413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,285625,50750,286375"
)
tg (CPTG
uid 1415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1416,0
va (VaSet
font "courier,8,0"
)
xt "45000,285550,49000,286450"
st "tx_doutA"
ju 2
blo "49000,286250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1417,0
va (VaSet
font "courier,8,0"
)
xt "2000,254900,16500,255800"
st "output wire        tx_doutA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutA"
t "wire"
preAdd 0
posAdd 0
o 274
suid 274,0
)
)
)
*894 (CptPort
uid 1418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,287625,50750,288375"
)
tg (CPTG
uid 1420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1421,0
va (VaSet
font "courier,8,0"
)
xt "45000,287550,49000,288450"
st "tx_doutB"
ju 2
blo "49000,288250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1422,0
va (VaSet
font "courier,8,0"
)
xt "2000,255800,16500,256700"
st "output wire        tx_doutB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutB"
t "wire"
preAdd 0
posAdd 0
o 275
suid 275,0
)
)
)
*895 (CptPort
uid 1423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,289625,50750,290375"
)
tg (CPTG
uid 1425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1426,0
va (VaSet
font "courier,8,0"
)
xt "45000,289550,49000,290450"
st "tx_doutC"
ju 2
blo "49000,290250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1427,0
va (VaSet
font "courier,8,0"
)
xt "2000,256700,16500,257600"
st "output wire        tx_doutC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_doutC"
t "wire"
preAdd 0
posAdd 0
o 276
suid 276,0
)
)
)
*896 (CptPort
uid 1428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,291625,50750,292375"
)
tg (CPTG
uid 1430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1431,0
va (VaSet
font "courier,8,0"
)
xt "41500,291550,49000,292450"
st "tx_efifo_fullA"
ju 2
blo "49000,292250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1432,0
va (VaSet
font "courier,8,0"
)
xt "2000,257600,19500,258500"
st "output wire        tx_efifo_fullA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullA"
t "wire"
preAdd 0
posAdd 0
o 277
suid 277,0
)
)
)
*897 (CptPort
uid 1433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,293625,50750,294375"
)
tg (CPTG
uid 1435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1436,0
va (VaSet
font "courier,8,0"
)
xt "41500,293550,49000,294450"
st "tx_efifo_fullB"
ju 2
blo "49000,294250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1437,0
va (VaSet
font "courier,8,0"
)
xt "2000,258500,19500,259400"
st "output wire        tx_efifo_fullB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullB"
t "wire"
preAdd 0
posAdd 0
o 278
suid 278,0
)
)
)
*898 (CptPort
uid 1438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,295625,50750,296375"
)
tg (CPTG
uid 1440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1441,0
va (VaSet
font "courier,8,0"
)
xt "41500,295550,49000,296450"
st "tx_efifo_fullC"
ju 2
blo "49000,296250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1442,0
va (VaSet
font "courier,8,0"
)
xt "2000,259400,19500,260300"
st "output wire        tx_efifo_fullC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_efifo_fullC"
t "wire"
preAdd 0
posAdd 0
o 279
suid 279,0
)
)
)
*899 (CptPort
uid 1443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,297625,50750,298375"
)
tg (CPTG
uid 1445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1446,0
va (VaSet
font "courier,8,0"
)
xt "42000,297550,49000,298450"
st "tx_elink1bitA"
ju 2
blo "49000,298250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1447,0
va (VaSet
font "courier,8,0"
)
xt "2000,260300,19000,261200"
st "output wire        tx_elink1bitA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitA"
t "wire"
preAdd 0
posAdd 0
o 280
suid 280,0
)
)
)
*900 (CptPort
uid 1448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,299625,50750,300375"
)
tg (CPTG
uid 1450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1451,0
va (VaSet
font "courier,8,0"
)
xt "42000,299550,49000,300450"
st "tx_elink1bitB"
ju 2
blo "49000,300250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1452,0
va (VaSet
font "courier,8,0"
)
xt "2000,261200,19000,262100"
st "output wire        tx_elink1bitB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitB"
t "wire"
preAdd 0
posAdd 0
o 281
suid 281,0
)
)
)
*901 (CptPort
uid 1453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,301625,50750,302375"
)
tg (CPTG
uid 1455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
font "courier,8,0"
)
xt "42000,301550,49000,302450"
st "tx_elink1bitC"
ju 2
blo "49000,302250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1457,0
va (VaSet
font "courier,8,0"
)
xt "2000,262100,19000,263000"
st "output wire        tx_elink1bitC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bitC"
t "wire"
preAdd 0
posAdd 0
o 282
suid 282,0
)
)
)
*902 (CptPort
uid 1458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,303625,50750,304375"
)
tg (CPTG
uid 1460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1461,0
va (VaSet
font "courier,8,0"
)
xt "42000,303550,49000,304450"
st "tx_elink2bitA"
ju 2
blo "49000,304250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1462,0
va (VaSet
font "courier,8,0"
)
xt "2000,263000,19000,263900"
st "output wire [1:0]  tx_elink2bitA;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitA"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 283
suid 283,0
)
)
)
*903 (CptPort
uid 1463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,305625,50750,306375"
)
tg (CPTG
uid 1465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1466,0
va (VaSet
font "courier,8,0"
)
xt "42000,305550,49000,306450"
st "tx_elink2bitB"
ju 2
blo "49000,306250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1467,0
va (VaSet
font "courier,8,0"
)
xt "2000,263900,19000,264800"
st "output wire [1:0]  tx_elink2bitB;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitB"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 284
suid 284,0
)
)
)
*904 (CptPort
uid 1468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,307625,50750,308375"
)
tg (CPTG
uid 1470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1471,0
va (VaSet
font "courier,8,0"
)
xt "42000,307550,49000,308450"
st "tx_elink2bitC"
ju 2
blo "49000,308250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1472,0
va (VaSet
font "courier,8,0"
)
xt "2000,264800,19000,265700"
st "output wire [1:0]  tx_elink2bitC;
"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bitC"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 285
suid 285,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,2000,50000,310000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "35750,155100,45750,156000"
st "mopshub_triplicated"
blo "35750,155800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "35750,156000,43250,156900"
st "mopshub_topTMR"
blo "35750,156700"
)
)
gi *905 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "25500,100,37000,1000"
st "Parameter Declarations"
)
header "Parameter Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
udl 1
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*906 (Grouping
uid 16,0
optionalChildren [
*907 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,318000,47000,319000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "30200,318050,41200,318950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*908 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,314000,51000,315000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "47200,314050,51200,314950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*909 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,316000,47000,317000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "30200,316050,43700,316950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*910 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,316000,30000,317000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "26200,316050,29200,316950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*911 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,315000,67000,319000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "47200,315200,58200,316100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*912 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,314000,67000,315000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "51200,314050,54700,314950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*913 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,314000,47000,316000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "32000,314500,41000,315500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*914 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,317000,30000,318000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "26200,317050,28700,317950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*915 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,318000,30000,319000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "26200,318050,29700,318950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*916 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,317000,47000,318000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "30200,317050,39200,317950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "26000,314000,67000,319000"
)
oxt "14000,66000,55000,71000"
)
*917 (CommentText
uid 1473,0
shape (Rectangle
uid 1474,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 1475,0
va (VaSet
fg "0,0,32768"
)
xt "200,-5800,32600,-800"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 17:03:54 05/13/22
from - /home/dcs/git/mopshub/mopshub_triplicated/hdl/mopshub_top_structTMR.v

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *918 (PackageList
uid 2046,0
stg "VerticalLayoutStrategy"
textVec [
*919 (Text
uid 2047,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4600,26500,5500"
st "Package List"
blo "20000,5300"
)
*920 (MLText
uid 2048,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5500,35000,8200"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
gi *921 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,11500,12900"
st "Parameter Declarations"
)
header "Parameter Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
udl 1
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "In0"
t "wire"
b "[15:0]"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Buffer0"
t "wire"
b "[15:0]"
o 0
)
)
)
DeclarativeBlock *922 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,5600,6500,6500"
st "Declarations"
blo "0,6300"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,8300,3000,9200"
st "Ports:"
blo "0,9000"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,6500,7500,7400"
st "External User:"
blo "0,7200"
)
internalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,7400,7500,8300"
st "Internal User:"
blo "0,8100"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,7400,2000,7400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
font "courier,8,0"
)
xt "2000,8300,2000,8300"
tm "SyDeclarativeTextMgr"
)
)
lastUid 2048,0
activeModelName "Symbol:CDM"
)
