Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B0C6D987CEA
	for <lists+qemu-devel@lfdr.de>; Fri, 27 Sep 2024 04:14:36 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1su0Ti-00030j-DQ; Thu, 26 Sep 2024 22:13:06 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <andrew@codeconstruct.com.au>)
 id 1su0Td-0002yG-CZ; Thu, 26 Sep 2024 22:13:01 -0400
Received: from pi.codeconstruct.com.au ([203.29.241.158]
 helo=codeconstruct.com.au)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <andrew@codeconstruct.com.au>)
 id 1su0Ta-0007SV-7Y; Thu, 26 Sep 2024 22:13:01 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=codeconstruct.com.au; s=2022a; t=1727403170;
 bh=H8OfuyqM0QxAAJ/WGAptY24LWLlDe+sdBQ3IAIPLwVU=;
 h=Subject:From:To:Cc:Date:In-Reply-To:References;
 b=VffgqiDFLrcouJ/V9mWP0wOQim/7lcgyv37ZawMjWRw3VWLyN55UDBW/FZ4WmY1nH
 G+gl4jwmNvuNcSoL2vIj/6Fevmrsy1MIxn20CmFg8/z0MOxVAIGYuizhNBJ61VxXj4
 scKWRELhZcf4xsBNabmGGYGll/Den3NtEIqpp4b782ltpZzwFIBuA2Pws8k9i2x5JF
 pobh4m7ncAuIOdt13SArA/l4bPZuD5AthLrBbQp/rMmzw5V/8+UIFA6fKd0S73cr8J
 sY8Hfi9Oo7GO2IuCcj9NMtu2n4oKLqYhDtsMllrzMuQ/RkD1f/zthpsKnF08++gzjA
 6sZS0xN8+mX5A==
Received: from [192.168.68.112]
 (ppp118-210-187-73.adl-adc-lon-bras34.tpg.internode.on.net [118.210.187.73])
 by mail.codeconstruct.com.au (Postfix) with ESMTPSA id 629EB6502D;
 Fri, 27 Sep 2024 10:12:48 +0800 (AWST)
Message-ID: <4ca92b4ccaa8d66db990dc51d4d50aa7e648ad5a.camel@codeconstruct.com.au>
Subject: Re: [PATCH v3 4/6] hw/gpio/aspeed: Fix clear incorrect interrupt
 status for GPIO index mode
From: Andrew Jeffery <andrew@codeconstruct.com.au>
To: Jamin Lin <jamin_lin@aspeedtech.com>, =?ISO-8859-1?Q?C=E9dric?= Le
 Goater <clg@kaod.org>, Peter Maydell <peter.maydell@linaro.org>, Steven Lee
 <steven_lee@aspeedtech.com>, Troy Lee <leetroy@gmail.com>, Joel Stanley
 <joel@jms.id.au>, "open list:ASPEED BMCs" <qemu-arm@nongnu.org>, "open
 list:All patches CC here" <qemu-devel@nongnu.org>
Cc: troy_lee@aspeedtech.com, yunlin.tang@aspeedtech.com
Date: Fri, 27 Sep 2024 11:42:47 +0930
In-Reply-To: <20240926074535.1286209-5-jamin_lin@aspeedtech.com>
References: <20240926074535.1286209-1-jamin_lin@aspeedtech.com>
 <20240926074535.1286209-5-jamin_lin@aspeedtech.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.46.4-2 
MIME-Version: 1.0
Received-SPF: pass client-ip=203.29.241.158;
 envelope-from=andrew@codeconstruct.com.au; helo=codeconstruct.com.au
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Thu, 2024-09-26 at 15:45 +0800, Jamin Lin wrote:
> The interrupt status field is W1C, where a set bit on read indicates an
> interrupt is pending. If the bit extracted from data is set it should
> clear the corresponding bit in group_value. However, if the extracted
> bit is clear then the value of the corresponding bit in group_value
> should be unchanged.
>=20
> SHARED_FIELD_EX32() extracts the interrupt status bit from the write
> (data). group_value is set to the set's interrupt status, which means

I think you should s/group_value/reg_value/ here as that's what's used
in the removed code below.

Though maybe C=C3=A9dric can fix it up for you when he applies it if anothe=
r
revision isn't otherwise necessary.

> that for any pin with an interrupt pending, the corresponding bit is
> set. The deposit32() call updates the bit at pin_idx in the group,
> using the value extracted from the write (data).
>=20
> The result is that if multiple interrupt status bits
> were pending and the write was acknowledging specific one bit,
> then the all interrupt status bits will be cleared.
> However, it is index mode and should only clear the corresponding bit.
>=20
> For example, say we have an interrupt pending for GPIOA0, where the
> following statements are true:
>=20
>    set->int_status =3D=3D 0b01
>    s->pending =3D=3D 1
>=20
> Before it is acknowledged, an interrupt becomes pending for GPIOA1:
>=20
>    set->int_status =3D=3D 0b11
>    s->pending =3D=3D 2
>=20
> A write is issued to acknowledge the interrupt for GPIOA0. This causes
> the following sequence:
>=20
>    reg_value =3D=3D 0b11
>    pending =3D=3D 2
>    s->pending =3D=3D 0
>    set->int_status =3D=3D 0b00
>=20
> It should only clear bit 0 in index mode and the correct result
> should be as following.
>=20
>    set->int_status =3D=3D 0b11
>    s->pending =3D=3D 2
>=20
>    pending =3D=3D 1
>    s->pending =3D=3D 1
>    set->int_status =3D=3D 0b10
>=20

Maybe this is a bit forward, but:

Suggested-by: Andrew Jeffery <andrew@codeconstruct.com.au>
Reviewed-by: Andrew Jeffery <andrew@codeconstruct.com.au>

> Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
> ---
>  hw/gpio/aspeed_gpio.c | 27 +++++++++++++++++----------
>  1 file changed, 17 insertions(+), 10 deletions(-)
>=20
> diff --git a/hw/gpio/aspeed_gpio.c b/hw/gpio/aspeed_gpio.c
> index 8725606aec..16c18ea2f7 100644
> --- a/hw/gpio/aspeed_gpio.c
> +++ b/hw/gpio/aspeed_gpio.c
> @@ -641,7 +641,7 @@ static void aspeed_gpio_write_index_mode(void *opaque=
, hwaddr offset,
>      uint32_t pin_idx =3D reg_idx_number % ASPEED_GPIOS_PER_SET;
>      uint32_t group_idx =3D pin_idx / GPIOS_PER_GROUP;
>      uint32_t reg_value =3D 0;
> -    uint32_t cleared;
> +    uint32_t pending =3D 0;
> =20
>      set =3D &s->sets[set_idx];
>      props =3D &agc->props[set_idx];
> @@ -703,16 +703,23 @@ static void aspeed_gpio_write_index_mode(void *opaq=
ue, hwaddr offset,
>                                FIELD_EX32(data, GPIO_INDEX_REG, INT_SENS_=
2));
>          set->int_sens_2 =3D update_value_control_source(set, set->int_se=
ns_2,
>                                                        reg_value);
> -        /* set interrupt status */
> -        reg_value =3D set->int_status;
> -        reg_value =3D deposit32(reg_value, pin_idx, 1,
> -                              FIELD_EX32(data, GPIO_INDEX_REG, INT_STATU=
S));
> -        cleared =3D ctpop32(reg_value & set->int_status);
> -        if (s->pending && cleared) {
> -            assert(s->pending >=3D cleared);
> -            s->pending -=3D cleared;
> +        /* interrupt status */
> +        if (FIELD_EX32(data, GPIO_INDEX_REG, INT_STATUS)) {
> +            /* pending is either 1 or 0 for a 1-bit field */
> +            pending =3D extract32(set->int_status, pin_idx, 1);
> +
> +            assert(s->pending >=3D pending);
> +
> +            /* No change to s->pending if pending is 0 */
> +            s->pending -=3D pending;
> +
> +            /*
> +             * The write acknowledged the interrupt regardless of whethe=
r it
> +             * was pending or not. The post-condition is that it mustn't=
 be
> +             * pending. Unconditionally clear the status bit.
> +             */
> +            set->int_status =3D deposit32(set->int_status, pin_idx, 1, 0=
);
>          }
> -        set->int_status &=3D ~reg_value;
>          break;
>      case gpio_reg_idx_debounce:
>          reg_value =3D set->debounce_1;


