// Seed: 1188881393
module module_0;
  id_2(
      .id_0(id_3 - 1'b0), .id_1(1 != 1'b0), .id_2(1), .id_3(id_1)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output logic id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  tri   id_7,
    output wor   id_8
);
  module_0();
  assign id_3 = 1'b0;
  always @(posedge id_1)
    if (id_4)
      if ({1 * id_0 - 1, 1 - 1} && id_4) id_3 <= 1;
      else #0;
endmodule
