{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587109106336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587109106337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:38:26 2020 " "Processing started: Fri Apr 17 16:38:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587109106337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587109106337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587109106337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587109107318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587109107318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_part2-behavior " "Found design unit 1: testbench_part2-behavior" {  } { { "vhdl/testbench_part2.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/testbench_part2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119804 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_part2 " "Found entity 1: testbench_part2" {  } { { "vhdl/testbench_part2.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/testbench_part2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587109119804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Structural " "Found design unit 1: part2-Structural" {  } { { "vhdl/part2.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/part2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119806 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "vhdl/part2.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587109119806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Structural " "Found design unit 1: part1-Structural" {  } { { "vhdl/part1.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/part1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119811 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "vhdl/part1.vhd" "" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587109119811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587109119811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587109119865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part1 part1:SR1 " "Elaborating entity \"part1\" for hierarchy \"part1:SR1\"" {  } { { "vhdl/part2.vhd" "SR1" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/vhdl/part2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587109119899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587109120070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:38:40 2020 " "Processing ended: Fri Apr 17 16:38:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587109120070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587109120070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587109120070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587109120070 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587109120698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587109121261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587109121271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:38:40 2020 " "Processing started: Fri Apr 17 16:38:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587109121271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587109121271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim part2 part2 " "Command: quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim part2 part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587109121271 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim part2 part2 " "Quartus(args): --rtl_sim part2 part2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587109121271 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1587109122315 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1587109122418 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1587109122421 ""}
{ "Warning" "0" "" "Warning: File part2_run_msim_rtl_vhdl.do already exists - backing up current file as part2_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File part2_run_msim_rtl_vhdl.do already exists - backing up current file as part2_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1587109122641 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/simulation/modelsim/part2_run_msim_rtl_vhdl.do" {  } { { "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/simulation/modelsim/part2_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/simulation/modelsim/part2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/simulation/modelsim/part2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1587109122651 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1587109122655 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1587109122657 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1587109122658 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/part2_nativelink_simulation.rpt" {  } { { "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/part2_nativelink_simulation.rpt" "0" { Text "C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/part2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-2/part2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1587109122658 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587109122658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587109122658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:38:42 2020 " "Processing ended: Fri Apr 17 16:38:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587109122658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587109122658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587109122658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587109122658 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587109154869 ""}
