============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 28 2024  03:00:40 am
  Module:                 Nth_fibo
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin              Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)             launch                                0 R 
f1
  R1_out_reg[0]/CK                              0    +0       0 R 
  R1_out_reg[0]/Q       DFFQX1        3  6.3   29  +146     146 F 
  g275__9945/B                                       +0     146   
  g275__9945/Y          NAND2XL       2  5.7   52   +47     194 R 
  g274/A                                             +0     194   
  g274/Y                INVX1         1  5.0   28   +24     218 F 
  g268__5115/CI                                      +0     218   
  g268__5115/CO         ADDFX1        1  5.0   42  +106     324 F 
  g265__6131/CI                                      +0     324   
  g265__6131/CO         ADDFXL        2  4.6   47  +108     432 F 
  g264__7098/B                                       +0     432   
  g264__7098/Y          NOR2XL        1  2.8   52   +52     484 R 
  g262__5122/B0                                      +0     484   
  g262__5122/Y          AOI21X1       1  1.8   31   +16     500 F 
  g260__1705/B                                       +0     500   
  g260__1705/Y          NOR2XL        1  1.6   35   +36     536 R 
  R1_out_reg[3]/D  <<<  DFFQX1                       +0     536   
  R1_out_reg[3]/CK      setup                   0   +76     612 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                            5000 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4388ps 
Start-point  : f1/R1_out_reg[0]/CK
End-point    : f1/R1_out_reg[3]/D

