$date
	Sun Mar 09 07:17:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample2_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0!
0$
1#
#30
1!
1$
#40
0!
0$
0#
1"
#50
1!
1$
#60
0$
1#
#70
1$
