
dse-test-task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001180  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001240  08001240  00011240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001250  08001250  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08001250  08001250  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001250  08001250  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001250  08001250  00011250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001254  08001254  00011254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08001258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000018  08001270  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  08001270  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012dc  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007b8  00000000  00000000  0002131c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000150  00000000  00000000  00021ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000e8  00000000  00000000  00021c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000b59f  00000000  00000000  00021d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000027f2  00000000  00000000  0002d2af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003a3e2  00000000  00000000  0002faa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00069e83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000334  00000000  00000000  00069ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001228 	.word	0x08001228

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08001228 	.word	0x08001228

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80003f8:	46c0      	nop			; (mov r8, r8)
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b084      	sub	sp, #16
 8000404:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8000406:	2300      	movs	r3, #0
 8000408:	60fb      	str	r3, [r7, #12]
 800040a:	2300      	movs	r3, #0
 800040c:	60bb      	str	r3, [r7, #8]
 800040e:	2300      	movs	r3, #0
 8000410:	607b      	str	r3, [r7, #4]
 8000412:	2300      	movs	r3, #0
 8000414:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000416:	4b31      	ldr	r3, [pc, #196]	; (80004dc <SystemCoreClockUpdate+0xdc>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	220c      	movs	r2, #12
 800041c:	4013      	ands	r3, r2
 800041e:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	2b08      	cmp	r3, #8
 8000424:	d011      	beq.n	800044a <SystemCoreClockUpdate+0x4a>
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	2b08      	cmp	r3, #8
 800042a:	d841      	bhi.n	80004b0 <SystemCoreClockUpdate+0xb0>
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d003      	beq.n	800043a <SystemCoreClockUpdate+0x3a>
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	2b04      	cmp	r3, #4
 8000436:	d004      	beq.n	8000442 <SystemCoreClockUpdate+0x42>
 8000438:	e03a      	b.n	80004b0 <SystemCoreClockUpdate+0xb0>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800043a:	4b29      	ldr	r3, [pc, #164]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 800043c:	4a29      	ldr	r2, [pc, #164]	; (80004e4 <SystemCoreClockUpdate+0xe4>)
 800043e:	601a      	str	r2, [r3, #0]
      break;
 8000440:	e03a      	b.n	80004b8 <SystemCoreClockUpdate+0xb8>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000442:	4b27      	ldr	r3, [pc, #156]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 8000444:	4a27      	ldr	r2, [pc, #156]	; (80004e4 <SystemCoreClockUpdate+0xe4>)
 8000446:	601a      	str	r2, [r3, #0]
      break;
 8000448:	e036      	b.n	80004b8 <SystemCoreClockUpdate+0xb8>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 800044a:	4b24      	ldr	r3, [pc, #144]	; (80004dc <SystemCoreClockUpdate+0xdc>)
 800044c:	685a      	ldr	r2, [r3, #4]
 800044e:	23f0      	movs	r3, #240	; 0xf0
 8000450:	039b      	lsls	r3, r3, #14
 8000452:	4013      	ands	r3, r2
 8000454:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000456:	4b21      	ldr	r3, [pc, #132]	; (80004dc <SystemCoreClockUpdate+0xdc>)
 8000458:	685a      	ldr	r2, [r3, #4]
 800045a:	2380      	movs	r3, #128	; 0x80
 800045c:	025b      	lsls	r3, r3, #9
 800045e:	4013      	ands	r3, r2
 8000460:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	0c9b      	lsrs	r3, r3, #18
 8000466:	3302      	adds	r3, #2
 8000468:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 800046a:	4b1c      	ldr	r3, [pc, #112]	; (80004dc <SystemCoreClockUpdate+0xdc>)
 800046c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800046e:	220f      	movs	r2, #15
 8000470:	4013      	ands	r3, r2
 8000472:	3301      	adds	r3, #1
 8000474:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8000476:	687a      	ldr	r2, [r7, #4]
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	025b      	lsls	r3, r3, #9
 800047c:	429a      	cmp	r2, r3
 800047e:	d10a      	bne.n	8000496 <SystemCoreClockUpdate+0x96>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8000480:	6839      	ldr	r1, [r7, #0]
 8000482:	4818      	ldr	r0, [pc, #96]	; (80004e4 <SystemCoreClockUpdate+0xe4>)
 8000484:	f7ff fe40 	bl	8000108 <__udivsi3>
 8000488:	0003      	movs	r3, r0
 800048a:	001a      	movs	r2, r3
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	435a      	muls	r2, r3
 8000490:	4b13      	ldr	r3, [pc, #76]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 8000492:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8000494:	e010      	b.n	80004b8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8000496:	68b9      	ldr	r1, [r7, #8]
 8000498:	000a      	movs	r2, r1
 800049a:	0152      	lsls	r2, r2, #5
 800049c:	1a52      	subs	r2, r2, r1
 800049e:	0193      	lsls	r3, r2, #6
 80004a0:	1a9b      	subs	r3, r3, r2
 80004a2:	00db      	lsls	r3, r3, #3
 80004a4:	185b      	adds	r3, r3, r1
 80004a6:	021b      	lsls	r3, r3, #8
 80004a8:	001a      	movs	r2, r3
 80004aa:	4b0d      	ldr	r3, [pc, #52]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 80004ac:	601a      	str	r2, [r3, #0]
      break;
 80004ae:	e003      	b.n	80004b8 <SystemCoreClockUpdate+0xb8>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 80004b2:	4a0c      	ldr	r2, [pc, #48]	; (80004e4 <SystemCoreClockUpdate+0xe4>)
 80004b4:	601a      	str	r2, [r3, #0]
      break;
 80004b6:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <SystemCoreClockUpdate+0xdc>)
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	091b      	lsrs	r3, r3, #4
 80004be:	220f      	movs	r2, #15
 80004c0:	4013      	ands	r3, r2
 80004c2:	4a09      	ldr	r2, [pc, #36]	; (80004e8 <SystemCoreClockUpdate+0xe8>)
 80004c4:	5cd3      	ldrb	r3, [r2, r3]
 80004c6:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	40da      	lsrs	r2, r3
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <SystemCoreClockUpdate+0xe0>)
 80004d2:	601a      	str	r2, [r3, #0]
}
 80004d4:	46c0      	nop			; (mov r8, r8)
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b004      	add	sp, #16
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	40021000 	.word	0x40021000
 80004e0:	20000000 	.word	0x20000000
 80004e4:	007a1200 	.word	0x007a1200
 80004e8:	08001240 	.word	0x08001240

080004ec <oneWireTemp>:
 *      Author: illia-lykhoshvai
 */

#include "application.h"

PT_THREAD(oneWireTemp(struct pt* pt, volatile i16* returnTemperature)) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
	static struct pt tempPt;
	static i16 temperature;
	static ui8 dsStatus, errorsCounter;
	PT_BEGIN(pt);
 80004f6:	230f      	movs	r3, #15
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	2201      	movs	r2, #1
 80004fc:	701a      	strb	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	881b      	ldrh	r3, [r3, #0]
 8000502:	2b1b      	cmp	r3, #27
 8000504:	d058      	beq.n	80005b8 <oneWireTemp+0xcc>
 8000506:	dd00      	ble.n	800050a <oneWireTemp+0x1e>
 8000508:	e075      	b.n	80005f6 <oneWireTemp+0x10a>
 800050a:	2b19      	cmp	r3, #25
 800050c:	d03b      	beq.n	8000586 <oneWireTemp+0x9a>
 800050e:	dd00      	ble.n	8000512 <oneWireTemp+0x26>
 8000510:	e071      	b.n	80005f6 <oneWireTemp+0x10a>
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <oneWireTemp+0x30>
 8000516:	2b11      	cmp	r3, #17
 8000518:	d00a      	beq.n	8000530 <oneWireTemp+0x44>
 800051a:	e06c      	b.n	80005f6 <oneWireTemp+0x10a>

	PT_INIT(&tempPt);
 800051c:	4b3c      	ldr	r3, [pc, #240]	; (8000610 <oneWireTemp+0x124>)
 800051e:	2200      	movs	r2, #0
 8000520:	801a      	strh	r2, [r3, #0]
	PT_YIELD_UNTIL(pt, (readDS(&tempPt, &dsStatus, &temperature) == PT_ENDED));
 8000522:	230f      	movs	r3, #15
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	2211      	movs	r2, #17
 800052e:	801a      	strh	r2, [r3, #0]
 8000530:	230f      	movs	r3, #15
 8000532:	18fb      	adds	r3, r7, r3
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d008      	beq.n	800054c <oneWireTemp+0x60>
 800053a:	4a36      	ldr	r2, [pc, #216]	; (8000614 <oneWireTemp+0x128>)
 800053c:	4936      	ldr	r1, [pc, #216]	; (8000618 <oneWireTemp+0x12c>)
 800053e:	4b34      	ldr	r3, [pc, #208]	; (8000610 <oneWireTemp+0x124>)
 8000540:	0018      	movs	r0, r3
 8000542:	f000 fce7 	bl	8000f14 <readDS>
 8000546:	0003      	movs	r3, r0
 8000548:	2b03      	cmp	r3, #3
 800054a:	d001      	beq.n	8000550 <oneWireTemp+0x64>
 800054c:	2301      	movs	r3, #1
 800054e:	e05a      	b.n	8000606 <oneWireTemp+0x11a>

	if (dsStatus == correctValue) { // good data
 8000550:	4b31      	ldr	r3, [pc, #196]	; (8000618 <oneWireTemp+0x12c>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b02      	cmp	r3, #2
 8000556:	d124      	bne.n	80005a2 <oneWireTemp+0xb6>
		if (errorsCounter > 0) {
 8000558:	4b30      	ldr	r3, [pc, #192]	; (800061c <oneWireTemp+0x130>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d006      	beq.n	800056e <oneWireTemp+0x82>
			errorsCounter--;
 8000560:	4b2e      	ldr	r3, [pc, #184]	; (800061c <oneWireTemp+0x130>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	3b01      	subs	r3, #1
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b2c      	ldr	r3, [pc, #176]	; (800061c <oneWireTemp+0x130>)
 800056a:	701a      	strb	r2, [r3, #0]
 800056c:	e004      	b.n	8000578 <oneWireTemp+0x8c>
		} else {
			*returnTemperature = temperature;
 800056e:	4b29      	ldr	r3, [pc, #164]	; (8000614 <oneWireTemp+0x128>)
 8000570:	2200      	movs	r2, #0
 8000572:	5e9a      	ldrsh	r2, [r3, r2]
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	801a      	strh	r2, [r3, #0]
		}
		PT_YIELD_UNTIL(pt, (startDS(&tempPt) == PT_ENDED));
 8000578:	230f      	movs	r3, #15
 800057a:	18fb      	adds	r3, r7, r3
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2219      	movs	r2, #25
 8000584:	801a      	strh	r2, [r3, #0]
 8000586:	230f      	movs	r3, #15
 8000588:	18fb      	adds	r3, r7, r3
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d006      	beq.n	800059e <oneWireTemp+0xb2>
 8000590:	4b1f      	ldr	r3, [pc, #124]	; (8000610 <oneWireTemp+0x124>)
 8000592:	0018      	movs	r0, r3
 8000594:	f000 fc5d 	bl	8000e52 <startDS>
 8000598:	0003      	movs	r3, r0
 800059a:	2b03      	cmp	r3, #3
 800059c:	d02b      	beq.n	80005f6 <oneWireTemp+0x10a>
 800059e:	2301      	movs	r3, #1
 80005a0:	e031      	b.n	8000606 <oneWireTemp+0x11a>
	} else if (dsStatus == defaultValue) { // after reset
 80005a2:	4b1d      	ldr	r3, [pc, #116]	; (8000618 <oneWireTemp+0x12c>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d114      	bne.n	80005d4 <oneWireTemp+0xe8>
		PT_YIELD_UNTIL(pt, (startDS(&tempPt) == PT_ENDED));
 80005aa:	230f      	movs	r3, #15
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	2200      	movs	r2, #0
 80005b0:	701a      	strb	r2, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	221b      	movs	r2, #27
 80005b6:	801a      	strh	r2, [r3, #0]
 80005b8:	230f      	movs	r3, #15
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d006      	beq.n	80005d0 <oneWireTemp+0xe4>
 80005c2:	4b13      	ldr	r3, [pc, #76]	; (8000610 <oneWireTemp+0x124>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f000 fc44 	bl	8000e52 <startDS>
 80005ca:	0003      	movs	r3, r0
 80005cc:	2b03      	cmp	r3, #3
 80005ce:	d003      	beq.n	80005d8 <oneWireTemp+0xec>
 80005d0:	2301      	movs	r3, #1
 80005d2:	e018      	b.n	8000606 <oneWireTemp+0x11a>
		goto errorProcessing;
	} else { // error
		errorProcessing:
 80005d4:	46c0      	nop			; (mov r8, r8)
 80005d6:	e000      	b.n	80005da <oneWireTemp+0xee>
		goto errorProcessing;
 80005d8:	46c0      	nop			; (mov r8, r8)
		if (errorsCounter >= 2) {
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <oneWireTemp+0x130>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d903      	bls.n	80005ea <oneWireTemp+0xfe>
			*returnTemperature = ERROR_TEMP;
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	4a0e      	ldr	r2, [pc, #56]	; (8000620 <oneWireTemp+0x134>)
 80005e6:	801a      	strh	r2, [r3, #0]
 80005e8:	e005      	b.n	80005f6 <oneWireTemp+0x10a>
		} else {
			errorsCounter++;
 80005ea:	4b0c      	ldr	r3, [pc, #48]	; (800061c <oneWireTemp+0x130>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	3301      	adds	r3, #1
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	4b0a      	ldr	r3, [pc, #40]	; (800061c <oneWireTemp+0x130>)
 80005f4:	701a      	strb	r2, [r3, #0]
		}
	}

	PT_END(pt);
 80005f6:	230f      	movs	r3, #15
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2200      	movs	r2, #0
 8000602:	801a      	strh	r2, [r3, #0]
 8000604:	2303      	movs	r3, #3
}
 8000606:	0018      	movs	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	b004      	add	sp, #16
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000034 	.word	0x20000034
 8000614:	20000038 	.word	0x20000038
 8000618:	20000036 	.word	0x20000036
 800061c:	2000003a 	.word	0x2000003a
 8000620:	00003a98 	.word	0x00003a98

08000624 <TIM17_IRQHandler>:
static volatile ui16 hzCounter;
static volatile ui8 ledCounter, mainTaskSemaphore, oneWireSemaphore = 1;
static struct pt oneWirePT;
ui8 showBuffer[DIGITS] = { 8, 8, 8, 8 };

void TIM17_IRQHandler(void) { // 1ms int.
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
#define HZ_VALUE 1000
	timClearIFlag();
 8000628:	f000 fa80 	bl	8000b2c <timClearIFlag>
/// LED section
	drawDigit(showBuffer[ledCounter],ledCounter);
 800062c:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	001a      	movs	r2, r3
 8000634:	4b1f      	ldr	r3, [pc, #124]	; (80006b4 <TIM17_IRQHandler+0x90>)
 8000636:	5c9a      	ldrb	r2, [r3, r2]
 8000638:	4b1d      	ldr	r3, [pc, #116]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	b2db      	uxtb	r3, r3
 800063e:	0019      	movs	r1, r3
 8000640:	0010      	movs	r0, r2
 8000642:	f000 fd63 	bl	800110c <drawDigit>
	ledCounter++;
 8000646:	4b1a      	ldr	r3, [pc, #104]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	b2db      	uxtb	r3, r3
 800064c:	3301      	adds	r3, #1
 800064e:	b2da      	uxtb	r2, r3
 8000650:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 8000652:	701a      	strb	r2, [r3, #0]
	ledCounter %= DIGITS;
 8000654:	4b16      	ldr	r3, [pc, #88]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2203      	movs	r2, #3
 800065c:	4013      	ands	r3, r2
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <TIM17_IRQHandler+0x8c>)
 8000662:	701a      	strb	r2, [r3, #0]
/// 1-Wire section
	if(oneWireSemaphore) {
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <TIM17_IRQHandler+0x94>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d00b      	beq.n	8000686 <TIM17_IRQHandler+0x62>
		if (oneWireTemp(&oneWirePT, &temperature) == PT_ENDED) {
 800066e:	4a13      	ldr	r2, [pc, #76]	; (80006bc <TIM17_IRQHandler+0x98>)
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <TIM17_IRQHandler+0x9c>)
 8000672:	0011      	movs	r1, r2
 8000674:	0018      	movs	r0, r3
 8000676:	f7ff ff39 	bl	80004ec <oneWireTemp>
 800067a:	0003      	movs	r3, r0
 800067c:	2b03      	cmp	r3, #3
 800067e:	d102      	bne.n	8000686 <TIM17_IRQHandler+0x62>
			oneWireSemaphore = 0;
 8000680:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <TIM17_IRQHandler+0x94>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]
		}
	}
/// 1HZ action section
	if(++hzCounter >= HZ_VALUE) {
 8000686:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <TIM17_IRQHandler+0xa0>)
 8000688:	881b      	ldrh	r3, [r3, #0]
 800068a:	b29b      	uxth	r3, r3
 800068c:	3301      	adds	r3, #1
 800068e:	b29b      	uxth	r3, r3
 8000690:	4a0c      	ldr	r2, [pc, #48]	; (80006c4 <TIM17_IRQHandler+0xa0>)
 8000692:	1c19      	adds	r1, r3, #0
 8000694:	8011      	strh	r1, [r2, #0]
 8000696:	22fa      	movs	r2, #250	; 0xfa
 8000698:	0092      	lsls	r2, r2, #2
 800069a:	4293      	cmp	r3, r2
 800069c:	d305      	bcc.n	80006aa <TIM17_IRQHandler+0x86>
		hzCounter = 0;
 800069e:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <TIM17_IRQHandler+0xa0>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	801a      	strh	r2, [r3, #0]
		mainTaskSemaphore = 1;
 80006a4:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <TIM17_IRQHandler+0xa4>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	701a      	strb	r2, [r3, #0]
	}
}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000040 	.word	0x20000040
 80006b4:	20000008 	.word	0x20000008
 80006b8:	20000004 	.word	0x20000004
 80006bc:	2000003c 	.word	0x2000003c
 80006c0:	20000044 	.word	0x20000044
 80006c4:	2000003e 	.word	0x2000003e
 80006c8:	20000041 	.word	0x20000041

080006cc <main>:

int main(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	PT_INIT(&oneWirePT);
 80006d0:	4b9c      	ldr	r3, [pc, #624]	; (8000944 <main+0x278>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	801a      	strh	r2, [r3, #0]
	initHW();
 80006d6:	f000 f961 	bl	800099c <initHW>

	while(1) {
		if (mainTaskSemaphore) {
 80006da:	4b9b      	ldr	r3, [pc, #620]	; (8000948 <main+0x27c>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d0fa      	beq.n	80006da <main+0xe>
			mainTaskSemaphore = 0;
 80006e4:	4b98      	ldr	r3, [pc, #608]	; (8000948 <main+0x27c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

			if (temperature < ERROR_TEMP) {
 80006ea:	4b98      	ldr	r3, [pc, #608]	; (800094c <main+0x280>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	4a97      	ldr	r2, [pc, #604]	; (8000950 <main+0x284>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	dd00      	ble.n	80006f8 <main+0x2c>
 80006f6:	e11a      	b.n	800092e <main+0x262>
				if ((temperature >= 0) && (temperature < 10000)) { // (T >= 0.0) && (T < 100.0)
 80006f8:	4b94      	ldr	r3, [pc, #592]	; (800094c <main+0x280>)
 80006fa:	881b      	ldrh	r3, [r3, #0]
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	2b00      	cmp	r3, #0
 8000700:	db48      	blt.n	8000794 <main+0xc8>
 8000702:	4b92      	ldr	r3, [pc, #584]	; (800094c <main+0x280>)
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	b21b      	sxth	r3, r3
 8000708:	4a92      	ldr	r2, [pc, #584]	; (8000954 <main+0x288>)
 800070a:	4293      	cmp	r3, r2
 800070c:	dc42      	bgt.n	8000794 <main+0xc8>
					showBuffer[0] = temperature / 1000;
 800070e:	4b8f      	ldr	r3, [pc, #572]	; (800094c <main+0x280>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	b21b      	sxth	r3, r3
 8000714:	22fa      	movs	r2, #250	; 0xfa
 8000716:	0091      	lsls	r1, r2, #2
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff fd7f 	bl	800021c <__divsi3>
 800071e:	0003      	movs	r3, r0
 8000720:	b21b      	sxth	r3, r3
 8000722:	b2da      	uxtb	r2, r3
 8000724:	4b8c      	ldr	r3, [pc, #560]	; (8000958 <main+0x28c>)
 8000726:	701a      	strb	r2, [r3, #0]
					showBuffer[1] = (temperature / 100) % 10 | POINT;
 8000728:	4b88      	ldr	r3, [pc, #544]	; (800094c <main+0x280>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	b21b      	sxth	r3, r3
 800072e:	2164      	movs	r1, #100	; 0x64
 8000730:	0018      	movs	r0, r3
 8000732:	f7ff fd73 	bl	800021c <__divsi3>
 8000736:	0003      	movs	r3, r0
 8000738:	b21b      	sxth	r3, r3
 800073a:	210a      	movs	r1, #10
 800073c:	0018      	movs	r0, r3
 800073e:	f7ff fe53 	bl	80003e8 <__aeabi_idivmod>
 8000742:	000b      	movs	r3, r1
 8000744:	b21b      	sxth	r3, r3
 8000746:	b25b      	sxtb	r3, r3
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	4252      	negs	r2, r2
 800074c:	4313      	orrs	r3, r2
 800074e:	b25b      	sxtb	r3, r3
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b81      	ldr	r3, [pc, #516]	; (8000958 <main+0x28c>)
 8000754:	705a      	strb	r2, [r3, #1]
					showBuffer[2] = (temperature / 10) % 10;
 8000756:	4b7d      	ldr	r3, [pc, #500]	; (800094c <main+0x280>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	b21b      	sxth	r3, r3
 800075c:	210a      	movs	r1, #10
 800075e:	0018      	movs	r0, r3
 8000760:	f7ff fd5c 	bl	800021c <__divsi3>
 8000764:	0003      	movs	r3, r0
 8000766:	b21b      	sxth	r3, r3
 8000768:	210a      	movs	r1, #10
 800076a:	0018      	movs	r0, r3
 800076c:	f7ff fe3c 	bl	80003e8 <__aeabi_idivmod>
 8000770:	000b      	movs	r3, r1
 8000772:	b21b      	sxth	r3, r3
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b78      	ldr	r3, [pc, #480]	; (8000958 <main+0x28c>)
 8000778:	709a      	strb	r2, [r3, #2]
					showBuffer[3] = temperature % 10;
 800077a:	4b74      	ldr	r3, [pc, #464]	; (800094c <main+0x280>)
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	b21b      	sxth	r3, r3
 8000780:	210a      	movs	r1, #10
 8000782:	0018      	movs	r0, r3
 8000784:	f7ff fe30 	bl	80003e8 <__aeabi_idivmod>
 8000788:	000b      	movs	r3, r1
 800078a:	b21b      	sxth	r3, r3
 800078c:	b2da      	uxtb	r2, r3
 800078e:	4b72      	ldr	r3, [pc, #456]	; (8000958 <main+0x28c>)
 8000790:	70da      	strb	r2, [r3, #3]
 8000792:	e0d2      	b.n	800093a <main+0x26e>
				} else if ((temperature >= 10000)) { // T >= 100.0
 8000794:	4b6d      	ldr	r3, [pc, #436]	; (800094c <main+0x280>)
 8000796:	881b      	ldrh	r3, [r3, #0]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4a6e      	ldr	r2, [pc, #440]	; (8000954 <main+0x288>)
 800079c:	4293      	cmp	r3, r2
 800079e:	dd48      	ble.n	8000832 <main+0x166>
					showBuffer[0] = temperature / 10000;
 80007a0:	4b6a      	ldr	r3, [pc, #424]	; (800094c <main+0x280>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	496d      	ldr	r1, [pc, #436]	; (800095c <main+0x290>)
 80007a8:	0018      	movs	r0, r3
 80007aa:	f7ff fd37 	bl	800021c <__divsi3>
 80007ae:	0003      	movs	r3, r0
 80007b0:	b21b      	sxth	r3, r3
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b68      	ldr	r3, [pc, #416]	; (8000958 <main+0x28c>)
 80007b6:	701a      	strb	r2, [r3, #0]
					showBuffer[1] = (temperature / 1000) % 10;
 80007b8:	4b64      	ldr	r3, [pc, #400]	; (800094c <main+0x280>)
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	b21b      	sxth	r3, r3
 80007be:	22fa      	movs	r2, #250	; 0xfa
 80007c0:	0091      	lsls	r1, r2, #2
 80007c2:	0018      	movs	r0, r3
 80007c4:	f7ff fd2a 	bl	800021c <__divsi3>
 80007c8:	0003      	movs	r3, r0
 80007ca:	b21b      	sxth	r3, r3
 80007cc:	210a      	movs	r1, #10
 80007ce:	0018      	movs	r0, r3
 80007d0:	f7ff fe0a 	bl	80003e8 <__aeabi_idivmod>
 80007d4:	000b      	movs	r3, r1
 80007d6:	b21b      	sxth	r3, r3
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b5f      	ldr	r3, [pc, #380]	; (8000958 <main+0x28c>)
 80007dc:	705a      	strb	r2, [r3, #1]
					showBuffer[2] = (temperature / 100) % 10 | POINT;
 80007de:	4b5b      	ldr	r3, [pc, #364]	; (800094c <main+0x280>)
 80007e0:	881b      	ldrh	r3, [r3, #0]
 80007e2:	b21b      	sxth	r3, r3
 80007e4:	2164      	movs	r1, #100	; 0x64
 80007e6:	0018      	movs	r0, r3
 80007e8:	f7ff fd18 	bl	800021c <__divsi3>
 80007ec:	0003      	movs	r3, r0
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	210a      	movs	r1, #10
 80007f2:	0018      	movs	r0, r3
 80007f4:	f7ff fdf8 	bl	80003e8 <__aeabi_idivmod>
 80007f8:	000b      	movs	r3, r1
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	b25b      	sxtb	r3, r3
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	4252      	negs	r2, r2
 8000802:	4313      	orrs	r3, r2
 8000804:	b25b      	sxtb	r3, r3
 8000806:	b2da      	uxtb	r2, r3
 8000808:	4b53      	ldr	r3, [pc, #332]	; (8000958 <main+0x28c>)
 800080a:	709a      	strb	r2, [r3, #2]
					showBuffer[3] = (temperature / 10) % 10;
 800080c:	4b4f      	ldr	r3, [pc, #316]	; (800094c <main+0x280>)
 800080e:	881b      	ldrh	r3, [r3, #0]
 8000810:	b21b      	sxth	r3, r3
 8000812:	210a      	movs	r1, #10
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff fd01 	bl	800021c <__divsi3>
 800081a:	0003      	movs	r3, r0
 800081c:	b21b      	sxth	r3, r3
 800081e:	210a      	movs	r1, #10
 8000820:	0018      	movs	r0, r3
 8000822:	f7ff fde1 	bl	80003e8 <__aeabi_idivmod>
 8000826:	000b      	movs	r3, r1
 8000828:	b21b      	sxth	r3, r3
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b4a      	ldr	r3, [pc, #296]	; (8000958 <main+0x28c>)
 800082e:	70da      	strb	r2, [r3, #3]
 8000830:	e083      	b.n	800093a <main+0x26e>
				} else { // T < 0.0
					showBuffer[0] = HYPHEN_SYMBOL;
 8000832:	4b49      	ldr	r3, [pc, #292]	; (8000958 <main+0x28c>)
 8000834:	220a      	movs	r2, #10
 8000836:	701a      	strb	r2, [r3, #0]
					if (temperature <= (-1000)) { // T <= -10.0
 8000838:	4b44      	ldr	r3, [pc, #272]	; (800094c <main+0x280>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	b21b      	sxth	r3, r3
 800083e:	4a48      	ldr	r2, [pc, #288]	; (8000960 <main+0x294>)
 8000840:	4293      	cmp	r3, r2
 8000842:	da3d      	bge.n	80008c0 <main+0x1f4>
						showBuffer[1] = -(temperature / 1000);
 8000844:	4b41      	ldr	r3, [pc, #260]	; (800094c <main+0x280>)
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	b21b      	sxth	r3, r3
 800084a:	22fa      	movs	r2, #250	; 0xfa
 800084c:	0091      	lsls	r1, r2, #2
 800084e:	0018      	movs	r0, r3
 8000850:	f7ff fce4 	bl	800021c <__divsi3>
 8000854:	0003      	movs	r3, r0
 8000856:	b21b      	sxth	r3, r3
 8000858:	b2db      	uxtb	r3, r3
 800085a:	425b      	negs	r3, r3
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b3e      	ldr	r3, [pc, #248]	; (8000958 <main+0x28c>)
 8000860:	705a      	strb	r2, [r3, #1]
						showBuffer[2] = (-((temperature / 100) % 10)) | POINT;
 8000862:	4b3a      	ldr	r3, [pc, #232]	; (800094c <main+0x280>)
 8000864:	881b      	ldrh	r3, [r3, #0]
 8000866:	b21b      	sxth	r3, r3
 8000868:	2164      	movs	r1, #100	; 0x64
 800086a:	0018      	movs	r0, r3
 800086c:	f7ff fcd6 	bl	800021c <__divsi3>
 8000870:	0003      	movs	r3, r0
 8000872:	b21b      	sxth	r3, r3
 8000874:	210a      	movs	r1, #10
 8000876:	0018      	movs	r0, r3
 8000878:	f7ff fdb6 	bl	80003e8 <__aeabi_idivmod>
 800087c:	000b      	movs	r3, r1
 800087e:	b21b      	sxth	r3, r3
 8000880:	b2db      	uxtb	r3, r3
 8000882:	425b      	negs	r3, r3
 8000884:	b2db      	uxtb	r3, r3
 8000886:	b25b      	sxtb	r3, r3
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	4252      	negs	r2, r2
 800088c:	4313      	orrs	r3, r2
 800088e:	b25b      	sxtb	r3, r3
 8000890:	b2da      	uxtb	r2, r3
 8000892:	4b31      	ldr	r3, [pc, #196]	; (8000958 <main+0x28c>)
 8000894:	709a      	strb	r2, [r3, #2]
						showBuffer[3] = -((temperature / 10) % 10);
 8000896:	4b2d      	ldr	r3, [pc, #180]	; (800094c <main+0x280>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	b21b      	sxth	r3, r3
 800089c:	210a      	movs	r1, #10
 800089e:	0018      	movs	r0, r3
 80008a0:	f7ff fcbc 	bl	800021c <__divsi3>
 80008a4:	0003      	movs	r3, r0
 80008a6:	b21b      	sxth	r3, r3
 80008a8:	210a      	movs	r1, #10
 80008aa:	0018      	movs	r0, r3
 80008ac:	f7ff fd9c 	bl	80003e8 <__aeabi_idivmod>
 80008b0:	000b      	movs	r3, r1
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	425b      	negs	r3, r3
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4b27      	ldr	r3, [pc, #156]	; (8000958 <main+0x28c>)
 80008bc:	70da      	strb	r2, [r3, #3]
 80008be:	e03c      	b.n	800093a <main+0x26e>
					} else {  // T > -10.0
						showBuffer[1] = (-(temperature / 100)) | POINT;
 80008c0:	4b22      	ldr	r3, [pc, #136]	; (800094c <main+0x280>)
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	2164      	movs	r1, #100	; 0x64
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff fca7 	bl	800021c <__divsi3>
 80008ce:	0003      	movs	r3, r0
 80008d0:	b21b      	sxth	r3, r3
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	425b      	negs	r3, r3
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	b25b      	sxtb	r3, r3
 80008da:	2280      	movs	r2, #128	; 0x80
 80008dc:	4252      	negs	r2, r2
 80008de:	4313      	orrs	r3, r2
 80008e0:	b25b      	sxtb	r3, r3
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b1c      	ldr	r3, [pc, #112]	; (8000958 <main+0x28c>)
 80008e6:	705a      	strb	r2, [r3, #1]
						showBuffer[2] = -((temperature / 10) % 10);
 80008e8:	4b18      	ldr	r3, [pc, #96]	; (800094c <main+0x280>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	210a      	movs	r1, #10
 80008f0:	0018      	movs	r0, r3
 80008f2:	f7ff fc93 	bl	800021c <__divsi3>
 80008f6:	0003      	movs	r3, r0
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	210a      	movs	r1, #10
 80008fc:	0018      	movs	r0, r3
 80008fe:	f7ff fd73 	bl	80003e8 <__aeabi_idivmod>
 8000902:	000b      	movs	r3, r1
 8000904:	b21b      	sxth	r3, r3
 8000906:	b2db      	uxtb	r3, r3
 8000908:	425b      	negs	r3, r3
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <main+0x28c>)
 800090e:	709a      	strb	r2, [r3, #2]
						showBuffer[3] = -(temperature % 10);
 8000910:	4b0e      	ldr	r3, [pc, #56]	; (800094c <main+0x280>)
 8000912:	881b      	ldrh	r3, [r3, #0]
 8000914:	b21b      	sxth	r3, r3
 8000916:	210a      	movs	r1, #10
 8000918:	0018      	movs	r0, r3
 800091a:	f7ff fd65 	bl	80003e8 <__aeabi_idivmod>
 800091e:	000b      	movs	r3, r1
 8000920:	b21b      	sxth	r3, r3
 8000922:	b2db      	uxtb	r3, r3
 8000924:	425b      	negs	r3, r3
 8000926:	b2da      	uxtb	r2, r3
 8000928:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <main+0x28c>)
 800092a:	70da      	strb	r2, [r3, #3]
 800092c:	e005      	b.n	800093a <main+0x26e>
					}
				}
			} else {
				memset(showBuffer,HYPHEN_SYMBOL,DIGITS);
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <main+0x28c>)
 8000930:	2204      	movs	r2, #4
 8000932:	210a      	movs	r1, #10
 8000934:	0018      	movs	r0, r3
 8000936:	f000 fc6f 	bl	8001218 <memset>
			}

			oneWireSemaphore = 1;
 800093a:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <main+0x298>)
 800093c:	2201      	movs	r2, #1
 800093e:	701a      	strb	r2, [r3, #0]
		if (mainTaskSemaphore) {
 8000940:	e6cb      	b.n	80006da <main+0xe>
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	20000044 	.word	0x20000044
 8000948:	20000041 	.word	0x20000041
 800094c:	2000003c 	.word	0x2000003c
 8000950:	00003a97 	.word	0x00003a97
 8000954:	0000270f 	.word	0x0000270f
 8000958:	20000008 	.word	0x20000008
 800095c:	00002710 	.word	0x00002710
 8000960:	fffffc19 	.word	0xfffffc19
 8000964:	20000004 	.word	0x20000004

08000968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	0002      	movs	r2, r0
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000974:	1dfb      	adds	r3, r7, #7
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b7f      	cmp	r3, #127	; 0x7f
 800097a:	d809      	bhi.n	8000990 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800097c:	1dfb      	adds	r3, r7, #7
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	001a      	movs	r2, r3
 8000982:	231f      	movs	r3, #31
 8000984:	401a      	ands	r2, r3
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <__NVIC_EnableIRQ+0x30>)
 8000988:	2101      	movs	r1, #1
 800098a:	4091      	lsls	r1, r2
 800098c:	000a      	movs	r2, r1
 800098e:	601a      	str	r2, [r3, #0]
  }
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b002      	add	sp, #8
 8000996:	bd80      	pop	{r7, pc}
 8000998:	e000e100 	.word	0xe000e100

0800099c <initHW>:

void initRCC(void);
void initGPIO(void);
void initTIM(void);

void initHW(void) {
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	initRCC();
 80009a0:	f000 f808 	bl	80009b4 <initRCC>
	initTIM();
 80009a4:	f000 f840 	bl	8000a28 <initTIM>
	initGPIO();
 80009a8:	f000 f886 	bl	8000ab8 <initGPIO>
}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <initRCC>:

void initRCC(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	// turning pll off for safety purposes.
	RCC->CR &= ~RCC_CR_PLLON;
 80009b8:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <initRCC+0x6c>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <initRCC+0x6c>)
 80009be:	4919      	ldr	r1, [pc, #100]	; (8000a24 <initRCC+0x70>)
 80009c0:	400a      	ands	r2, r1
 80009c2:	601a      	str	r2, [r3, #0]
	while(RCC->CR & RCC_CR_PLLRDY);
 80009c4:	46c0      	nop			; (mov r8, r8)
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <initRCC+0x6c>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	2380      	movs	r3, #128	; 0x80
 80009cc:	049b      	lsls	r3, r3, #18
 80009ce:	4013      	ands	r3, r2
 80009d0:	d1f9      	bne.n	80009c6 <initRCC+0x12>
	// configuring pll
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSI_DIV2 + RCC_CFGR_PLLMUL12;
 80009d2:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <initRCC+0x6c>)
 80009d4:	685a      	ldr	r2, [r3, #4]
 80009d6:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <initRCC+0x6c>)
 80009d8:	21a0      	movs	r1, #160	; 0xa0
 80009da:	0389      	lsls	r1, r1, #14
 80009dc:	430a      	orrs	r2, r1
 80009de:	605a      	str	r2, [r3, #4]
	// turning pll on
	RCC->CR |= RCC_CR_PLLON;
 80009e0:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <initRCC+0x6c>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <initRCC+0x6c>)
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	0449      	lsls	r1, r1, #17
 80009ea:	430a      	orrs	r2, r1
 80009ec:	601a      	str	r2, [r3, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <initRCC+0x6c>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	2380      	movs	r3, #128	; 0x80
 80009f6:	049b      	lsls	r3, r3, #18
 80009f8:	4013      	ands	r3, r2
 80009fa:	d0f9      	beq.n	80009f0 <initRCC+0x3c>
	// selecting pll as system clock
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <initRCC+0x6c>)
 80009fe:	685a      	ldr	r2, [r3, #4]
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <initRCC+0x6c>)
 8000a02:	2102      	movs	r1, #2
 8000a04:	430a      	orrs	r2, r1
 8000a06:	605a      	str	r2, [r3, #4]
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8000a08:	46c0      	nop			; (mov r8, r8)
 8000a0a:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <initRCC+0x6c>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	220c      	movs	r2, #12
 8000a10:	4013      	ands	r3, r2
 8000a12:	2b08      	cmp	r3, #8
 8000a14:	d1f9      	bne.n	8000a0a <initRCC+0x56>
	SystemCoreClockUpdate();
 8000a16:	f7ff fcf3 	bl	8000400 <SystemCoreClockUpdate>
}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40021000 	.word	0x40021000
 8000a24:	feffffff 	.word	0xfeffffff

08000a28 <initTIM>:

void initTIM(void) {
 8000a28:	b5b0      	push	{r4, r5, r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	// input on tim17 is 48mhz
	// purpose: generate int. every 1 ms
	RCC->APB2ENR |= RCC_APB2ENR_TIM17EN;
 8000a2c:	4b1e      	ldr	r3, [pc, #120]	; (8000aa8 <initTIM+0x80>)
 8000a2e:	699a      	ldr	r2, [r3, #24]
 8000a30:	4b1d      	ldr	r3, [pc, #116]	; (8000aa8 <initTIM+0x80>)
 8000a32:	2180      	movs	r1, #128	; 0x80
 8000a34:	02c9      	lsls	r1, r1, #11
 8000a36:	430a      	orrs	r2, r1
 8000a38:	619a      	str	r2, [r3, #24]
	TIM17->PSC = TIM_PSC;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <initTIM+0x84>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	491c      	ldr	r1, [pc, #112]	; (8000ab0 <initTIM+0x88>)
 8000a40:	0018      	movs	r0, r3
 8000a42:	f7ff fb61 	bl	8000108 <__udivsi3>
 8000a46:	0003      	movs	r3, r0
 8000a48:	001a      	movs	r2, r3
 8000a4a:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <initTIM+0x8c>)
 8000a4c:	3a01      	subs	r2, #1
 8000a4e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM17->ARR = TIM_ARR;
 8000a50:	4b16      	ldr	r3, [pc, #88]	; (8000aac <initTIM+0x84>)
 8000a52:	681c      	ldr	r4, [r3, #0]
 8000a54:	4b15      	ldr	r3, [pc, #84]	; (8000aac <initTIM+0x84>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4915      	ldr	r1, [pc, #84]	; (8000ab0 <initTIM+0x88>)
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f7ff fb54 	bl	8000108 <__udivsi3>
 8000a60:	0003      	movs	r3, r0
 8000a62:	0019      	movs	r1, r3
 8000a64:	0020      	movs	r0, r4
 8000a66:	f7ff fb4f 	bl	8000108 <__udivsi3>
 8000a6a:	0003      	movs	r3, r0
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	23fa      	movs	r3, #250	; 0xfa
 8000a70:	0099      	lsls	r1, r3, #2
 8000a72:	0010      	movs	r0, r2
 8000a74:	f7ff fb48 	bl	8000108 <__udivsi3>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	4b0d      	ldr	r3, [pc, #52]	; (8000ab4 <initTIM+0x8c>)
 8000a7e:	3a01      	subs	r2, #1
 8000a80:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM17->CR1 = (1 << 7) ; // only arr enable
 8000a82:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <initTIM+0x8c>)
 8000a84:	2280      	movs	r2, #128	; 0x80
 8000a86:	601a      	str	r2, [r3, #0]
	TIM17->DIER = 1; // enable int on update (overflow)
 8000a88:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <initTIM+0x8c>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM17_IRQn);
 8000a8e:	2016      	movs	r0, #22
 8000a90:	f7ff ff6a 	bl	8000968 <__NVIC_EnableIRQ>
	TIM17->CR1 |= 1; // turn on counter
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <initTIM+0x8c>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <initTIM+0x8c>)
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	601a      	str	r2, [r3, #0]
}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bdb0      	pop	{r4, r5, r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	000f4240 	.word	0x000f4240
 8000ab4:	40014800 	.word	0x40014800

08000ab8 <initGPIO>:

void initGPIO(void) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
	// PB[0-7] = indicator segments, common cathode
	// PC[0-3] = indicator digits, common cathode
	// PA0 = onewire
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN + RCC_AHBENR_GPIOBEN + RCC_AHBENR_GPIOCEN;
 8000abc:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <initGPIO+0x64>)
 8000abe:	695a      	ldr	r2, [r3, #20]
 8000ac0:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <initGPIO+0x64>)
 8000ac2:	21e0      	movs	r1, #224	; 0xe0
 8000ac4:	0309      	lsls	r1, r1, #12
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	615a      	str	r2, [r3, #20]
	// open-drain
	GPIOA->OTYPER |= GPIO_OTYPER_OT_0;
 8000aca:	2390      	movs	r3, #144	; 0x90
 8000acc:	05db      	lsls	r3, r3, #23
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	2390      	movs	r3, #144	; 0x90
 8000ad2:	05db      	lsls	r3, r3, #23
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	605a      	str	r2, [r3, #4]
	GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEEDR0;
 8000ada:	2390      	movs	r3, #144	; 0x90
 8000adc:	05db      	lsls	r3, r3, #23
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	2390      	movs	r3, #144	; 0x90
 8000ae2:	05db      	lsls	r3, r3, #23
 8000ae4:	2103      	movs	r1, #3
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	609a      	str	r2, [r3, #8]
	// output push-pull
	GPIOB->MODER |= (GPIO_MODER_MODER0_0 + GPIO_MODER_MODER1_0 + GPIO_MODER_MODER2_0 + GPIO_MODER_MODER3_0
 8000aea:	4b0d      	ldr	r3, [pc, #52]	; (8000b20 <initGPIO+0x68>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <initGPIO+0x68>)
 8000af0:	490c      	ldr	r1, [pc, #48]	; (8000b24 <initGPIO+0x6c>)
 8000af2:	430a      	orrs	r2, r1
 8000af4:	601a      	str	r2, [r3, #0]
			+ GPIO_MODER_MODER4_0 + GPIO_MODER_MODER5_0 + GPIO_MODER_MODER6_0 + GPIO_MODER_MODER7_0);
	GPIOB->BRR = segmAll;
 8000af6:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <initGPIO+0x68>)
 8000af8:	22ff      	movs	r2, #255	; 0xff
 8000afa:	629a      	str	r2, [r3, #40]	; 0x28
	// output open-drain
	GPIOC->MODER |= (GPIO_MODER_MODER0_0 + GPIO_MODER_MODER1_0 + GPIO_MODER_MODER2_0 + GPIO_MODER_MODER3_0);
 8000afc:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <initGPIO+0x70>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <initGPIO+0x70>)
 8000b02:	2155      	movs	r1, #85	; 0x55
 8000b04:	430a      	orrs	r2, r1
 8000b06:	601a      	str	r2, [r3, #0]
	GPIOC->OTYPER |= (GPIO_OTYPER_OT_0 + GPIO_OTYPER_OT_1 + GPIO_OTYPER_OT_2 + GPIO_OTYPER_OT_3);
 8000b08:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <initGPIO+0x70>)
 8000b0a:	685a      	ldr	r2, [r3, #4]
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <initGPIO+0x70>)
 8000b0e:	210f      	movs	r1, #15
 8000b10:	430a      	orrs	r2, r1
 8000b12:	605a      	str	r2, [r3, #4]
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48000400 	.word	0x48000400
 8000b24:	00005555 	.word	0x00005555
 8000b28:	48000800 	.word	0x48000800

08000b2c <timClearIFlag>:


void timClearIFlag(void) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	TIM17->SR = 0;
 8000b30:	4b02      	ldr	r3, [pc, #8]	; (8000b3c <timClearIFlag+0x10>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	611a      	str	r2, [r3, #16]
}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40014800 	.word	0x40014800

08000b40 <dsCRC>:
 *      Author: illia-lykhoshvai
 */

#include "onewire.h"

ui8 dsCRC(ui8 *addr, ui8 len) {
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	000a      	movs	r2, r1
 8000b4a:	1cfb      	adds	r3, r7, #3
 8000b4c:	701a      	strb	r2, [r3, #0]
	uint8_t crc = 0;
 8000b4e:	230f      	movs	r3, #15
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
	while (len--) {
 8000b56:	e039      	b.n	8000bcc <dsCRC+0x8c>
		uint8_t inbyte = *addr++;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	607a      	str	r2, [r7, #4]
 8000b5e:	220e      	movs	r2, #14
 8000b60:	18ba      	adds	r2, r7, r2
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	7013      	strb	r3, [r2, #0]
		for (uint8_t i = 8; i; i--) {
 8000b66:	230d      	movs	r3, #13
 8000b68:	18fb      	adds	r3, r7, r3
 8000b6a:	2208      	movs	r2, #8
 8000b6c:	701a      	strb	r2, [r3, #0]
 8000b6e:	e028      	b.n	8000bc2 <dsCRC+0x82>
		  uint8_t mix = (crc ^ inbyte) & 0x01;
 8000b70:	200f      	movs	r0, #15
 8000b72:	183a      	adds	r2, r7, r0
 8000b74:	230e      	movs	r3, #14
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	7812      	ldrb	r2, [r2, #0]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	4053      	eors	r3, r2
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	240c      	movs	r4, #12
 8000b82:	193b      	adds	r3, r7, r4
 8000b84:	2101      	movs	r1, #1
 8000b86:	400a      	ands	r2, r1
 8000b88:	701a      	strb	r2, [r3, #0]
		  crc >>= 1;
 8000b8a:	183b      	adds	r3, r7, r0
 8000b8c:	183a      	adds	r2, r7, r0
 8000b8e:	7812      	ldrb	r2, [r2, #0]
 8000b90:	0852      	lsrs	r2, r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
		  if (mix) crc ^= 0x8C;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d006      	beq.n	8000baa <dsCRC+0x6a>
 8000b9c:	183b      	adds	r3, r7, r0
 8000b9e:	183a      	adds	r2, r7, r0
 8000ba0:	7812      	ldrb	r2, [r2, #0]
 8000ba2:	2174      	movs	r1, #116	; 0x74
 8000ba4:	4249      	negs	r1, r1
 8000ba6:	404a      	eors	r2, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
		  inbyte >>= 1;
 8000baa:	220e      	movs	r2, #14
 8000bac:	18bb      	adds	r3, r7, r2
 8000bae:	18ba      	adds	r2, r7, r2
 8000bb0:	7812      	ldrb	r2, [r2, #0]
 8000bb2:	0852      	lsrs	r2, r2, #1
 8000bb4:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 8; i; i--) {
 8000bb6:	210d      	movs	r1, #13
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	3a01      	subs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
 8000bc2:	230d      	movs	r3, #13
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1d1      	bne.n	8000b70 <dsCRC+0x30>
	while (len--) {
 8000bcc:	1cfb      	adds	r3, r7, #3
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	1cfa      	adds	r2, r7, #3
 8000bd2:	1e59      	subs	r1, r3, #1
 8000bd4:	7011      	strb	r1, [r2, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1be      	bne.n	8000b58 <dsCRC+0x18>
		}
	}
	return crc;
 8000bda:	230f      	movs	r3, #15
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
}
 8000be0:	0018      	movs	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b005      	add	sp, #20
 8000be6:	bd90      	pop	{r4, r7, pc}

08000be8 <delayUs>:

void delayUs(ui32 time) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	for(time *= 4;time > 0; time--) {
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	607b      	str	r3, [r7, #4]
 8000bf6:	e003      	b.n	8000c00 <delayUs+0x18>
		asm("nop");
 8000bf8:	46c0      	nop			; (mov r8, r8)
	for(time *= 4;time > 0; time--) {
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f8      	bne.n	8000bf8 <delayUs+0x10>
	}
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46c0      	nop			; (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b002      	add	sp, #8
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <checkPresence>:

void checkPresence(ui8* presence) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	W1_OUT |= W1_OUT_BMASK;
 8000c1c:	2390      	movs	r3, #144	; 0x90
 8000c1e:	05db      	lsls	r3, r3, #23
 8000c20:	695a      	ldr	r2, [r3, #20]
 8000c22:	2390      	movs	r3, #144	; 0x90
 8000c24:	05db      	lsls	r3, r3, #23
 8000c26:	2101      	movs	r1, #1
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	615a      	str	r2, [r3, #20]
	W1_SET_OUT;
 8000c2c:	2390      	movs	r3, #144	; 0x90
 8000c2e:	05db      	lsls	r3, r3, #23
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	2390      	movs	r3, #144	; 0x90
 8000c34:	05db      	lsls	r3, r3, #23
 8000c36:	2103      	movs	r1, #3
 8000c38:	438a      	bics	r2, r1
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	2390      	movs	r3, #144	; 0x90
 8000c3e:	05db      	lsls	r3, r3, #23
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	2390      	movs	r3, #144	; 0x90
 8000c44:	05db      	lsls	r3, r3, #23
 8000c46:	2101      	movs	r1, #1
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	601a      	str	r2, [r3, #0]
	delayUs(60);
 8000c4c:	203c      	movs	r0, #60	; 0x3c
 8000c4e:	f7ff ffcb 	bl	8000be8 <delayUs>
	W1_OUT &= ~W1_OUT_BMASK;
 8000c52:	2390      	movs	r3, #144	; 0x90
 8000c54:	05db      	lsls	r3, r3, #23
 8000c56:	695a      	ldr	r2, [r3, #20]
 8000c58:	2390      	movs	r3, #144	; 0x90
 8000c5a:	05db      	lsls	r3, r3, #23
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	438a      	bics	r2, r1
 8000c60:	615a      	str	r2, [r3, #20]
	delayUs(490); // 480 us
 8000c62:	23f5      	movs	r3, #245	; 0xf5
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	0018      	movs	r0, r3
 8000c68:	f7ff ffbe 	bl	8000be8 <delayUs>
	W1_SET_IN;
 8000c6c:	2390      	movs	r3, #144	; 0x90
 8000c6e:	05db      	lsls	r3, r3, #23
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	2390      	movs	r3, #144	; 0x90
 8000c74:	05db      	lsls	r3, r3, #23
 8000c76:	2103      	movs	r1, #3
 8000c78:	438a      	bics	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]
	delayUs(60); // 60 us
 8000c7c:	203c      	movs	r0, #60	; 0x3c
 8000c7e:	f7ff ffb3 	bl	8000be8 <delayUs>
	*presence = (W1_IN & (W1_IN_BMASK)) ? no : present; // no presence detect
 8000c82:	2390      	movs	r3, #144	; 0x90
 8000c84:	05db      	lsls	r3, r3, #23
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	2201      	movs	r2, #1
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	425a      	negs	r2, r3
 8000c8e:	4153      	adcs	r3, r2
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	001a      	movs	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	701a      	strb	r2, [r3, #0]
	delayUs(490); // 480 us
 8000c98:	23f5      	movs	r3, #245	; 0xf5
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff ffa3 	bl	8000be8 <delayUs>
	if ((W1_IN & (W1_IN_BMASK)) == 0) { // short circuit or lagg on bus
 8000ca2:	2390      	movs	r3, #144	; 0x90
 8000ca4:	05db      	lsls	r3, r3, #23
 8000ca6:	691b      	ldr	r3, [r3, #16]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4013      	ands	r3, r2
 8000cac:	d102      	bne.n	8000cb4 <checkPresence+0xa4>
		*presence = no;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cb4:	b662      	cpsie	i
}
 8000cb6:	46c0      	nop			; (mov r8, r8)
	}
	__enable_irq();
}
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	b002      	add	sp, #8
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <writeByte>:

void writeByte(ui8 byte) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	0002      	movs	r2, r0
 8000cc8:	1dfb      	adds	r3, r7, #7
 8000cca:	701a      	strb	r2, [r3, #0]
	ui8 temp = byte, i;
 8000ccc:	230f      	movs	r3, #15
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	1dfa      	adds	r2, r7, #7
 8000cd2:	7812      	ldrb	r2, [r2, #0]
 8000cd4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd6:	b672      	cpsid	i
}
 8000cd8:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	for (i = 0; i < 8; i++) {
 8000cda:	230e      	movs	r3, #14
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
 8000ce2:	e03b      	b.n	8000d5c <writeByte+0x9c>
		W1_OUT &= ~W1_OUT_BMASK;
 8000ce4:	2390      	movs	r3, #144	; 0x90
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	2390      	movs	r3, #144	; 0x90
 8000cec:	05db      	lsls	r3, r3, #23
 8000cee:	2101      	movs	r1, #1
 8000cf0:	438a      	bics	r2, r1
 8000cf2:	615a      	str	r2, [r3, #20]
		W1_SET_OUT;
 8000cf4:	2390      	movs	r3, #144	; 0x90
 8000cf6:	05db      	lsls	r3, r3, #23
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	2390      	movs	r3, #144	; 0x90
 8000cfc:	05db      	lsls	r3, r3, #23
 8000cfe:	2103      	movs	r1, #3
 8000d00:	438a      	bics	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	2390      	movs	r3, #144	; 0x90
 8000d06:	05db      	lsls	r3, r3, #23
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	2390      	movs	r3, #144	; 0x90
 8000d0c:	05db      	lsls	r3, r3, #23
 8000d0e:	2101      	movs	r1, #1
 8000d10:	430a      	orrs	r2, r1
 8000d12:	601a      	str	r2, [r3, #0]
		if(temp & 1) {
 8000d14:	230f      	movs	r3, #15
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	d003      	beq.n	8000d28 <writeByte+0x68>
			delayUs(2);
 8000d20:	2002      	movs	r0, #2
 8000d22:	f7ff ff61 	bl	8000be8 <delayUs>
 8000d26:	e002      	b.n	8000d2e <writeByte+0x6e>
		} else {
			delayUs(60);
 8000d28:	203c      	movs	r0, #60	; 0x3c
 8000d2a:	f7ff ff5d 	bl	8000be8 <delayUs>
		}
		W1_OUT |= W1_OUT_BMASK;
 8000d2e:	2390      	movs	r3, #144	; 0x90
 8000d30:	05db      	lsls	r3, r3, #23
 8000d32:	695a      	ldr	r2, [r3, #20]
 8000d34:	2390      	movs	r3, #144	; 0x90
 8000d36:	05db      	lsls	r3, r3, #23
 8000d38:	2101      	movs	r1, #1
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	615a      	str	r2, [r3, #20]
		delayUs(60);
 8000d3e:	203c      	movs	r0, #60	; 0x3c
 8000d40:	f7ff ff52 	bl	8000be8 <delayUs>
//		W1_SET_IN;
		temp >>= 1;
 8000d44:	220f      	movs	r2, #15
 8000d46:	18bb      	adds	r3, r7, r2
 8000d48:	18ba      	adds	r2, r7, r2
 8000d4a:	7812      	ldrb	r2, [r2, #0]
 8000d4c:	0852      	lsrs	r2, r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8000d50:	210e      	movs	r1, #14
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	781a      	ldrb	r2, [r3, #0]
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	3201      	adds	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
 8000d5c:	230e      	movs	r3, #14
 8000d5e:	18fb      	adds	r3, r7, r3
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b07      	cmp	r3, #7
 8000d64:	d9be      	bls.n	8000ce4 <writeByte+0x24>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d66:	b662      	cpsie	i
}
 8000d68:	46c0      	nop			; (mov r8, r8)
	  }
	__enable_irq();
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <readByte>:

ui8 readByte(void) {
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
	ui8 byte = 0, i;
 8000d78:	1dfb      	adds	r3, r7, #7
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7e:	b672      	cpsid	i
}
 8000d80:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	for (i = 0; i < 8; i++) {
 8000d82:	1dbb      	adds	r3, r7, #6
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	e057      	b.n	8000e3a <readByte+0xc8>
		byte >>= 1;
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	1dfa      	adds	r2, r7, #7
 8000d8e:	7812      	ldrb	r2, [r2, #0]
 8000d90:	0852      	lsrs	r2, r2, #1
 8000d92:	701a      	strb	r2, [r3, #0]
		W1_OUT &= ~W1_OUT_BMASK;
 8000d94:	2390      	movs	r3, #144	; 0x90
 8000d96:	05db      	lsls	r3, r3, #23
 8000d98:	695a      	ldr	r2, [r3, #20]
 8000d9a:	2390      	movs	r3, #144	; 0x90
 8000d9c:	05db      	lsls	r3, r3, #23
 8000d9e:	2101      	movs	r1, #1
 8000da0:	438a      	bics	r2, r1
 8000da2:	615a      	str	r2, [r3, #20]
		W1_SET_OUT;
 8000da4:	2390      	movs	r3, #144	; 0x90
 8000da6:	05db      	lsls	r3, r3, #23
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	2390      	movs	r3, #144	; 0x90
 8000dac:	05db      	lsls	r3, r3, #23
 8000dae:	2103      	movs	r1, #3
 8000db0:	438a      	bics	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	2390      	movs	r3, #144	; 0x90
 8000db6:	05db      	lsls	r3, r3, #23
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	2390      	movs	r3, #144	; 0x90
 8000dbc:	05db      	lsls	r3, r3, #23
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	601a      	str	r2, [r3, #0]
		delayUs(1);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff ff0f 	bl	8000be8 <delayUs>
		W1_SET_IN;
 8000dca:	2390      	movs	r3, #144	; 0x90
 8000dcc:	05db      	lsls	r3, r3, #23
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	2390      	movs	r3, #144	; 0x90
 8000dd2:	05db      	lsls	r3, r3, #23
 8000dd4:	2103      	movs	r1, #3
 8000dd6:	438a      	bics	r2, r1
 8000dd8:	601a      	str	r2, [r3, #0]
		delayUs(15);
 8000dda:	200f      	movs	r0, #15
 8000ddc:	f7ff ff04 	bl	8000be8 <delayUs>
		if ((W1_IN & W1_IN_BMASK) != 0) {
 8000de0:	2390      	movs	r3, #144	; 0x90
 8000de2:	05db      	lsls	r3, r3, #23
 8000de4:	691b      	ldr	r3, [r3, #16]
 8000de6:	2201      	movs	r2, #1
 8000de8:	4013      	ands	r3, r2
 8000dea:	d006      	beq.n	8000dfa <readByte+0x88>
			byte |= 0x80;
 8000dec:	1dfb      	adds	r3, r7, #7
 8000dee:	1dfa      	adds	r2, r7, #7
 8000df0:	7812      	ldrb	r2, [r2, #0]
 8000df2:	2180      	movs	r1, #128	; 0x80
 8000df4:	4249      	negs	r1, r1
 8000df6:	430a      	orrs	r2, r1
 8000df8:	701a      	strb	r2, [r3, #0]
		}
		W1_OUT |= W1_OUT_BMASK;
 8000dfa:	2390      	movs	r3, #144	; 0x90
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	695a      	ldr	r2, [r3, #20]
 8000e00:	2390      	movs	r3, #144	; 0x90
 8000e02:	05db      	lsls	r3, r3, #23
 8000e04:	2101      	movs	r1, #1
 8000e06:	430a      	orrs	r2, r1
 8000e08:	615a      	str	r2, [r3, #20]
		W1_SET_OUT;
 8000e0a:	2390      	movs	r3, #144	; 0x90
 8000e0c:	05db      	lsls	r3, r3, #23
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	2390      	movs	r3, #144	; 0x90
 8000e12:	05db      	lsls	r3, r3, #23
 8000e14:	2103      	movs	r1, #3
 8000e16:	438a      	bics	r2, r1
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	2390      	movs	r3, #144	; 0x90
 8000e1c:	05db      	lsls	r3, r3, #23
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	2390      	movs	r3, #144	; 0x90
 8000e22:	05db      	lsls	r3, r3, #23
 8000e24:	2101      	movs	r1, #1
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]
		delayUs(45);
 8000e2a:	202d      	movs	r0, #45	; 0x2d
 8000e2c:	f7ff fedc 	bl	8000be8 <delayUs>
	for (i = 0; i < 8; i++) {
 8000e30:	1dbb      	adds	r3, r7, #6
 8000e32:	781a      	ldrb	r2, [r3, #0]
 8000e34:	1dbb      	adds	r3, r7, #6
 8000e36:	3201      	adds	r2, #1
 8000e38:	701a      	strb	r2, [r3, #0]
 8000e3a:	1dbb      	adds	r3, r7, #6
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b07      	cmp	r3, #7
 8000e40:	d9a3      	bls.n	8000d8a <readByte+0x18>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e42:	b662      	cpsie	i
}
 8000e44:	46c0      	nop			; (mov r8, r8)
	}
	__enable_irq();
	return byte;
 8000e46:	1dfb      	adds	r3, r7, #7
 8000e48:	781b      	ldrb	r3, [r3, #0]
}
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <startDS>:

PT_THREAD(startDS(struct pt* pt)) {
 8000e52:	b590      	push	{r4, r7, lr}
 8000e54:	b085      	sub	sp, #20
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
	ui8 dsPresent;
	PT_BEGIN(pt);
 8000e5a:	230f      	movs	r3, #15
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	2b5d      	cmp	r3, #93	; 0x5d
 8000e68:	d026      	beq.n	8000eb8 <startDS+0x66>
 8000e6a:	dc47      	bgt.n	8000efc <startDS+0xaa>
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d002      	beq.n	8000e76 <startDS+0x24>
 8000e70:	2b5c      	cmp	r3, #92	; 0x5c
 8000e72:	d010      	beq.n	8000e96 <startDS+0x44>
 8000e74:	e042      	b.n	8000efc <startDS+0xaa>
	checkPresence(&dsPresent);
 8000e76:	240e      	movs	r4, #14
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f7ff fec8 	bl	8000c10 <checkPresence>
	if (dsPresent) {
 8000e80:	193b      	adds	r3, r7, r4
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d039      	beq.n	8000efc <startDS+0xaa>
		PT_YIELD(pt); writeByte(SKIP_ROM);
 8000e88:	230f      	movs	r3, #15
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	225c      	movs	r2, #92	; 0x5c
 8000e94:	801a      	strh	r2, [r3, #0]
 8000e96:	230f      	movs	r3, #15
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d101      	bne.n	8000ea4 <startDS+0x52>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e033      	b.n	8000f0c <startDS+0xba>
 8000ea4:	20cc      	movs	r0, #204	; 0xcc
 8000ea6:	f7ff ff0b 	bl	8000cc0 <writeByte>
		PT_YIELD(pt); writeByte(START_DS);
 8000eaa:	230f      	movs	r3, #15
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2200      	movs	r2, #0
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	225d      	movs	r2, #93	; 0x5d
 8000eb6:	801a      	strh	r2, [r3, #0]
 8000eb8:	230f      	movs	r3, #15
 8000eba:	18fb      	adds	r3, r7, r3
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <startDS+0x74>
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e022      	b.n	8000f0c <startDS+0xba>
 8000ec6:	2044      	movs	r0, #68	; 0x44
 8000ec8:	f7ff fefa 	bl	8000cc0 <writeByte>
#ifdef PARASITE_POWER
		W1_SET_OUT;
 8000ecc:	2390      	movs	r3, #144	; 0x90
 8000ece:	05db      	lsls	r3, r3, #23
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2390      	movs	r3, #144	; 0x90
 8000ed4:	05db      	lsls	r3, r3, #23
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	438a      	bics	r2, r1
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	2390      	movs	r3, #144	; 0x90
 8000ede:	05db      	lsls	r3, r3, #23
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	2390      	movs	r3, #144	; 0x90
 8000ee4:	05db      	lsls	r3, r3, #23
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
		W1_OUT |= W1_OUT_BMASK;
 8000eec:	2390      	movs	r3, #144	; 0x90
 8000eee:	05db      	lsls	r3, r3, #23
 8000ef0:	695a      	ldr	r2, [r3, #20]
 8000ef2:	2390      	movs	r3, #144	; 0x90
 8000ef4:	05db      	lsls	r3, r3, #23
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	615a      	str	r2, [r3, #20]
#endif
	}
	PT_END(pt);
 8000efc:	230f      	movs	r3, #15
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	801a      	strh	r2, [r3, #0]
 8000f0a:	2303      	movs	r3, #3
}
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b005      	add	sp, #20
 8000f12:	bd90      	pop	{r4, r7, pc}

08000f14 <readDS>:

static ui8 packet[9];

PT_THREAD(readDS(struct pt* pt, ui8* returnCode, i16* temperature)) {
 8000f14:	b5b0      	push	{r4, r5, r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
	ui8 dsPresent;
	i16 i;
	PT_BEGIN(pt);
 8000f20:	2315      	movs	r3, #21
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	881b      	ldrh	r3, [r3, #0]
 8000f2c:	2b71      	cmp	r3, #113	; 0x71
 8000f2e:	d042      	beq.n	8000fb6 <readDS+0xa2>
 8000f30:	dd00      	ble.n	8000f34 <readDS+0x20>
 8000f32:	e0dd      	b.n	80010f0 <readDS+0x1dc>
 8000f34:	2b6f      	cmp	r3, #111	; 0x6f
 8000f36:	d028      	beq.n	8000f8a <readDS+0x76>
 8000f38:	dd00      	ble.n	8000f3c <readDS+0x28>
 8000f3a:	e0d9      	b.n	80010f0 <readDS+0x1dc>
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d002      	beq.n	8000f46 <readDS+0x32>
 8000f40:	2b6e      	cmp	r3, #110	; 0x6e
 8000f42:	d011      	beq.n	8000f68 <readDS+0x54>
 8000f44:	e0d4      	b.n	80010f0 <readDS+0x1dc>
	checkPresence(&dsPresent);
 8000f46:	2414      	movs	r4, #20
 8000f48:	193b      	adds	r3, r7, r4
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f7ff fe60 	bl	8000c10 <checkPresence>
	if (dsPresent) {
 8000f50:	193b      	adds	r3, r7, r4
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d100      	bne.n	8000f5a <readDS+0x46>
 8000f58:	e0ca      	b.n	80010f0 <readDS+0x1dc>
		PT_YIELD(pt); writeByte(SKIP_ROM);
 8000f5a:	2315      	movs	r3, #21
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	226e      	movs	r2, #110	; 0x6e
 8000f66:	801a      	strh	r2, [r3, #0]
 8000f68:	2315      	movs	r3, #21
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d101      	bne.n	8000f76 <readDS+0x62>
 8000f72:	2301      	movs	r3, #1
 8000f74:	e0c4      	b.n	8001100 <readDS+0x1ec>
 8000f76:	20cc      	movs	r0, #204	; 0xcc
 8000f78:	f7ff fea2 	bl	8000cc0 <writeByte>
		PT_YIELD(pt); writeByte(READ_DS);
 8000f7c:	2315      	movs	r3, #21
 8000f7e:	18fb      	adds	r3, r7, r3
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	226f      	movs	r2, #111	; 0x6f
 8000f88:	801a      	strh	r2, [r3, #0]
 8000f8a:	2315      	movs	r3, #21
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <readDS+0x84>
 8000f94:	2301      	movs	r3, #1
 8000f96:	e0b3      	b.n	8001100 <readDS+0x1ec>
 8000f98:	20be      	movs	r0, #190	; 0xbe
 8000f9a:	f7ff fe91 	bl	8000cc0 <writeByte>
		for(i = 0; i < sizeof(packet); i++) {
 8000f9e:	2316      	movs	r3, #22
 8000fa0:	18fb      	adds	r3, r7, r3
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	801a      	strh	r2, [r3, #0]
 8000fa6:	e01f      	b.n	8000fe8 <readDS+0xd4>
			PT_YIELD(pt); packet[i] = readByte();
 8000fa8:	2315      	movs	r3, #21
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2271      	movs	r2, #113	; 0x71
 8000fb4:	801a      	strh	r2, [r3, #0]
 8000fb6:	2315      	movs	r3, #21
 8000fb8:	18fb      	adds	r3, r7, r3
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d101      	bne.n	8000fc4 <readDS+0xb0>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e09d      	b.n	8001100 <readDS+0x1ec>
 8000fc4:	2516      	movs	r5, #22
 8000fc6:	197b      	adds	r3, r7, r5
 8000fc8:	2400      	movs	r4, #0
 8000fca:	5f1c      	ldrsh	r4, [r3, r4]
 8000fcc:	f7ff fed1 	bl	8000d72 <readByte>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	001a      	movs	r2, r3
 8000fd4:	4b4c      	ldr	r3, [pc, #304]	; (8001108 <readDS+0x1f4>)
 8000fd6:	551a      	strb	r2, [r3, r4]
		for(i = 0; i < sizeof(packet); i++) {
 8000fd8:	197b      	adds	r3, r7, r5
 8000fda:	2200      	movs	r2, #0
 8000fdc:	5e9b      	ldrsh	r3, [r3, r2]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	197b      	adds	r3, r7, r5
 8000fe6:	801a      	strh	r2, [r3, #0]
 8000fe8:	2016      	movs	r0, #22
 8000fea:	183b      	adds	r3, r7, r0
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	2b08      	cmp	r3, #8
 8000ff0:	d9da      	bls.n	8000fa8 <readDS+0x94>
		}
		i =  packet[0] | (packet[1] << 8);
 8000ff2:	4b45      	ldr	r3, [pc, #276]	; (8001108 <readDS+0x1f4>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	b219      	sxth	r1, r3
 8000ff8:	4b43      	ldr	r3, [pc, #268]	; (8001108 <readDS+0x1f4>)
 8000ffa:	785b      	ldrb	r3, [r3, #1]
 8000ffc:	021b      	lsls	r3, r3, #8
 8000ffe:	b21a      	sxth	r2, r3
 8001000:	183b      	adds	r3, r7, r0
 8001002:	430a      	orrs	r2, r1
 8001004:	801a      	strh	r2, [r3, #0]
		if (i == (85*16)) {
 8001006:	183b      	adds	r3, r7, r0
 8001008:	2200      	movs	r2, #0
 800100a:	5e9a      	ldrsh	r2, [r3, r2]
 800100c:	23aa      	movs	r3, #170	; 0xaa
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	429a      	cmp	r2, r3
 8001012:	d103      	bne.n	800101c <readDS+0x108>
			*returnCode = defaultValue;
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	e069      	b.n	80010f0 <readDS+0x1dc>
		} else {
			i = dsCRC(packet, sizeof(packet)-1);
 800101c:	4b3a      	ldr	r3, [pc, #232]	; (8001108 <readDS+0x1f4>)
 800101e:	2108      	movs	r1, #8
 8001020:	0018      	movs	r0, r3
 8001022:	f7ff fd8d 	bl	8000b40 <dsCRC>
 8001026:	0003      	movs	r3, r0
 8001028:	001a      	movs	r2, r3
 800102a:	2016      	movs	r0, #22
 800102c:	183b      	adds	r3, r7, r0
 800102e:	801a      	strh	r2, [r3, #0]
			if (i == packet[8]) { // crc match
 8001030:	183b      	adds	r3, r7, r0
 8001032:	2200      	movs	r2, #0
 8001034:	5e9b      	ldrsh	r3, [r3, r2]
 8001036:	4a34      	ldr	r2, [pc, #208]	; (8001108 <readDS+0x1f4>)
 8001038:	7a12      	ldrb	r2, [r2, #8]
 800103a:	4293      	cmp	r3, r2
 800103c:	d155      	bne.n	80010ea <readDS+0x1d6>
				i =  packet[0] | (packet[1] << 8);
 800103e:	4b32      	ldr	r3, [pc, #200]	; (8001108 <readDS+0x1f4>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b219      	sxth	r1, r3
 8001044:	4b30      	ldr	r3, [pc, #192]	; (8001108 <readDS+0x1f4>)
 8001046:	785b      	ldrb	r3, [r3, #1]
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	b21a      	sxth	r2, r3
 800104c:	183b      	adds	r3, r7, r0
 800104e:	430a      	orrs	r2, r1
 8001050:	801a      	strh	r2, [r3, #0]
				if (i & (1 << 11)) {
 8001052:	183b      	adds	r3, r7, r0
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	001a      	movs	r2, r3
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	4013      	ands	r3, r2
 800105e:	d022      	beq.n	80010a6 <readDS+0x192>
					i = ~i;
 8001060:	183b      	adds	r3, r7, r0
 8001062:	183a      	adds	r2, r7, r0
 8001064:	8812      	ldrh	r2, [r2, #0]
 8001066:	43d2      	mvns	r2, r2
 8001068:	801a      	strh	r2, [r3, #0]
//					i = -((i >> 4) * 10 + (i & 0x000F) * 10 / 16);
					i = -((i >> 4) * 100 + (i & 0x000F) * 6);
 800106a:	183b      	adds	r3, r7, r0
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	220f      	movs	r2, #15
 8001070:	4013      	ands	r3, r2
 8001072:	b29b      	uxth	r3, r3
 8001074:	1c1a      	adds	r2, r3, #0
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	18db      	adds	r3, r3, r3
 800107c:	b29a      	uxth	r2, r3
 800107e:	183b      	adds	r3, r7, r0
 8001080:	2100      	movs	r1, #0
 8001082:	5e5b      	ldrsh	r3, [r3, r1]
 8001084:	111b      	asrs	r3, r3, #4
 8001086:	b21b      	sxth	r3, r3
 8001088:	b29b      	uxth	r3, r3
 800108a:	1c19      	adds	r1, r3, #0
 800108c:	0249      	lsls	r1, r1, #9
 800108e:	1ac9      	subs	r1, r1, r3
 8001090:	0089      	lsls	r1, r1, #2
 8001092:	18c9      	adds	r1, r1, r3
 8001094:	00c9      	lsls	r1, r1, #3
 8001096:	1acb      	subs	r3, r1, r3
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	b29b      	uxth	r3, r3
 800109c:	18d3      	adds	r3, r2, r3
 800109e:	b29a      	uxth	r2, r3
 80010a0:	183b      	adds	r3, r7, r0
 80010a2:	801a      	strh	r2, [r3, #0]
 80010a4:	e018      	b.n	80010d8 <readDS+0x1c4>
				} else {
//					i = (i >> 4) * 10 + (i & 0x000F) * 10 / 16;
					i = (i >> 4) * 100 + (i & 0x000F) * 6;
 80010a6:	2016      	movs	r0, #22
 80010a8:	183b      	adds	r3, r7, r0
 80010aa:	2200      	movs	r2, #0
 80010ac:	5e9b      	ldrsh	r3, [r3, r2]
 80010ae:	111b      	asrs	r3, r3, #4
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	2264      	movs	r2, #100	; 0x64
 80010b6:	4353      	muls	r3, r2
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	183b      	adds	r3, r7, r0
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	210f      	movs	r1, #15
 80010c0:	400b      	ands	r3, r1
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	1c19      	adds	r1, r3, #0
 80010c6:	1c0b      	adds	r3, r1, #0
 80010c8:	18db      	adds	r3, r3, r3
 80010ca:	185b      	adds	r3, r3, r1
 80010cc:	18db      	adds	r3, r3, r3
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	18d3      	adds	r3, r2, r3
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	183b      	adds	r3, r7, r0
 80010d6:	801a      	strh	r2, [r3, #0]
				}
				*returnCode = correctValue;
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	2202      	movs	r2, #2
 80010dc:	701a      	strb	r2, [r3, #0]
				*temperature = i;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2216      	movs	r2, #22
 80010e2:	18ba      	adds	r2, r7, r2
 80010e4:	8812      	ldrh	r2, [r2, #0]
 80010e6:	801a      	strh	r2, [r3, #0]
 80010e8:	e002      	b.n	80010f0 <readDS+0x1dc>
			} else {
				*returnCode = error;
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	PT_END(pt);
 80010f0:	2315      	movs	r3, #21
 80010f2:	18fb      	adds	r3, r7, r3
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2200      	movs	r2, #0
 80010fc:	801a      	strh	r2, [r3, #0]
 80010fe:	2303      	movs	r3, #3
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b006      	add	sp, #24
 8001106:	bdb0      	pop	{r4, r5, r7, pc}
 8001108:	20000048 	.word	0x20000048

0800110c <drawDigit>:
		(segmA + segmB + segmC + segmD + segmE + segmF + segmG),	// 8
		(segmA + segmB + segmC + segmD + segmF + segmG),				// 9
		(segmG)														// HYPHEN_SYMBOL
};

void drawDigit(ui8 digit, ui8 position) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	0002      	movs	r2, r0
 8001114:	1dfb      	adds	r3, r7, #7
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	1dbb      	adds	r3, r7, #6
 800111a:	1c0a      	adds	r2, r1, #0
 800111c:	701a      	strb	r2, [r3, #0]
	// turn off segments and digit
	GPIOB->BRR = segmAll;
 800111e:	4b14      	ldr	r3, [pc, #80]	; (8001170 <drawDigit+0x64>)
 8001120:	22ff      	movs	r2, #255	; 0xff
 8001122:	629a      	str	r2, [r3, #40]	; 0x28
	GPIOC->BSRR = digitAll;
 8001124:	4b13      	ldr	r3, [pc, #76]	; (8001174 <drawDigit+0x68>)
 8001126:	220f      	movs	r2, #15
 8001128:	619a      	str	r2, [r3, #24]


	if(digit & POINT) {
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b25b      	sxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	da08      	bge.n	8001146 <drawDigit+0x3a>
		GPIOB->BSRR = segmDP;
 8001134:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <drawDigit+0x64>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	619a      	str	r2, [r3, #24]
		digit &= ~POINT;
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	1dfa      	adds	r2, r7, #7
 800113e:	7812      	ldrb	r2, [r2, #0]
 8001140:	217f      	movs	r1, #127	; 0x7f
 8001142:	400a      	ands	r2, r1
 8001144:	701a      	strb	r2, [r3, #0]
	}
	if(digit < sizeof(segmentToPort)) {
 8001146:	1dfb      	adds	r3, r7, #7
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d805      	bhi.n	800115a <drawDigit+0x4e>
		GPIOB->BSRR = segmentToPort[digit];
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	4a09      	ldr	r2, [pc, #36]	; (8001178 <drawDigit+0x6c>)
 8001154:	5cd2      	ldrb	r2, [r2, r3]
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <drawDigit+0x64>)
 8001158:	619a      	str	r2, [r3, #24]
	}

	GPIOC->BRR = (1 << position);
 800115a:	1dbb      	adds	r3, r7, #6
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2201      	movs	r2, #1
 8001160:	409a      	lsls	r2, r3
 8001162:	4b04      	ldr	r3, [pc, #16]	; (8001174 <drawDigit+0x68>)
 8001164:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800
 8001178:	2000000c 	.word	0x2000000c

0800117c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800117c:	480d      	ldr	r0, [pc, #52]	; (80011b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800117e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001180:	f7ff f938 	bl	80003f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001186:	490d      	ldr	r1, [pc, #52]	; (80011bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001188:	4a0d      	ldr	r2, [pc, #52]	; (80011c0 <LoopForever+0xe>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800118c:	e002      	b.n	8001194 <LoopCopyDataInit>

0800118e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001192:	3304      	adds	r3, #4

08001194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001198:	d3f9      	bcc.n	800118e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119a:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800119c:	4c0a      	ldr	r4, [pc, #40]	; (80011c8 <LoopForever+0x16>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a0:	e001      	b.n	80011a6 <LoopFillZerobss>

080011a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a4:	3204      	adds	r2, #4

080011a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a8:	d3fb      	bcc.n	80011a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011aa:	f000 f811 	bl	80011d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ae:	f7ff fa8d 	bl	80006cc <main>

080011b2 <LoopForever>:

LoopForever:
    b LoopForever
 80011b2:	e7fe      	b.n	80011b2 <LoopForever>
  ldr   r0, =_estack
 80011b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80011c0:	08001258 	.word	0x08001258
  ldr r2, =_sbss
 80011c4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80011c8:	20000054 	.word	0x20000054

080011cc <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <ADC_COMP_IRQHandler>
	...

080011d0 <__libc_init_array>:
 80011d0:	b570      	push	{r4, r5, r6, lr}
 80011d2:	2600      	movs	r6, #0
 80011d4:	4d0c      	ldr	r5, [pc, #48]	; (8001208 <__libc_init_array+0x38>)
 80011d6:	4c0d      	ldr	r4, [pc, #52]	; (800120c <__libc_init_array+0x3c>)
 80011d8:	1b64      	subs	r4, r4, r5
 80011da:	10a4      	asrs	r4, r4, #2
 80011dc:	42a6      	cmp	r6, r4
 80011de:	d109      	bne.n	80011f4 <__libc_init_array+0x24>
 80011e0:	2600      	movs	r6, #0
 80011e2:	f000 f821 	bl	8001228 <_init>
 80011e6:	4d0a      	ldr	r5, [pc, #40]	; (8001210 <__libc_init_array+0x40>)
 80011e8:	4c0a      	ldr	r4, [pc, #40]	; (8001214 <__libc_init_array+0x44>)
 80011ea:	1b64      	subs	r4, r4, r5
 80011ec:	10a4      	asrs	r4, r4, #2
 80011ee:	42a6      	cmp	r6, r4
 80011f0:	d105      	bne.n	80011fe <__libc_init_array+0x2e>
 80011f2:	bd70      	pop	{r4, r5, r6, pc}
 80011f4:	00b3      	lsls	r3, r6, #2
 80011f6:	58eb      	ldr	r3, [r5, r3]
 80011f8:	4798      	blx	r3
 80011fa:	3601      	adds	r6, #1
 80011fc:	e7ee      	b.n	80011dc <__libc_init_array+0xc>
 80011fe:	00b3      	lsls	r3, r6, #2
 8001200:	58eb      	ldr	r3, [r5, r3]
 8001202:	4798      	blx	r3
 8001204:	3601      	adds	r6, #1
 8001206:	e7f2      	b.n	80011ee <__libc_init_array+0x1e>
 8001208:	08001250 	.word	0x08001250
 800120c:	08001250 	.word	0x08001250
 8001210:	08001250 	.word	0x08001250
 8001214:	08001254 	.word	0x08001254

08001218 <memset>:
 8001218:	0003      	movs	r3, r0
 800121a:	1882      	adds	r2, r0, r2
 800121c:	4293      	cmp	r3, r2
 800121e:	d100      	bne.n	8001222 <memset+0xa>
 8001220:	4770      	bx	lr
 8001222:	7019      	strb	r1, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	e7f9      	b.n	800121c <memset+0x4>

08001228 <_init>:
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122e:	bc08      	pop	{r3}
 8001230:	469e      	mov	lr, r3
 8001232:	4770      	bx	lr

08001234 <_fini>:
 8001234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001236:	46c0      	nop			; (mov r8, r8)
 8001238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800123a:	bc08      	pop	{r3}
 800123c:	469e      	mov	lr, r3
 800123e:	4770      	bx	lr
