Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/vivado2018.03/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 649345c80e1a41c6a47aed9f8fba1efc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DigitalClock_Test_behav xil_defaultlib.DigitalClock_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SmH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SmL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SsH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SsL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AhL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AmL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SmH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SmL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SsH' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SsL' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FrequencyDivider
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.StopWatch
Compiling module xil_defaultlib.SetAlarm
Compiling module xil_defaultlib.AlarmClock
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.DigitalClock
Compiling module xil_defaultlib.DigitalClock_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DigitalClock_Test_behav
