Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=7". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=7". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=7". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=7". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Information: Updating design information... (UID-85)
Warning: Design 'rast' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : design
Design : rast
Version: M-2016.12-SP2
Date   : Tue Nov 19 22:15:42 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db)

Local Link Library:

    {NangateOpenCellLibrary.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : NangateOpenCellLibrary
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.10
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   1K_hvratio_1_4
Location       :   NangateOpenCellLibrary
Resistance     :   0.00357143
Capacitance    :   0.1774
Area           :   0
Slope          :   5
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     1.32
     2     2.98
     3     5.11
     4     7.66
     5    10.03
     6    12.23
     8    19.32



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains black box (unknown) components. (RPT-8)
1
