###############################################################################
#
# IAR ANSI C/C++ Compiler V7.40.3.8902/W32 for ARM        12/Jul/2019  09:14:40
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\UCOS-II\uC-CPU\cpu_c.c
#    Command line =  
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\UCOS-II\uC-CPU\cpu_c.c
#        -D LORA_MODULE -lCN
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\Flash\List\ -o
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\Flash\Obj\
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        D:\Softwares\IAR7.40\arm\INC\c\DLib_Config_Full.h -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\CPU\inc\
#        -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\uC-CPU\
#        -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\uC-CPU\
#        -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\uC-LIB\
#        -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\uC-OSII\Ports\
#        -I
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\UCOS-II\uC-OSII\Source\
#        -I E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\USER\BSP\
#        -I E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\..\USER\APP\
#        -Om --use_c++_inline
#    List file    =  
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\Flash\List\cpu_c.lst
#    Object file  =  
#        E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\EWIAR\Flash\Obj\cpu_c.o
#
###############################################################################

E:\MYWorkPlace\SVNData\zhouwanli\XF-SXT-N-V1.0\UCOS-II\uC-CPU\cpu_c.c
      1          /*
      2          *********************************************************************************************************
      3          *                                               uC/CPU
      4          *                                    CPU CONFIGURATION & PORT LAYER
      5          *
      6          *                          (c) Copyright 2004-2008; Micrium, Inc.; Weston, FL
      7          *
      8          *               All rights reserved.  Protected by international copyright laws.
      9          *
     10          *               uC/CPU is provided in source form for FREE evaluation, for educational
     11          *               use or peaceful research.  If you plan on using uC/CPU in a commercial
     12          *               product you need to contact Micrium to properly license its use in your
     13          *               product.  We provide ALL the source code for your convenience and to
     14          *               help you experience uC/CPU.  The fact that the source code is provided
     15          *               does NOT mean that you can use it without paying a licensing fee.
     16          *
     17          *               Knowledge of the source code may NOT be used to develop a similar product.
     18          *
     19          *               Please help us continue to provide the Embedded community with the finest
     20          *               software available.  Your honesty is greatly appreciated.
     21          *********************************************************************************************************
     22          */
     23          
     24          /*
     25          *********************************************************************************************************
     26          *
     27          *                                            CPU PORT FILE
     28          *
     29          *                                            ARM-Cortex-M3
     30          *                                            IAR C Compiler
     31          *
     32          * Filename      : cpu_c.c
     33          * Version       : V1.19
     34          * Programmer(s) : JJL
     35          *                 BAN
     36          *********************************************************************************************************
     37          */
     38          
     39          /*
     40          *********************************************************************************************************
     41          *                                              INCLUDE FILES
     42          *********************************************************************************************************
     43          */
     44          
     45          #include  <cpu.h>
     46          #include  <lib_def.h>
     47          
     48          
     49          /*
     50          *********************************************************************************************************
     51          *                                              LOCAL DEFINES
     52          *********************************************************************************************************
     53          */
     54          
     55          #define  CPU_INT_SRC_POS_MAX      ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 1)
     56          
     57          #define  CPU_BIT_BAND_SRAM_REG_LO       0x20000000
     58          #define  CPU_BIT_BAND_SRAM_REG_HI       0x200FFFFF
     59          #define  CPU_BIT_BAND_SRAM_BASE         0x22000000
     60          
     61          
     62          #define  CPU_BIT_BAND_PERIPH_REG_LO     0x40000000
     63          #define  CPU_BIT_BAND_PERIPH_REG_HI     0x400FFFFF
     64          #define  CPU_BIT_BAND_PERIPH_BASE       0x42000000
     65          
     66          
     67          /*
     68          *********************************************************************************************************
     69          *                                             LOCAL CONSTANTS
     70          *********************************************************************************************************
     71          */
     72          
     73          
     74          /*
     75          *********************************************************************************************************
     76          *                                            LOCAL DATA TYPES
     77          *********************************************************************************************************
     78          */
     79          
     80          
     81          /*
     82          *********************************************************************************************************
     83          *                                              LOCAL TABLES
     84          *********************************************************************************************************
     85          */
     86          
     87          
     88          /*
     89          *********************************************************************************************************
     90          *                                         LOCAL GLOBAL VARIABLES
     91          *********************************************************************************************************
     92          */
     93          
     94          
     95          /*
     96          *********************************************************************************************************
     97          *                                        LOCAL FUNCTION PROTOTYPES
     98          *********************************************************************************************************
     99          */
    100          
    101          
    102          /*
    103          *********************************************************************************************************
    104          *                                       LOCAL CONFIGURATION ERRORS
    105          *********************************************************************************************************
    106          */
    107          
    108          /*
    109          *********************************************************************************************************
    110          *                                           CPU_BitBandClr()
    111          *
    112          * Description : Clear bit in bit-band region.
    113          *
    114          * Argument(s) : addr            Byte address in memory space.
    115          *
    116          *               bit_nbr         Bit number in byte.
    117          *
    118          * Return(s)   : none.
    119          *
    120          * Caller(s)   : Application.
    121          *
    122          * Note(s)     : none.
    123          *********************************************************************************************************
    124          */
    125          

   \                                 In section .text, align 2, keep-with-next
    126          void  CPU_BitBandClr (CPU_ADDR    addr,
    127                                CPU_INT08U  bit_nbr)
    128          {
    129              CPU_ADDR  bit_word_off;
    130              CPU_ADDR  bit_word_addr;
    131          
    132          
    133              if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
    134                  (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
   \                     CPU_BitBandClr: (+1)
   \   00000000   0xF1A0 0x5200      SUB      R2,R0,#+536870912
   \   00000004   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000008   0xD207             BCS.N    ??CPU_BitBandClr_0
    135                  bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO) * 32) + (bit_nbr * 4);
    136                  bit_word_addr = CPU_BIT_BAND_SRAM_BASE + bit_word_off;
    137          
    138                 *(volatile CPU_INT32U *)(bit_word_addr) = 0;
   \   0000000A   0x0089             LSLS     R1,R1,#+2
   \   0000000C   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   00000010   0xF100 0x5008      ADD      R0,R0,#+570425344
   \   00000014   0x2100             MOVS     R1,#+0
   \   00000016   0x6001             STR      R1,[R0, #+0]
   \   00000018   0x4770             BX       LR
    139          
    140              } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
    141                         (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
   \                     ??CPU_BitBandClr_0: (+1)
   \   0000001A   0xF1A0 0x4280      SUB      R2,R0,#+1073741824
   \   0000001E   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000022   0xD206             BCS.N    ??CPU_BitBandClr_1
    142                  bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
    143                  bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
    144          
    145                 *(volatile CPU_INT32U *)(bit_word_addr) = 0;
   \   00000024   0x0089             LSLS     R1,R1,#+2
   \   00000026   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   0000002A   0xF100 0x4084      ADD      R0,R0,#+1107296256
   \   0000002E   0x2100             MOVS     R1,#+0
   \   00000030   0x6001             STR      R1,[R0, #+0]
    146              }
    147          }
   \                     ??CPU_BitBandClr_1: (+1)
   \   00000032   0x4770             BX       LR               ;; return
    148          
    149          
    150          /*
    151          *********************************************************************************************************
    152          *                                           CPU_BitBandClr()
    153          *
    154          * Description : Set bit in bit-band region.
    155          *
    156          * Argument(s) : addr            Byte address in memory space.
    157          *
    158          *               bit_nbr         Bit number in byte.
    159          *
    160          * Return(s)   : none.
    161          *
    162          * Caller(s)   : Application.
    163          *
    164          * Note(s)     : none.
    165          *********************************************************************************************************
    166          */
    167          

   \                                 In section .text, align 2, keep-with-next
    168          void  CPU_BitBandSet (CPU_ADDR    addr,
    169                                CPU_INT08U  bit_nbr)
    170          {
    171              CPU_ADDR  bit_word_off;
    172              CPU_ADDR  bit_word_addr;
    173          
    174          
    175              if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
    176                  (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
   \                     CPU_BitBandSet: (+1)
   \   00000000   0xF1A0 0x5200      SUB      R2,R0,#+536870912
   \   00000004   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000008   0xD207             BCS.N    ??CPU_BitBandSet_0
    177                  bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO) * 32) + (bit_nbr * 4);
    178                  bit_word_addr = CPU_BIT_BAND_SRAM_BASE + bit_word_off;
    179          
    180                 *(volatile CPU_INT32U *)(bit_word_addr) = 1;
   \   0000000A   0x0089             LSLS     R1,R1,#+2
   \   0000000C   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   00000010   0xF100 0x5008      ADD      R0,R0,#+570425344
   \   00000014   0x2101             MOVS     R1,#+1
   \   00000016   0x6001             STR      R1,[R0, #+0]
   \   00000018   0x4770             BX       LR
    181          
    182              } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
    183                         (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
   \                     ??CPU_BitBandSet_0: (+1)
   \   0000001A   0xF1A0 0x4280      SUB      R2,R0,#+1073741824
   \   0000001E   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000022   0xD206             BCS.N    ??CPU_BitBandSet_1
    184                  bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
    185                  bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
    186          
    187                 *(volatile CPU_INT32U *)(bit_word_addr) = 1;
   \   00000024   0x0089             LSLS     R1,R1,#+2
   \   00000026   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   0000002A   0xF100 0x4084      ADD      R0,R0,#+1107296256
   \   0000002E   0x2101             MOVS     R1,#+1
   \   00000030   0x6001             STR      R1,[R0, #+0]
    188              }
    189          }
   \                     ??CPU_BitBandSet_1: (+1)
   \   00000032   0x4770             BX       LR               ;; return
    190          
    191          
    192          /*
    193          *********************************************************************************************************
    194          *                                           CPU_IntSrcDis()
    195          *
    196          * Description : Disable an interrupt source.
    197          *
    198          * Argument(s) : pos     Position of interrupt vector in interrupt table :
    199          *
    200          *                           0       Invalid (see Note #1a).
    201          *                           1       Invalid (see Note #1b).
    202          *                           2       Non-maskable interrupt.
    203          *                           3       Hard Fault.
    204          *                           4       Memory Management.
    205          *                           5       Bus Fault.
    206          *                           6       Usage Fault.
    207          *                           7-10    Reserved.
    208          *                           11      SVCall
    209          *                           12      Debug monitor.
    210          *                           13      Reserved
    211          *                           14      PendSV.
    212          *                           15      SysTick.
    213          *                           16+     External Interrupt.
    214          *
    215          * Return(s)   : none.
    216          *
    217          * Caller(s)   : Application.
    218          *
    219          * Note(s)     : (1) Several table positions do not contain interrupt sources :
    220          *
    221          *                   (a) Position 0 contains the stack pointer.
    222          *                   (b) Positions 7-10, 13 are reserved.
    223          *
    224          *               (2) Several interrupts cannot be disabled/enabled :
    225          *
    226          *                   (a) Reset.
    227          *                   (b) NMI.
    228          *                   (c) Hard fault.
    229          *                   (d) SVCall.
    230          *                   (e) Debug monitor.
    231          *                   (f) PendSV.
    232          *
    233          *               (3) The maximum Cortex-M3 table position is 256.  A particular Cortex-M3 may have fewer
    234          *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
    235          *                   This function assumes that the specified table position is valid if the interrupt
    236          *                   controller type register's INTLINESNUM field is large enough so that the position
    237          *                   COULD be valid.
    238          *********************************************************************************************************
    239          */
    240          

   \                                 In section .text, align 4, keep-with-next
    241          void  CPU_IntSrcDis (CPU_INT08U  pos)
    242          {
   \                     CPU_IntSrcDis: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    243          #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
    244              CPU_SR      cpu_sr;
    245          #endif
    246              CPU_INT08U  group;
    247              CPU_INT08U  pos_max;
    248              CPU_INT08U  nbr;
    249          
    250          
    251              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD836             BHI.N    ??CPU_IntSrcDis_1
   \   00000008   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcDis_0:
   \   0000000C   0x51 0x51          DC8      0x51,0x51,0x51,0x51
   \              0x51 0x51    
   \   00000010   0x08 0x14          DC8      0x8,0x14,0x1F,0x51
   \              0x1F 0x51    
   \   00000014   0x51 0x51          DC8      0x51,0x51,0x51,0x51
   \              0x51 0x51    
   \   00000018   0x51 0x51          DC8      0x51,0x51,0x51,0x2A
   \              0x51 0x2A    
    252                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    253                  case CPU_INT_RSVD_07:
    254                  case CPU_INT_RSVD_08:
    255                  case CPU_INT_RSVD_09:
    256                  case CPU_INT_RSVD_10:
    257                  case CPU_INT_RSVD_13:
    258                       break;
    259          
    260          
    261                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    262                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    263                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    264                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    265                  case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
    266                  case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
    267                  case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
    268                       break;
    269          
    270                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    271                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_2: (+1)
   \   0000001C   0x.... 0x....      BL       CPU_SR_Save
    272                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_MEMFAULTENA;
   \   00000020   0x.... 0x....      LDR.W    R1,??DataTable3  ;; 0xe000ed24
   \   00000024   0x680A             LDR      R2,[R1, #+0]
   \   00000026   0xF422 0x3280      BIC      R2,R2,#0x10000
   \   0000002A   0x600A             STR      R2,[R1, #+0]
    273                       CPU_CRITICAL_EXIT();
   \   0000002C   0xE8BD 0x4010      POP      {R4,LR}
   \   00000030   0x.... 0x....      B.W      CPU_SR_Restore
    274                       break;
    275          
    276                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    277                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_3: (+1)
   \   00000034   0x.... 0x....      BL       CPU_SR_Save
    278                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_BUSFAULTENA;
   \   00000038   0x....             LDR.N    R1,??DataTable3  ;; 0xe000ed24
   \   0000003A   0x680A             LDR      R2,[R1, #+0]
   \   0000003C   0xF422 0x3200      BIC      R2,R2,#0x20000
   \   00000040   0x600A             STR      R2,[R1, #+0]
    279                       CPU_CRITICAL_EXIT();
   \   00000042   0xE8BD 0x4010      POP      {R4,LR}
   \   00000046   0x.... 0x....      B.W      CPU_SR_Restore
    280                       break;
    281          
    282                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    283                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_4: (+1)
   \   0000004A   0x.... 0x....      BL       CPU_SR_Save
    284                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_USGFAULTENA;
   \   0000004E   0x....             LDR.N    R1,??DataTable3  ;; 0xe000ed24
   \   00000050   0x680A             LDR      R2,[R1, #+0]
   \   00000052   0xF422 0x2280      BIC      R2,R2,#0x40000
   \   00000056   0x600A             STR      R2,[R1, #+0]
    285                       CPU_CRITICAL_EXIT();
   \   00000058   0xE8BD 0x4010      POP      {R4,LR}
   \   0000005C   0x.... 0x....      B.W      CPU_SR_Restore
    286                       break;
    287          
    288                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    289                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_5: (+1)
   \   00000060   0x.... 0x....      BL       CPU_SR_Save
    290                       CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
   \   00000064   0x....             LDR.N    R1,??DataTable3_1  ;; 0xe000e004
   \   00000066   0x68CA             LDR      R2,[R1, #+12]
   \   00000068   0x0852             LSRS     R2,R2,#+1
   \   0000006A   0x0052             LSLS     R2,R2,#+1
   \   0000006C   0x60CA             STR      R2,[R1, #+12]
    291                       CPU_CRITICAL_EXIT();
   \   0000006E   0xE8BD 0x4010      POP      {R4,LR}
   \   00000072   0x.... 0x....      B.W      CPU_SR_Restore
    292                       break;
    293          
    294          
    295                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    296                  default:
    297                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcDis_1: (+1)
   \   00000076   0x....             LDR.N    R0,??DataTable3_1  ;; 0xe000e004
   \   00000078   0x6800             LDR      R0,[R0, #+0]
   \   0000007A   0x0140             LSLS     R0,R0,#+5
   \   0000007C   0x3021             ADDS     R0,R0,#+33
    298                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   0000007E   0xB2C0             UXTB     R0,R0
   \   00000080   0x4284             CMP      R4,R0
   \   00000082   0xD214             BCS.N    ??CPU_IntSrcDis_6
    299                           group = (pos - 16) / 32;
    300                           nbr   = (pos - 16) % 32;
    301          
    302                           CPU_CRITICAL_ENTER();
   \   00000084   0x.... 0x....      BL       CPU_SR_Save
    303                           CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
   \   00000088   0xF1A4 0x0110      SUB      R1,R4,#+16
   \   0000008C   0x110A             ASRS     R2,R1,#+4
   \   0000008E   0xEB01 0x62D2      ADD      R2,R1,R2, LSR #+27
   \   00000092   0x1152             ASRS     R2,R2,#+5
   \   00000094   0x2301             MOVS     R3,#+1
   \   00000096   0xEBA1 0x1142      SUB      R1,R1,R2, LSL #+5
   \   0000009A   0xFA03 0xF101      LSL      R1,R3,R1
   \   0000009E   0xB2D2             UXTB     R2,R2
   \   000000A0   0x....             LDR.N    R3,??DataTable3_2  ;; 0xe000e180
   \   000000A2   0xF843 0x1022      STR      R1,[R3, R2, LSL #+2]
    304                           CPU_CRITICAL_EXIT();
   \   000000A6   0xE8BD 0x4010      POP      {R4,LR}
   \   000000AA   0x.... 0x....      B.W      CPU_SR_Restore
    305                       }
    306                       break;
    307              }
    308          }
   \                     ??CPU_IntSrcDis_6: (+1)
   \   000000AE   0xBD10             POP      {R4,PC}          ;; return
    309          
    310          
    311          /*
    312          *********************************************************************************************************
    313          *                                           CPU_IntSrcEn()
    314          *
    315          * Description : Enable an interrupt source.
    316          *
    317          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    318          *
    319          * Return(s)   : none.
    320          *
    321          * Caller(s)   : Application.
    322          *
    323          * Note(s)     : (1) See 'CPU_IntSrcDis() Note #1'.
    324          *
    325          *               (2) See 'CPU_IntSrcDis() Note #2'.
    326          *
    327          *               (3) See 'CPU_IntSrcDis() Note #3'.
    328          *********************************************************************************************************
    329          */
    330          

   \                                 In section .text, align 4, keep-with-next
    331          void  CPU_IntSrcEn (CPU_INT08U  pos)
    332          {
   \                     CPU_IntSrcEn: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    333          #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
    334              CPU_SR      cpu_sr;
    335          #endif
    336              CPU_INT08U  group;
    337              CPU_INT08U  nbr;
    338              CPU_INT08U  pos_max;
    339          
    340          
    341              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD835             BHI.N    ??CPU_IntSrcEn_1
   \   00000008   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcEn_0:
   \   0000000C   0x50 0x50          DC8      0x50,0x50,0x50,0x50
   \              0x50 0x50    
   \   00000010   0x08 0x13          DC8      0x8,0x13,0x1E,0x50
   \              0x1E 0x50    
   \   00000014   0x50 0x50          DC8      0x50,0x50,0x50,0x50
   \              0x50 0x50    
   \   00000018   0x50 0x50          DC8      0x50,0x50,0x50,0x29
   \              0x50 0x29    
    342                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    343                  case CPU_INT_RSVD_07:
    344                  case CPU_INT_RSVD_08:
    345                  case CPU_INT_RSVD_09:
    346                  case CPU_INT_RSVD_10:
    347                  case CPU_INT_RSVD_13:
    348                       break;
    349          
    350          
    351                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    352                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    353                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    354                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    355                  case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
    356                  case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
    357                  case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
    358                       break;
    359          
    360                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    361                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_2: (+1)
   \   0000001C   0x.... 0x....      BL       CPU_SR_Save
    362                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
   \   00000020   0x....             LDR.N    R1,??DataTable3  ;; 0xe000ed24
   \   00000022   0x680A             LDR      R2,[R1, #+0]
   \   00000024   0xF442 0x3280      ORR      R2,R2,#0x10000
   \   00000028   0x600A             STR      R2,[R1, #+0]
    363                       CPU_CRITICAL_EXIT();
   \   0000002A   0xE8BD 0x4010      POP      {R4,LR}
   \   0000002E   0x.... 0x....      B.W      CPU_SR_Restore
    364                       break;
    365          
    366                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    367                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_3: (+1)
   \   00000032   0x.... 0x....      BL       CPU_SR_Save
    368                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
   \   00000036   0x....             LDR.N    R1,??DataTable3  ;; 0xe000ed24
   \   00000038   0x680A             LDR      R2,[R1, #+0]
   \   0000003A   0xF442 0x3200      ORR      R2,R2,#0x20000
   \   0000003E   0x600A             STR      R2,[R1, #+0]
    369                       CPU_CRITICAL_EXIT();
   \   00000040   0xE8BD 0x4010      POP      {R4,LR}
   \   00000044   0x.... 0x....      B.W      CPU_SR_Restore
    370                       break;
    371          
    372                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    373                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_4: (+1)
   \   00000048   0x.... 0x....      BL       CPU_SR_Save
    374                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
   \   0000004C   0x....             LDR.N    R1,??DataTable3  ;; 0xe000ed24
   \   0000004E   0x680A             LDR      R2,[R1, #+0]
   \   00000050   0xF442 0x2280      ORR      R2,R2,#0x40000
   \   00000054   0x600A             STR      R2,[R1, #+0]
    375                       CPU_CRITICAL_EXIT();
   \   00000056   0xE8BD 0x4010      POP      {R4,LR}
   \   0000005A   0x.... 0x....      B.W      CPU_SR_Restore
    376                       break;
    377          
    378                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    379                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_5: (+1)
   \   0000005E   0x.... 0x....      BL       CPU_SR_Save
    380                       CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
   \   00000062   0x....             LDR.N    R1,??DataTable3_1  ;; 0xe000e004
   \   00000064   0x68CA             LDR      R2,[R1, #+12]
   \   00000066   0xF042 0x0201      ORR      R2,R2,#0x1
   \   0000006A   0x60CA             STR      R2,[R1, #+12]
    381                       CPU_CRITICAL_EXIT();
   \   0000006C   0xE8BD 0x4010      POP      {R4,LR}
   \   00000070   0x.... 0x....      B.W      CPU_SR_Restore
    382                       break;
    383          
    384          
    385                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    386                  default:
    387                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcEn_1: (+1)
   \   00000074   0x....             LDR.N    R0,??DataTable3_1  ;; 0xe000e004
   \   00000076   0x6800             LDR      R0,[R0, #+0]
   \   00000078   0x0140             LSLS     R0,R0,#+5
   \   0000007A   0x3021             ADDS     R0,R0,#+33
    388                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   0000007C   0xB2C0             UXTB     R0,R0
   \   0000007E   0x4284             CMP      R4,R0
   \   00000080   0xD214             BCS.N    ??CPU_IntSrcEn_6
    389                           group = (pos - 16) / 32;
    390                           nbr   = (pos - 16) % 32;
    391          
    392                           CPU_CRITICAL_ENTER();
   \   00000082   0x.... 0x....      BL       CPU_SR_Save
    393                           CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
   \   00000086   0xF1A4 0x0110      SUB      R1,R4,#+16
   \   0000008A   0x110A             ASRS     R2,R1,#+4
   \   0000008C   0xEB01 0x62D2      ADD      R2,R1,R2, LSR #+27
   \   00000090   0x1152             ASRS     R2,R2,#+5
   \   00000092   0x2301             MOVS     R3,#+1
   \   00000094   0xEBA1 0x1142      SUB      R1,R1,R2, LSL #+5
   \   00000098   0xFA03 0xF101      LSL      R1,R3,R1
   \   0000009C   0xB2D2             UXTB     R2,R2
   \   0000009E   0x....             LDR.N    R3,??DataTable3_3  ;; 0xe000e100
   \   000000A0   0xF843 0x1022      STR      R1,[R3, R2, LSL #+2]
    394                           CPU_CRITICAL_EXIT();
   \   000000A4   0xE8BD 0x4010      POP      {R4,LR}
   \   000000A8   0x.... 0x....      B.W      CPU_SR_Restore
    395                       }
    396                       break;
    397              }
    398          }
   \                     ??CPU_IntSrcEn_6: (+1)
   \   000000AC   0xBD10             POP      {R4,PC}          ;; return
    399          
    400          
    401          /*
    402          *********************************************************************************************************
    403          *                                           CPU_IntSrcPrioSet()
    404          *
    405          * Description : Set priority of an interrupt source.
    406          *
    407          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    408          *
    409          *               prio    Priority.  Use a lower priority number for a higher priority.
    410          *
    411          * Return(s)   : none.
    412          *
    413          * Caller(s)   : Application.
    414          *
    415          * Note(s)     : (1) See 'CPU_IntSrcDis() Note #1'.
    416          *
    417          *               (2) Several interrupts priorities CANNOT be set :
    418          *
    419          *                   (a) Reset (always -3).
    420          *                   (b) NMI (always -2).
    421          *                   (c) Hard fault (always -1).
    422          *
    423          *               (3) See 'CPU_IntSrcDis() Note #3'.
    424          *********************************************************************************************************
    425          */
    426          

   \                                 In section .text, align 4, keep-with-next
    427          void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
    428                                   CPU_INT08U  prio)
    429          {
   \                     CPU_IntSrcPrioSet: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0x4605             MOV      R5,R0
   \   00000004   0x4608             MOV      R0,R1
    430          #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
    431              CPU_SR      cpu_sr;
    432          #endif
    433              CPU_INT08U  group;
    434              CPU_INT08U  nbr;
    435              CPU_INT08U  pos_max;
    436              CPU_INT32U  prio_32;
    437              CPU_INT32U  temp;
    438          
    439          
    440              prio_32 = CPU_RevBits((CPU_INT08U)prio);
    441              prio    = (CPU_INT08U)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
   \   00000006   0x.... 0x....      BL       CPU_RevBits
   \   0000000A   0x0E04             LSRS     R4,R0,#+24
    442          
    443              switch (pos) {
   \   0000000C   0x4628             MOV      R0,R5
   \   0000000E   0x280F             CMP      R0,#+15
   \   00000010   0xD862             BHI.N    ??CPU_IntSrcPrioSet_1
   \   00000012   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcPrioSet_0:
   \   00000016   0x86 0x86          DC8      0x86,0x86,0x86,0x86
   \              0x86 0x86    
   \   0000001A   0x08 0x14          DC8      0x8,0x14,0x21,0x86
   \              0x21 0x86    
   \   0000001E   0x86 0x86          DC8      0x86,0x86,0x86,0x2E
   \              0x86 0x2E    
   \   00000022   0x3B 0x86          DC8      0x3B,0x86,0x47,0x54
   \              0x47 0x54    
    444                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    445                  case CPU_INT_RSVD_07:
    446                  case CPU_INT_RSVD_08:
    447                  case CPU_INT_RSVD_09:
    448                  case CPU_INT_RSVD_10:
    449                  case CPU_INT_RSVD_13:
    450                       break;
    451          
    452          
    453                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    454                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    455                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    456                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    457                       break;
    458          
    459                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    460                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_2: (+1)
   \   00000026   0x.... 0x....      BL       CPU_SR_Save
    461                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   0000002A   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   0000002C   0x680A             LDR      R2,[R1, #+0]
    462                       temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    463                       temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    464                       CPU_REG_NVIC_SHPRI1  = temp;
   \   0000002E   0x0A12             LSRS     R2,R2,#+8
   \   00000030   0xEA54 0x2202      ORRS     R2,R4,R2, LSL #+8
   \   00000034   0x600A             STR      R2,[R1, #+0]
    465                       CPU_CRITICAL_EXIT();
   \   00000036   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   0000003A   0x.... 0x....      B.W      CPU_SR_Restore
    466                       break;
    467          
    468                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    469                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_3: (+1)
   \   0000003E   0x.... 0x....      BL       CPU_SR_Save
    470                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   00000042   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000044   0x680A             LDR      R2,[R1, #+0]
    471                       temp                &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
    472                       temp                |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
    473                       CPU_REG_NVIC_SHPRI1  = temp;
   \   00000046   0xF422 0x427F      BIC      R2,R2,#0xFF00
   \   0000004A   0xEA42 0x2204      ORR      R2,R2,R4, LSL #+8
   \   0000004E   0x600A             STR      R2,[R1, #+0]
    474                       CPU_CRITICAL_EXIT();
   \   00000050   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   00000054   0x.... 0x....      B.W      CPU_SR_Restore
    475                       break;
    476          
    477                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    478                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_4: (+1)
   \   00000058   0x.... 0x....      BL       CPU_SR_Save
    479                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   0000005C   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   0000005E   0x680A             LDR      R2,[R1, #+0]
    480                       temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    481                       temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    482                       CPU_REG_NVIC_SHPRI1  = temp;
   \   00000060   0xF422 0x027F      BIC      R2,R2,#0xFF0000
   \   00000064   0xEA42 0x4204      ORR      R2,R2,R4, LSL #+16
   \   00000068   0x600A             STR      R2,[R1, #+0]
    483                       CPU_CRITICAL_EXIT();
   \   0000006A   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   0000006E   0x.... 0x....      B.W      CPU_SR_Restore
    484                       break;
    485          
    486                  case CPU_INT_SVCALL:                                    /* SVCall.                                              */
    487                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_5: (+1)
   \   00000072   0x.... 0x....      BL       CPU_SR_Save
    488                       temp                 = CPU_REG_NVIC_SHPRI2;
   \   00000076   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000078   0x684A             LDR      R2,[R1, #+4]
    489                       temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    490                       temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    491                       CPU_REG_NVIC_SHPRI2  = temp;
   \   0000007A   0x0212             LSLS     R2,R2,#+8
   \   0000007C   0x0A12             LSRS     R2,R2,#+8
   \   0000007E   0xEA42 0x6204      ORR      R2,R2,R4, LSL #+24
   \   00000082   0x604A             STR      R2,[R1, #+4]
    492                       CPU_CRITICAL_EXIT();
   \   00000084   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   00000088   0x.... 0x....      B.W      CPU_SR_Restore
    493                       break;
    494          
    495                  case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
    496                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_6: (+1)
   \   0000008C   0x.... 0x....      BL       CPU_SR_Save
    497                       temp                = CPU_REG_NVIC_SHPRI3;
   \   00000090   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000092   0x688A             LDR      R2,[R1, #+8]
    498                       temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    499                       temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    500                       CPU_REG_NVIC_SHPRI3  = temp;
   \   00000094   0x0A12             LSRS     R2,R2,#+8
   \   00000096   0xEA54 0x2202      ORRS     R2,R4,R2, LSL #+8
   \   0000009A   0x608A             STR      R2,[R1, #+8]
    501                       CPU_CRITICAL_EXIT();
   \   0000009C   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   000000A0   0x.... 0x....      B.W      CPU_SR_Restore
    502                       break;
    503          
    504                  case CPU_INT_PENDSV:                                    /* PendSV.                                              */
    505                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_7: (+1)
   \   000000A4   0x.... 0x....      BL       CPU_SR_Save
    506                       temp                 = CPU_REG_NVIC_SHPRI3;
   \   000000A8   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   000000AA   0x688A             LDR      R2,[R1, #+8]
    507                       temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    508                       temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    509                       CPU_REG_NVIC_SHPRI3  = temp;
   \   000000AC   0xF422 0x027F      BIC      R2,R2,#0xFF0000
   \   000000B0   0xEA42 0x4204      ORR      R2,R2,R4, LSL #+16
   \   000000B4   0x608A             STR      R2,[R1, #+8]
    510                       CPU_CRITICAL_EXIT();
   \   000000B6   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   000000BA   0x.... 0x....      B.W      CPU_SR_Restore
    511                       break;
    512          
    513                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    514                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_8: (+1)
   \   000000BE   0x.... 0x....      BL       CPU_SR_Save
    515                       temp                 = CPU_REG_NVIC_SHPRI3;
   \   000000C2   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   000000C4   0x688A             LDR      R2,[R1, #+8]
    516                       temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    517                       temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    518                       CPU_REG_NVIC_SHPRI3  = temp;
   \   000000C6   0x0212             LSLS     R2,R2,#+8
   \   000000C8   0x0A12             LSRS     R2,R2,#+8
   \   000000CA   0xEA42 0x6204      ORR      R2,R2,R4, LSL #+24
   \   000000CE   0x608A             STR      R2,[R1, #+8]
    519                       CPU_CRITICAL_EXIT();
   \   000000D0   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   000000D4   0x.... 0x....      B.W      CPU_SR_Restore
    520                       break;
    521          
    522          
    523                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    524                  default:
    525                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcPrioSet_1: (+1)
   \   000000D8   0x....             LDR.N    R0,??DataTable3_1  ;; 0xe000e004
   \   000000DA   0x6800             LDR      R0,[R0, #+0]
   \   000000DC   0x0140             LSLS     R0,R0,#+5
   \   000000DE   0x3021             ADDS     R0,R0,#+33
    526                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   000000E0   0xB2C0             UXTB     R0,R0
   \   000000E2   0x4285             CMP      R5,R0
   \   000000E4   0xD21D             BCS.N    ??CPU_IntSrcPrioSet_9
    527                           group                    = (pos - 16) / 4;
   \   000000E6   0xF1A5 0x0010      SUB      R0,R5,#+16
   \   000000EA   0x1041             ASRS     R1,R0,#+1
   \   000000EC   0xEB00 0x7191      ADD      R1,R0,R1, LSR #+30
   \   000000F0   0x108E             ASRS     R6,R1,#+2
   \   000000F2   0xB2F6             UXTB     R6,R6
    528                           nbr                      = (pos - 16) % 4;
   \   000000F4   0xEBA0 0x0586      SUB      R5,R0,R6, LSL #+2
   \   000000F8   0xB2ED             UXTB     R5,R5
    529          
    530                           CPU_CRITICAL_ENTER();
   \   000000FA   0x.... 0x....      BL       CPU_SR_Save
    531                           temp                     = CPU_REG_NVIC_PRIO(group);
   \   000000FE   0x00B1             LSLS     R1,R6,#+2
   \   00000100   0xF101 0x4160      ADD      R1,R1,#-536870912
   \   00000104   0xF501 0x4164      ADD      R1,R1,#+58368
   \   00000108   0x680A             LDR      R2,[R1, #+0]
    532                           temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
    533                           temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
    534                           CPU_REG_NVIC_PRIO(group) = temp;
   \   0000010A   0x00EB             LSLS     R3,R5,#+3
   \   0000010C   0x25FF             MOVS     R5,#+255
   \   0000010E   0x409D             LSLS     R5,R5,R3
   \   00000110   0x43AA             BICS     R2,R2,R5
   \   00000112   0xFA04 0xF303      LSL      R3,R4,R3
   \   00000116   0x431A             ORRS     R2,R3,R2
   \   00000118   0x600A             STR      R2,[R1, #+0]
    535                           CPU_CRITICAL_EXIT();
   \   0000011A   0xE8BD 0x4070      POP      {R4-R6,LR}
   \   0000011E   0x.... 0x....      B.W      CPU_SR_Restore
    536                       }
    537                       break;
    538              }
    539          }
   \                     ??CPU_IntSrcPrioSet_9: (+1)
   \   00000122   0xBD70             POP      {R4-R6,PC}       ;; return
    540          
    541          
    542          /*
    543          *********************************************************************************************************
    544          *                                           CPU_IntSrcPrioGet()
    545          *
    546          * Description : Get priority of an interrupt source.
    547          *
    548          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    549          *
    550          * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
    551          *               DEF_INT_16S_MIN_VAL is returned.
    552          *
    553          * Caller(s)   : Application.
    554          *
    555          * Note(s)     : (1) See 'CPU_IntSrcDis() Note #1'.
    556          *
    557          *               (2) See 'CPU_IntSrcPrioSet() Note #2'.
    558          *
    559          *               (3) See 'CPU_IntSrcDis() Note #3'.
    560          *********************************************************************************************************
    561          */
    562          

   \                                 In section .text, align 4, keep-with-next
    563          CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
    564          {
   \                     CPU_IntSrcPrioGet: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0x4604             MOV      R4,R0
    565          #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
    566              CPU_SR      cpu_sr;
    567          #endif
    568              CPU_INT08U  group;
    569              CPU_INT08U  nbr;
    570              CPU_INT08U  pos_max;
    571              CPU_INT16S  prio;
    572              CPU_INT32U  prio_32;
    573              CPU_INT32U  temp;
    574          
    575          
    576              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD84D             BHI.N    ??CPU_IntSrcPrioGet_1
   \   00000008   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcPrioGet_0:
   \   0000000C   0x08 0x0A          DC8      0x8,0xA,0xD,0x10
   \              0x0D 0x10    
   \   00000010   0x13 0x1B          DC8      0x13,0x1B,0x24,0x8
   \              0x24 0x08    
   \   00000014   0x08 0x08          DC8      0x8,0x8,0x8,0x2B
   \              0x08 0x2B    
   \   00000018   0x33 0x08          DC8      0x33,0x8,0x3B,0x44
   \              0x3B 0x44    
    577                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    578                  case CPU_INT_RSVD_07:
    579                  case CPU_INT_RSVD_08:
    580                  case CPU_INT_RSVD_09:
    581                  case CPU_INT_RSVD_10:
    582                  case CPU_INT_RSVD_13:
    583                       prio = DEF_INT_16S_MIN_VAL;
   \                     ??CPU_IntSrcPrioGet_2: (+1)
   \   0000001C   0x....             LDR.N    R4,??DataTable3_5  ;; 0xffff8000
    584                       break;
   \   0000001E   0xE05F             B.N      ??CPU_IntSrcPrioGet_3
    585          
    586          
    587                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    588                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    589                       prio = -3;
   \                     ??CPU_IntSrcPrioGet_4: (+1)
   \   00000020   0xF06F 0x0402      MVN      R4,#+2
    590                       break;
   \   00000024   0xE05C             B.N      ??CPU_IntSrcPrioGet_3
    591          
    592                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    593                       prio = -2;
   \                     ??CPU_IntSrcPrioGet_5: (+1)
   \   00000026   0xF06F 0x0401      MVN      R4,#+1
    594                       break;
   \   0000002A   0xE059             B.N      ??CPU_IntSrcPrioGet_3
    595          
    596                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    597                       prio = -1;
   \                     ??CPU_IntSrcPrioGet_6: (+1)
   \   0000002C   0xF04F 0x34FF      MOV      R4,#-1
    598                       break;
   \   00000030   0xE056             B.N      ??CPU_IntSrcPrioGet_3
    599          
    600          
    601                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    602                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_7: (+1)
   \   00000032   0x.... 0x....      BL       CPU_SR_Save
    603                       temp = CPU_REG_NVIC_SHPRI1;
   \   00000036   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000038   0x680C             LDR      R4,[R1, #+0]
    604                       prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000003A   0xB2E4             UXTB     R4,R4
    605                       CPU_CRITICAL_EXIT();
   \   0000003C   0x.... 0x....      BL       CPU_SR_Restore
    606                       break;
   \   00000040   0xE04E             B.N      ??CPU_IntSrcPrioGet_3
    607          
    608          
    609                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    610                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_8: (+1)
   \   00000042   0x.... 0x....      BL       CPU_SR_Save
    611                       temp = CPU_REG_NVIC_SHPRI1;
   \   00000046   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000048   0x680C             LDR      R4,[R1, #+0]
    612                       prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000004A   0xF3C4 0x2407      UBFX     R4,R4,#+8,#+8
    613                       CPU_CRITICAL_EXIT();
   \   0000004E   0x.... 0x....      BL       CPU_SR_Restore
    614                       break;
   \   00000052   0xE045             B.N      ??CPU_IntSrcPrioGet_3
    615          
    616          
    617                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    618                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_9: (+1)
   \   00000054   0x.... 0x....      BL       CPU_SR_Save
    619                       temp = CPU_REG_NVIC_SHPRI1;
   \   00000058   0x....             LDR.N    R0,??DataTable3_4  ;; 0xe000ed18
   \   0000005A   0x6804             LDR      R4,[R0, #+0]
    620                       prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000005C   0x0C20             LSRS     R0,R4,#+16
   \   0000005E   0xB2C4             UXTB     R4,R0
    621                       break;
   \   00000060   0xE03E             B.N      ??CPU_IntSrcPrioGet_3
    622          
    623                  case CPU_INT_SVCALL:                                    /* SVCall.                                              */
    624                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_10: (+1)
   \   00000062   0x.... 0x....      BL       CPU_SR_Save
    625                       temp = CPU_REG_NVIC_SHPRI2;
   \   00000066   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000068   0x684C             LDR      R4,[R1, #+4]
    626                       prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000006A   0x0E24             LSRS     R4,R4,#+24
    627                       CPU_CRITICAL_EXIT();
   \   0000006C   0x.... 0x....      BL       CPU_SR_Restore
    628                       break;
   \   00000070   0xE036             B.N      ??CPU_IntSrcPrioGet_3
    629          
    630                  case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
    631                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_11: (+1)
   \   00000072   0x.... 0x....      BL       CPU_SR_Save
    632                       temp = CPU_REG_NVIC_SHPRI3;
   \   00000076   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000078   0x688C             LDR      R4,[R1, #+8]
    633                       prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000007A   0xB2E4             UXTB     R4,R4
    634                       CPU_CRITICAL_EXIT();
   \   0000007C   0x.... 0x....      BL       CPU_SR_Restore
    635                       break;
   \   00000080   0xE02E             B.N      ??CPU_IntSrcPrioGet_3
    636          
    637                  case CPU_INT_PENDSV:                                    /* PendSV.                                              */
    638                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_12: (+1)
   \   00000082   0x.... 0x....      BL       CPU_SR_Save
    639                       temp = CPU_REG_NVIC_SHPRI3;
   \   00000086   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   00000088   0x688C             LDR      R4,[R1, #+8]
    640                       prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000008A   0x0C21             LSRS     R1,R4,#+16
   \   0000008C   0xB2CC             UXTB     R4,R1
    641                       CPU_CRITICAL_EXIT();
   \   0000008E   0x.... 0x....      BL       CPU_SR_Restore
    642                       break;
   \   00000092   0xE025             B.N      ??CPU_IntSrcPrioGet_3
    643          
    644                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    645                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_13: (+1)
   \   00000094   0x.... 0x....      BL       CPU_SR_Save
    646                       temp = CPU_REG_NVIC_SHPRI3;
   \   00000098   0x....             LDR.N    R1,??DataTable3_4  ;; 0xe000ed18
   \   0000009A   0x688C             LDR      R4,[R1, #+8]
    647                       prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000009C   0x0E24             LSRS     R4,R4,#+24
    648                       CPU_CRITICAL_EXIT();
   \   0000009E   0x.... 0x....      BL       CPU_SR_Restore
    649                       break;
   \   000000A2   0xE01D             B.N      ??CPU_IntSrcPrioGet_3
    650          
    651          
    652                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    653                  default:
    654                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcPrioGet_1: (+1)
   \   000000A4   0x....             LDR.N    R0,??DataTable3_1  ;; 0xe000e004
   \   000000A6   0x6800             LDR      R0,[R0, #+0]
   \   000000A8   0x0140             LSLS     R0,R0,#+5
   \   000000AA   0x3021             ADDS     R0,R0,#+33
    655                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   000000AC   0xB2C0             UXTB     R0,R0
   \   000000AE   0x4284             CMP      R4,R0
   \   000000B0   0xD215             BCS.N    ??CPU_IntSrcPrioGet_14
    656                           group = (pos - 16) / 4;
    657                           nbr   = (pos - 16) % 4;
    658          
    659                           CPU_CRITICAL_ENTER();
   \   000000B2   0x.... 0x....      BL       CPU_SR_Save
    660                           temp  = CPU_REG_NVIC_PRIO(group);
   \   000000B6   0xF1A4 0x0510      SUB      R5,R4,#+16
   \   000000BA   0x1069             ASRS     R1,R5,#+1
   \   000000BC   0xEB05 0x7191      ADD      R1,R5,R1, LSR #+30
   \   000000C0   0x108E             ASRS     R6,R1,#+2
   \   000000C2   0x4631             MOV      R1,R6
   \   000000C4   0xB2C9             UXTB     R1,R1
   \   000000C6   0x....             LDR.N    R2,??DataTable3_6  ;; 0xe000e400
   \   000000C8   0xF852 0x4021      LDR      R4,[R2, R1, LSL #+2]
    661                           CPU_CRITICAL_EXIT();
   \   000000CC   0x.... 0x....      BL       CPU_SR_Restore
    662          
    663                           prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   000000D0   0xEBA5 0x0086      SUB      R0,R5,R6, LSL #+2
   \   000000D4   0x00C0             LSLS     R0,R0,#+3
   \   000000D6   0x4621             MOV      R1,R4
   \   000000D8   0x40C1             LSRS     R1,R1,R0
   \   000000DA   0xB2CC             UXTB     R4,R1
   \   000000DC   0xE000             B.N      ??CPU_IntSrcPrioGet_3
    664                       } else {
    665                           prio  = DEF_INT_16S_MIN_VAL;
   \                     ??CPU_IntSrcPrioGet_14: (+1)
   \   000000DE   0x....             LDR.N    R4,??DataTable3_5  ;; 0xffff8000
    666                       }
    667                       break;
    668              }
    669          
    670              if (prio >= 0) {
   \                     ??CPU_IntSrcPrioGet_3: (+1)
   \   000000E0   0xB224             SXTH     R4,R4
   \   000000E2   0x2C00             CMP      R4,#+0
   \   000000E4   0xD403             BMI.N    ??CPU_IntSrcPrioGet_15
    671                  prio_32 = CPU_RevBits((CPU_INT32U)prio);
    672                  prio    = (CPU_INT16S)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
   \   000000E6   0x4620             MOV      R0,R4
   \   000000E8   0x.... 0x....      BL       CPU_RevBits
   \   000000EC   0x0E04             LSRS     R4,R0,#+24
    673              }
    674          
    675              return (prio);
   \                     ??CPU_IntSrcPrioGet_15: (+1)
   \   000000EE   0x4620             MOV      R0,R4
   \   000000F0   0xB200             SXTH     R0,R0
   \   000000F2   0xBD70             POP      {R4-R6,PC}       ;; return
    676          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3:
   \   00000000   0xE000ED24         DC32     0xe000ed24

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_1:
   \   00000000   0xE000E004         DC32     0xe000e004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_2:
   \   00000000   0xE000E180         DC32     0xe000e180

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_3:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_4:
   \   00000000   0xE000ED18         DC32     0xe000ed18

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_5:
   \   00000000   0xFFFF8000         DC32     0xffff8000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable3_6:
   \   00000000   0xE000E400         DC32     0xe000e400

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   CPU_BitBandClr
       0   CPU_BitBandSet
       8   CPU_IntSrcDis
         8   -> CPU_SR_Save
       8   CPU_IntSrcEn
         8   -> CPU_SR_Save
      16   CPU_IntSrcPrioGet
        16   -> CPU_RevBits
        16   -> CPU_SR_Restore
        16   -> CPU_SR_Save
      16   CPU_IntSrcPrioSet
        16   -> CPU_RevBits
        16   -> CPU_SR_Save


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable3
       4  ??DataTable3_1
       4  ??DataTable3_2
       4  ??DataTable3_3
       4  ??DataTable3_4
       4  ??DataTable3_5
       4  ??DataTable3_6
      52  CPU_BitBandClr
      52  CPU_BitBandSet
     176  CPU_IntSrcDis
     174  CPU_IntSrcEn
     244  CPU_IntSrcPrioGet
     292  CPU_IntSrcPrioSet

 
 1 018 bytes in section .text
 
 1 018 bytes of CODE memory

Errors: none
Warnings: none
