verilog xil_defaultlib --include "../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/copy_local_beta.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_CRTL_BUS_s_axi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_macibs.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulcud.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_muleOg.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulfYi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulg8j.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_muxhbi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_muxjbC.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write_fc.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write_outpkbM.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu_fc.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_fc.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_weighdEe.v" \
"../../../../detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v" \
"../../../bd/design_1/ip/design_1_detection_acc_0_0/sim/design_1_detection_acc_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
