$date
	Mon Mar 21 03:19:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module hex2ascii_tb $end
$var wire 7 ! Ascii [6:0] $end
$var reg 4 " Hex [3:0] $end
$var integer 32 # i [31:0] $end
$scope module UUT $end
$var wire 4 $ H [3:0] $end
$var wire 7 % A [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 %
b0 $
b0 #
b0 "
b110000 !
$end
#100
b110001 !
b110001 %
b1 "
b1 $
b1 #
#200
b110010 !
b110010 %
b10 "
b10 $
b10 #
#300
b110011 !
b110011 %
b11 "
b11 $
b11 #
#400
b110100 !
b110100 %
b100 "
b100 $
b100 #
#500
b110101 !
b110101 %
b101 "
b101 $
b101 #
#600
b110110 !
b110110 %
b110 "
b110 $
b110 #
#700
b110111 !
b110111 %
b111 "
b111 $
b111 #
#800
b111000 !
b111000 %
b1000 "
b1000 $
b1000 #
#900
b111001 !
b111001 %
b1001 "
b1001 $
b1001 #
#1000
b1000001 !
b1000001 %
b1010 "
b1010 $
b1010 #
#1100
b1000010 !
b1000010 %
b1011 "
b1011 $
b1011 #
#1200
b1000011 !
b1000011 %
b1100 "
b1100 $
b1100 #
#1300
b1000100 !
b1000100 %
b1101 "
b1101 $
b1101 #
#1400
b1000101 !
b1000101 %
b1110 "
b1110 $
b1110 #
#1500
b1000110 !
b1000110 %
b1111 "
b1111 $
b1111 #
#1600
b10000 #
