Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_LFSR_Random_Bit_behav xil_defaultlib.tb_LFSR_Random_Bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port n [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sim_1/new/tb_LFSR_Random_Bit.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_random
Compiling module xil_defaultlib.tb_LFSR_Random_Bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LFSR_Random_Bit_behav
