Analysis & Synthesis report for main
Fri Jan  1 17:15:26 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |output_module|sender_fsm:sender_fsm_inst|state_reg
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component|altsyncram_q1v3:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |output_module
 16. Parameter Settings for User Entity Instance: led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: sender_fsm:sender_fsm_inst
 18. Parameter Settings for User Entity Instance: bit_sender:bit_sender_inst
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "sender_fsm:sender_fsm_inst"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan  1 17:15:26 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; output_module                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 64                                          ;
; Total pins                      ; 38                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; output_module      ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; source/sender_fsm.vhd            ; yes             ; User VHDL File               ; /home/imants/programs/git/VGA_Ambilight/source/sender_fsm.vhd                                   ;         ;
; source/output_module.vhd         ; yes             ; User VHDL File               ; /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd                                ;         ;
; source/led_ram.vhd               ; yes             ; User VHDL File               ; /home/imants/programs/git/VGA_Ambilight/source/led_ram.vhd                                      ;         ;
; source/functions.vhd             ; yes             ; User VHDL File               ; /home/imants/programs/git/VGA_Ambilight/source/functions.vhd                                    ;         ;
; source/bit_sender.vhd            ; yes             ; User VHDL File               ; /home/imants/programs/git/VGA_Ambilight/source/bit_sender.vhd                                   ;         ;
; source/ram2port/ram2port.vhd     ; yes             ; User Wizard-Generated File   ; /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_q1v3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/imants/programs/git/VGA_Ambilight/db/altsyncram_q1v3.tdf                                  ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 44          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 61          ;
;     -- 7 input functions                    ; 6           ;
;     -- 6 input functions                    ; 6           ;
;     -- 5 input functions                    ; 8           ;
;     -- 4 input functions                    ; 9           ;
;     -- <=3 input functions                  ; 32          ;
;                                             ;             ;
; Dedicated logic registers                   ; 64          ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 24576       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 88          ;
; Total fan-out                               ; 1041        ;
; Average fan-out                             ; 4.63        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |output_module                               ; 61 (0)              ; 64 (0)                    ; 24576             ; 0          ; 38   ; 0            ; |output_module                                                                                                            ; output_module   ; work         ;
;    |bit_sender:bit_sender_inst|              ; 29 (29)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |output_module|bit_sender:bit_sender_inst                                                                                 ; bit_sender      ; work         ;
;    |led_ram:led_ram_inst|                    ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |output_module|led_ram:led_ram_inst                                                                                       ; led_ram         ; work         ;
;       |ram2port:ram2port_inst|               ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |output_module|led_ram:led_ram_inst|ram2port:ram2port_inst                                                                ; ram2port        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |output_module|led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_q1v3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |output_module|led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component|altsyncram_q1v3:auto_generated ; altsyncram_q1v3 ; work         ;
;    |sender_fsm:sender_fsm_inst|              ; 32 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |output_module|sender_fsm:sender_fsm_inst                                                                                 ; sender_fsm      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component|altsyncram_q1v3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |output_module|led_ram:led_ram_inst|ram2port:ram2port_inst ; source/ram2port/ram2port.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |output_module|sender_fsm:sender_fsm_inst|state_reg                                     ;
+-----------------------+-----------------------+------------------+-------------------+------------------+
; Name                  ; state_reg.S_SEND_DATA ; state_reg.S_WAIT ; state_reg.S_RESET ; state_reg.S_IDLE ;
+-----------------------+-----------------------+------------------+-------------------+------------------+
; state_reg.S_IDLE      ; 0                     ; 0                ; 0                 ; 0                ;
; state_reg.S_RESET     ; 0                     ; 0                ; 1                 ; 1                ;
; state_reg.S_WAIT      ; 0                     ; 1                ; 0                 ; 1                ;
; state_reg.S_SEND_DATA ; 1                     ; 0                ; 0                 ; 1                ;
+-----------------------+-----------------------+------------------+-------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+---------------------------------------------+------------------------------------------------------+
; Register name                               ; Reason for Removal                                   ;
+---------------------------------------------+------------------------------------------------------+
; sender_fsm:sender_fsm_inst|r_send_dv_reg    ; Merged with sender_fsm:sender_fsm_inst|r_send_en_reg ;
; sender_fsm:sender_fsm_inst|state_reg.S_IDLE ; Lost fanout                                          ;
; sender_fsm:sender_fsm_inst|state_reg.S_WAIT ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 3       ;                                                      ;
+---------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 42    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |output_module|sender_fsm:sender_fsm_inst|r_count_reg[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |output_module|sender_fsm:sender_fsm_inst|Selector2      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component|altsyncram_q1v3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |output_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_LED_COUNT    ; 1024  ; Signed Integer                                       ;
; g_RESET_TIME   ; 2700  ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 24                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_q1v3      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sender_fsm:sender_fsm_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_states       ; 4     ; Signed Integer                                 ;
; g_reset_time   ; 2700  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_sender:bit_sender_inst ;
+-------------------------+-------+---------------------------------------+
; Parameter Name          ; Value ; Type                                  ;
+-------------------------+-------+---------------------------------------+
; g_first_max_value       ; 20    ; Signed Integer                        ;
; g_second_max_value      ; 40    ; Signed Integer                        ;
; g_bit_counter_max_value ; 60    ; Signed Integer                        ;
; g_data_width            ; 24    ; Signed Integer                        ;
+-------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 24                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 24                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "sender_fsm:sender_fsm_inst" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; i_enable      ; Input ; Info     ; Stuck at VCC        ;
; i_active_leds ; Input ; Info     ; Stuck at GND        ;
; i_new_data    ; Input ; Info     ; Stuck at VCC        ;
+---------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 64                          ;
;     CLR               ; 6                           ;
;     ENA CLR           ; 32                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 12                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 61                          ;
;     arith             ; 22                          ;
;         1 data inputs ; 22                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 33                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 38                          ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jan  1 17:13:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Ambilight -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2021.01.01.17:14:10 Progress: Loading SoCkit_project/system.qsys
Info (12250): 2021.01.01.17:14:10 Progress: Reading input file
Info (12250): 2021.01.01.17:14:10 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.01.01.17:14:11 Progress: Parameterizing module clk_0
Info (12250): 2021.01.01.17:14:11 Progress: Adding hps_0 [altera_hps 20.1]
Info (12250): 2021.01.01.17:14:14 Progress: Parameterizing module hps_0
Info (12250): 2021.01.01.17:14:14 Progress: Building connections
Info (12250): 2021.01.01.17:14:14 Progress: Parameterizing connections
Info (12250): 2021.01.01.17:14:14 Progress: Validating
Info (12250): 2021.01.01.17:14:25 Progress: Done reading input file
Info (12250): System.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): System.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): System.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): System.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): System.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): System.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Warning (12251): Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning (12251): Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "system" instantiated altera_hps "hps_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): System: Done "system" with 6 modules, 49 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file source/sender_fsm.vhd
    Info (12022): Found design unit 1: sender_fsm-rtl File: /home/imants/programs/git/VGA_Ambilight/source/sender_fsm.vhd Line: 44
    Info (12023): Found entity 1: sender_fsm File: /home/imants/programs/git/VGA_Ambilight/source/sender_fsm.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file source/output_module.vhd
    Info (12022): Found design unit 1: output_module-rtl File: /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd Line: 43
    Info (12023): Found entity 1: output_module File: /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file source/led_ram.vhd
    Info (12022): Found design unit 1: led_ram-rtl File: /home/imants/programs/git/VGA_Ambilight/source/led_ram.vhd Line: 37
    Info (12023): Found entity 1: led_ram File: /home/imants/programs/git/VGA_Ambilight/source/led_ram.vhd Line: 25
Info (12021): Found 2 design units, including 0 entities, in source file source/functions.vhd
    Info (12022): Found design unit 1: functions File: /home/imants/programs/git/VGA_Ambilight/source/functions.vhd Line: 18
    Info (12022): Found design unit 2: functions-body File: /home/imants/programs/git/VGA_Ambilight/source/functions.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file source/bit_sender.vhd
    Info (12022): Found design unit 1: bit_sender-rtl File: /home/imants/programs/git/VGA_Ambilight/source/bit_sender.vhd Line: 38
    Info (12023): Found entity 1: bit_sender File: /home/imants/programs/git/VGA_Ambilight/source/bit_sender.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file source/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /home/imants/programs/git/VGA_Ambilight/source/main.vhd Line: 28
    Info (12023): Found entity 1: main File: /home/imants/programs/git/VGA_Ambilight/source/main.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file source/ram2port/ram2port.vhd
    Info (12022): Found design unit 1: ram2port-SYN File: /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd Line: 56
    Info (12023): Found entity 1: ram2port File: /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_hps_0.v
    Info (12023): Found entity 1: system_hps_0 File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: system_hps_0_fpga_interfaces File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_hps_0_hps_io.v
    Info (12023): Found entity 1: system_hps_0_hps_io File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: system_hps_0_hps_io_border File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/system.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/imants/programs/git/VGA_Ambilight/db/ip/system/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "output_module" for the top level hierarchy
Info (12128): Elaborating entity "led_ram" for hierarchy "led_ram:led_ram_inst" File: /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd Line: 54
Info (12128): Elaborating entity "ram2port" for hierarchy "led_ram:led_ram_inst|ram2port:ram2port_inst" File: /home/imants/programs/git/VGA_Ambilight/source/led_ram.vhd Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component" File: /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component" File: /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd Line: 63
Info (12133): Instantiated megafunction "led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/imants/programs/git/VGA_Ambilight/source/ram2port/ram2port.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1v3.tdf
    Info (12023): Found entity 1: altsyncram_q1v3 File: /home/imants/programs/git/VGA_Ambilight/db/altsyncram_q1v3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q1v3" for hierarchy "led_ram:led_ram_inst|ram2port:ram2port_inst|altsyncram:altsyncram_component|altsyncram_q1v3:auto_generated" File: /home/imants/programs/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sender_fsm" for hierarchy "sender_fsm:sender_fsm_inst" File: /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd Line: 65
Info (12128): Elaborating entity "bit_sender" for hierarchy "bit_sender:bit_sender_inst" File: /home/imants/programs/git/VGA_Ambilight/source/output_module.vhd Line: 81
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "system" -- entity does not exist in design
Warning (20013): Ignored 1738 assignments for entity "system_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "system_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1335 assignments for entity "system_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1354 assignments for entity "system_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "system_irq_mapper" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 149 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 87 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Fri Jan  1 17:15:26 2021
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:02:27


