INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUTD/Term 8/DSL/Projects/Lab_1/Lab_1.srcs/sources_1/new/T01_Basys3_LogicGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T01_Basys3_LogicGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUTD/Term 8/DSL/Projects/Lab_1/Lab_1.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
