#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ea0790 .scope module, "ramRF_tb" "ramRF_tb" 2 2;
 .timescale 0 0;
P_0x1eb3fc8 .param/l "PERIOD" 2 4, +C4<01010>;
v0x1ee0590_0 .var "TestRAM_addr", 4 0;
v0x1ee07d0_0 .net "TestRAM_rdata", 15 0, L_0x1ee1220; 1 drivers
v0x1ee08a0_0 .var "TestRAM_ren", 0 0;
v0x1ee0970_0 .var "TestRAM_wdata", 15 0;
v0x1ee0a40_0 .var "TestRAM_wen", 0 0;
v0x1ee0b10_0 .net "access_complete", 0 0, v0x1edffe0_0; 1 drivers
v0x1ee0b90_0 .var "address", 8 3;
v0x1ee0c10_0 .var "clk", 0 0;
v0x1ee0d30_0 .var/i "i", 31 0;
v0x1ee0db0_0 .net "invalid_address", 0 0, v0x1ee0160_0; 1 drivers
v0x1ee0e90_0 .net "read_data", 63 0, v0x1ee0260_0; 1 drivers
v0x1ee0f10_0 .var "read_en", 0 0;
v0x1ee0f90_0 .var "res_n", 0 0;
v0x1ee1040_0 .var "write_data", 63 0;
v0x1ee1170_0 .var "write_en", 0 0;
E_0x1ea5700 .event negedge, v0x1edefa0_0;
S_0x1ea0460 .scope module, "ramRF_I" "ramRF" 2 20, 3 27, S_0x1ea0790;
 .timescale 0 0;
v0x1edf7d0_0 .net "TestRAM_addr", 4 0, v0x1ee0590_0; 1 drivers
v0x1edfa60_0 .alias "TestRAM_rdata", 15 0, v0x1ee07d0_0;
v0x1edfb10_0 .net "TestRAM_ren", 0 0, v0x1ee08a0_0; 1 drivers
v0x1edfbc0_0 .var "TestRAM_rf_addr", 4 0;
v0x1edfca0_0 .net "TestRAM_rf_rdata", 15 0, L_0x1ee0e30; 1 drivers
v0x1edfd50_0 .var "TestRAM_rf_ren", 0 0;
v0x1edfdd0_0 .var "TestRAM_rf_wdata", 15 0;
v0x1edfe80_0 .var "TestRAM_rf_wen", 0 0;
v0x1edff30_0 .net "TestRAM_wdata", 15 0, v0x1ee0970_0; 1 drivers
v0x1edf620_0 .net "TestRAM_wen", 0 0, v0x1ee0a40_0; 1 drivers
v0x1edffe0_0 .var "access_complete", 0 0;
v0x1ee0060_0 .net "address", 8 3, v0x1ee0b90_0; 1 drivers
v0x1ee00e0_0 .net "clk", 0 0, v0x1ee0c10_0; 1 drivers
v0x1ee0160_0 .var "invalid_address", 0 0;
v0x1ee0260_0 .var "read_data", 63 0;
v0x1ee02e0_0 .net "read_en", 0 0, v0x1ee0f10_0; 1 drivers
v0x1ee01e0_0 .var "read_en_dly0", 0 0;
v0x1ee03f0_0 .var "read_en_dly1", 0 0;
v0x1ee0360_0 .var "read_en_dly2", 0 0;
v0x1ee0510_0 .net "res_n", 0 0, v0x1ee0f90_0; 1 drivers
v0x1ee0470_0 .net "write_data", 63 0, v0x1ee1040_0; 1 drivers
v0x1ee0640_0 .net "write_en", 0 0, v0x1ee1170_0; 1 drivers
S_0x1ea0160 .scope module, "buffer_data_I" "ram_2rw_1c" 3 66, 4 30, S_0x1ea0460;
 .timescale 0 0;
P_0x1ea0eb8 .param/l "ADDRSIZE" 4 32, +C4<0101>;
P_0x1ea0ee0 .param/l "DATASIZE" 4 31, +C4<010000>;
P_0x1ea0f08 .param/l "INIT_RAM" 4 33, C4<0>;
P_0x1ea0f30 .param/l "PIPELINED" 4 34, +C4<0>;
v0x1eb12a0 .array "MEM", 31 0, 15 0;
v0x1ea3700_0 .net "addr_a", 4 0, v0x1edfbc0_0; 1 drivers
v0x1edef00_0 .alias "addr_b", 4 0, v0x1edf7d0_0;
v0x1edefa0_0 .alias "clk", 0 0, v0x1ee00e0_0;
v0x1edf050_0 .var "data_out_a", 15 0;
v0x1edf0f0_0 .var "data_out_b", 15 0;
v0x1edf1d0_0 .alias "rdata_a", 15 0, v0x1edfca0_0;
v0x1edf270_0 .alias "rdata_b", 15 0, v0x1ee07d0_0;
v0x1edf360_0 .net "rdata_ram_a", 15 0, v0x1edf050_0; 1 drivers
v0x1edf400_0 .net "rdata_ram_b", 15 0, v0x1edf0f0_0; 1 drivers
v0x1edf500_0 .net "ren_a", 0 0, v0x1edfd50_0; 1 drivers
v0x1edf5a0_0 .alias "ren_b", 0 0, v0x1edfb10_0;
v0x1edf6b0_0 .net "wdata_a", 15 0, v0x1edfdd0_0; 1 drivers
v0x1edf750_0 .alias "wdata_b", 15 0, v0x1edff30_0;
v0x1edf870_0 .net "wen_a", 0 0, v0x1edfe80_0; 1 drivers
v0x1edf910_0 .alias "wen_b", 0 0, v0x1edf620_0;
E_0x1ea6300 .event posedge, v0x1edefa0_0;
S_0x1ea09c0 .scope generate, "genblk1" "genblk1" 4 54, 4 54, S_0x1ea0160;
 .timescale 0 0;
L_0x1ee0e30 .functor BUFZ 16, v0x1edf050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1ee1220 .functor BUFZ 16, v0x1edf0f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
    .scope S_0x1ea0160;
T_0 ;
    %wait E_0x1ea6300;
    %load/v 8, v0x1edf870_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x1edf6b0_0, 16;
    %ix/getv 3, v0x1ea3700_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1eb12a0, 0, 8;
t_0 ;
T_0.0 ;
    %ix/getv 3, v0x1ea3700_0;
    %load/av 8, v0x1eb12a0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1edf050_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ea0160;
T_1 ;
    %wait E_0x1ea6300;
    %load/v 8, v0x1edf910_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1edf750_0, 16;
    %ix/getv 3, v0x1edef00_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1eb12a0, 0, 8;
t_1 ;
T_1.0 ;
    %ix/getv 3, v0x1edef00_0;
    %load/av 8, v0x1eb12a0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1edf0f0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ea0460;
T_2 ;
    %wait E_0x1ea6300;
    %load/v 8, v0x1ee0510_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edfe80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edfd50_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.2, 4;
    %load/x1p 11, v0x1ee0060_0, 1;
    %jmp T_2.3;
T_2.2 ;
    %mov 11, 2, 1;
T_2.3 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.4, 4;
    %load/v 8, v0x1ee0060_0, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1edfbc0_0, 0, 8;
    %load/v 8, v0x1ee0470_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1edfdd0_0, 0, 8;
    %load/v 8, v0x1ee0640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edfe80_0, 0, 8;
    %load/v 8, v0x1ee02e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edfd50_0, 0, 8;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ea0460;
T_3 ;
    %wait E_0x1ea6300;
    %load/v 8, v0x1ee0510_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edffe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee01e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee03f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0360_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1ee02e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee01e0_0, 0, 8;
    %load/v 8, v0x1ee01e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee03f0_0, 0, 8;
    %load/v 8, v0x1ee03f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0360_0, 0, 8;
    %load/v 8, v0x1ee0060_0, 6;
    %mov 14, 2, 5;
    %movi 19, 1, 1;
    %cmp/x 8, 14, 6;
    %jmp/1 T_3.2, 4;
    %load/v 8, v0x1ee02e0_0, 1;
    %load/v 9, v0x1ee0640_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0160_0, 0, 8;
    %load/v 8, v0x1ee02e0_0, 1;
    %load/v 9, v0x1ee0640_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edffe0_0, 0, 8;
    %jmp T_3.4;
T_3.2 ;
    %load/v 8, v0x1edfca0_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1ee0260_0, 0, 8;
    %ix/load 0, 48, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x1ee0260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0160_0, 0, 0;
    %load/v 8, v0x1ee0640_0, 1;
    %load/v 9, v0x1ee0360_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1edffe0_0, 0, 8;
    %jmp T_3.4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ea0790;
T_4 ;
    %set/v v0x1ee0c10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1ea0790;
T_5 ;
    %delay 5, 0;
    %load/v 8, v0x1ee0c10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0c10_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ea0790;
T_6 ;
    %vpi_call 2 44 "$dumpfile", "ramRF.vcd";
    %vpi_call 2 45 "$dumpvars", 1'sb0, S_0x1ea0790;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f90_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1ee0b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee1170_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1ee1040_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ee0590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee08a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0a40_0, 0, 0;
    %delay 40, 0;
    %wait E_0x1ea5700;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee1170_0, 0, 1;
    %movi 8, 32, 32;
    %set/v v0x1ee0d30_0, 8, 32;
T_6.0 ;
    %load/v 8, v0x1ee0d30_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_6.1, 5;
    %load/v 8, v0x1ee0d30_0, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1ee0b90_0, 0, 8;
    %load/v 8, v0x1ee0d30_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %mov 48, 39, 1;
    %mov 49, 39, 1;
    %mov 50, 39, 1;
    %mov 51, 39, 1;
    %mov 52, 39, 1;
    %mov 53, 39, 1;
    %mov 54, 39, 1;
    %mov 55, 39, 1;
    %mov 56, 39, 1;
    %mov 57, 39, 1;
    %mov 58, 39, 1;
    %mov 59, 39, 1;
    %mov 60, 39, 1;
    %mov 61, 39, 1;
    %mov 62, 39, 1;
    %mov 63, 39, 1;
    %mov 64, 39, 1;
    %mov 65, 39, 1;
    %mov 66, 39, 1;
    %mov 67, 39, 1;
    %mov 68, 39, 1;
    %mov 69, 39, 1;
    %mov 70, 39, 1;
    %mov 71, 39, 1;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1ee1040_0, 0, 8;
    %wait E_0x1ea5700;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ee0d30_0, 32;
    %set/v v0x1ee0d30_0, 8, 32;
    %jmp T_6.0;
T_6.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee1170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee08a0_0, 0, 1;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1ee0970_0, 0, 0;
    %set/v v0x1ee0d30_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x1ee0d30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %load/v 8, v0x1ee0d30_0, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ee0590_0, 0, 8;
    %wait E_0x1ea5700;
    %load/v 8, v0x1ee07d0_0, 16;
    %mov 24, 0, 17;
    %load/v 41, v0x1ee0d30_0, 32;
    %mov 73, 0, 1;
    %addi 41, 32, 33;
    %cmp/u 8, 41, 33;
    %inv 4, 1;
    %jmp/0xz  T_6.4, 4;
    %vpi_call 2 73 "$error", "TestRAM_rdata does not match the written data...";
    %vpi_call 2 74 "$stop";
T_6.4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ee0d30_0, 32;
    %set/v v0x1ee0d30_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee08a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0a40_0, 0, 1;
    %set/v v0x1ee0d30_0, 0, 32;
T_6.6 ;
    %load/v 8, v0x1ee0d30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.7, 5;
    %load/v 8, v0x1ee0d30_0, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ee0590_0, 0, 8;
    %load/v 8, v0x1ee0d30_0, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1ee0970_0, 0, 8;
    %wait E_0x1ea5700;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ee0d30_0, 32;
    %set/v v0x1ee0d30_0, 8, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f10_0, 0, 1;
    %movi 8, 32, 32;
    %set/v v0x1ee0d30_0, 8, 32;
T_6.8 ;
    %load/v 8, v0x1ee0d30_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_6.9, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f10_0, 0, 1;
    %load/v 8, v0x1ee0d30_0, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1ee0b90_0, 0, 8;
T_6.10 ;
    %load/v 8, v0x1ee0b10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz T_6.11, 4;
    %wait E_0x1ea5700;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f10_0, 0, 0;
    %jmp T_6.10;
T_6.11 ;
    %load/v 8, v0x1ee0e90_0, 64;
    %load/v 72, v0x1ee0d30_0, 32;
    %mov 104, 0, 32;
    %subi 72, 32, 64;
    %cmp/u 8, 72, 64;
    %inv 4, 1;
    %jmp/0xz  T_6.12, 4;
    %vpi_call 2 97 "$error", "read_data does not match written data...";
    %vpi_call 2 98 "$stop";
T_6.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee0f10_0, 0, 0;
    %wait E_0x1ea5700;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ee0d30_0, 32;
    %set/v v0x1ee0d30_0, 8, 32;
    %jmp T_6.8;
T_6.9 ;
    %delay 200, 0;
    %vpi_call 2 104 "$stop";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "compare_data/ramRF_tb.v";
    "compare_data/ramRF.v";
    "compare_data/ram_2rw_1c.v";
