<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_BRAM72K_FIFO</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part340.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part342.htm">Next &gt;</a></p><p class="s16" style="padding-top: 17pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark463">&zwnj;</a>ACX_BRAM72K_FIFO<a name="bookmark539">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_BRAM72K_FIFO implements a 72kb FIFO. Each port width can be independently configured and each port can use different clock domains. For higher performance operation, an additional output register can be enabled.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="664" height="524" alt="image" src="Image_374.jpg"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 68: <span class="h4">ACX_BRAM72K_FIFO Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part342.htm">Parameters</a><a class="toc0" href="part343.htm">Ports</a><a class="toc0" href="part344.htm">Read and Write Operations</a><a class="toc1" href="part345.htm">Write Operation</a><a class="toc1" href="part346.htm">Read Operation</a><a class="toc2" href="part347.htm">First Word Fall Through (FWFT)</a><a class="toc2" href="part348.htm">Output Latch and Register</a><a class="toc1" href="part349.htm">Timing Diagrams</a><a class="toc2" href="part350.htm">Synchronous Mode</a><a class="toc2" href="part351.htm">Asynchronous Mode</a><a class="toc0" href="part352.htm">Inference</a><a class="toc0" href="part353.htm">Instantiation Template</a><a class="toc1" href="part354.htm">Verilog</a><a class="toc1" href="part355.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part340.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part342.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
