Analysis & Synthesis report for CarRacing
Sun Nov 26 17:22:49 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Nov 26 17:22:49 2017           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; CarRacing                                   ;
; Top-level Entity Name       ; fill                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fill               ; CarRacing          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 26 17:22:38 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CarRacing -c CarRacing
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file boomram.v
    Info (12023): Found entity 1: boomRam File: //SRVA/Homes$/chaudhe2/Documents/Project/boomRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: //SRVA/Homes$/chaudhe2/Documents/Project/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: //SRVA/Homes$/chaudhe2/Documents/Project/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: //SRVA/Homes$/chaudhe2/Documents/Project/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file secondscounter.v
    Info (12023): Found entity 1: SecondsCounter File: //SRVA/Homes$/chaudhe2/Documents/Project/SecondsCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: hex7seg File: //SRVA/Homes$/chaudhe2/Documents/Project/hex7seg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVA/Homes$/chaudhe2/Documents/Project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVA/Homes$/chaudhe2/Documents/Project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVA/Homes$/chaudhe2/Documents/Project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVA/Homes$/chaudhe2/Documents/Project/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at fill.v(121): truncated literal to match 7 bits File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 121
Warning (10229): Verilog HDL Expression warning at fill.v(127): truncated literal to match 7 bits File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 127
Warning (10229): Verilog HDL Expression warning at fill.v(133): truncated literal to match 7 bits File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file fill.v
    Info (12023): Found entity 1: fill File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file car_sprite_atlas.v
    Info (12023): Found entity 1: car_sprite_atlas File: //SRVA/Homes$/chaudhe2/Documents/Project/car_sprite_atlas.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file trackram.v
    Info (12023): Found entity 1: trackRam File: //SRVA/Homes$/chaudhe2/Documents/Project/trackRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: //SRVA/Homes$/chaudhe2/Documents/Project/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: //SRVA/Homes$/chaudhe2/Documents/Project/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file projecttop.v
    Info (12023): Found entity 1: projectTop File: //SRVA/Homes$/chaudhe2/Documents/Project/projectTop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delaycounter.v
    Info (12023): Found entity 1: DelayCounter File: //SRVA/Homes$/chaudhe2/Documents/Project/DelayCounter.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at fill.v(103): created implicit net for "Clock" File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at fill.v(104): created implicit net for "Resetn" File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for "winScreenColourToDisplay" File: //SRVA/Homes$/chaudhe2/Documents/Project/datapath.v Line: 62
Error (10206): Verilog HDL Module Declaration error at fill.v(98): top module port "PS2_CLK" is not found in the port list File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 98
Error (10206): Verilog HDL Module Declaration error at fill.v(99): top module port "PS2_DAT" is not found in the port list File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 99
Error (10137): Verilog HDL Procedural Assignment error at fill.v(122): object "moveForward" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 122
Error (10137): Verilog HDL Procedural Assignment error at fill.v(123): object "moveLeft" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 123
Error (10137): Verilog HDL Procedural Assignment error at fill.v(124): object "moveRight" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 124
Error (10137): Verilog HDL Procedural Assignment error at fill.v(128): object "moveForward" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 128
Error (10137): Verilog HDL Procedural Assignment error at fill.v(129): object "moveLeft" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 129
Error (10137): Verilog HDL Procedural Assignment error at fill.v(130): object "moveRight" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 130
Error (10137): Verilog HDL Procedural Assignment error at fill.v(134): object "moveForward" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 134
Error (10137): Verilog HDL Procedural Assignment error at fill.v(135): object "moveLeft" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 135
Error (10137): Verilog HDL Procedural Assignment error at fill.v(136): object "moveRight" on left-hand side of assignment must have a variable data type File: //SRVA/Homes$/chaudhe2/Documents/Project/fill.v Line: 136
Info (144001): Generated suppressed messages file //SRVA/Homes$/chaudhe2/Documents/Project/CarRacing.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 7 warnings
    Error: Peak virtual memory: 865 megabytes
    Error: Processing ended: Sun Nov 26 17:22:49 2017
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVA/Homes$/chaudhe2/Documents/Project/CarRacing.map.smsg.


