============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Nov 23 2022  08:13:55 am
  Module:                 adaptive_filter
  Technology library:     D_CELLS_HD_LP5MOS_slow_1_62V_m40C 4.0.0
  Operating conditions:   slow_1_62V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

      Pin            Type      Fanout  Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clk)         launch                                   0 R 
ctrl_reg_reg/C                                 0             0 R 
ctrl_reg_reg/Q      DFRHDX1        44 401.9 2772 +2512    2512 R 
mul_174_52/A[2] 
  g2710/A                                           +0    2512   
  g2710/Q           INHDX1         40 374.5 2269 +2903    5415 F 
  g2676/B                                           +0    5415   
  g2676/S           HAHDX0          3  28.8  444 +1442    6857 R 
  g2675/A                                           +0    6857   
  g2675/Q           INHDX1          3  30.5  243  +348    7205 F 
  g2637/IN0                                         +0    7205   
  g2637/Q           MU2IHDX1        1  12.9  701  +471    7676 R 
  g2626/A                                           +0    7676   
  g2626/CO          HAHDX0          1  12.9  267  +556    8232 R 
  g2612/A                                           +0    8232   
  g2612/CO          HAHDX0          1  18.3  333  +505    8738 R 
  g2604/CI                                          +0    8738   
  g2604/S           FAHDX0          1  17.6  306  +893    9630 R 
  g2587/A                                           +0    9630   
  g2587/CO          FAHDX0          1  18.3  311  +538   10168 R 
  g2582/CI                                          +0   10168   
  g2582/CO          FAHDX0          2  22.3  368  +588   10757 R 
  g2581/A                                           +0   10757   
  g2581/Q           INHDX1          1  10.4  130  +200   10957 F 
  g2579/CI                                          +0   10957   
  g2579/CO          CAGHDX1         1  17.6  126  +470   11427 F 
  g2578/A                                           +0   11427   
  g2578/CO          FAHDX0          1  18.6  191  +612   12039 F 
  g2576/CI                                          +0   12040   
  g2576/CO          FAHDX0          1  18.6  191  +596   12635 F 
  g2574/CI                                          +0   12635   
  g2574/CO          FAHDX0          1  18.6  191  +596   13231 F 
  g2572/CI                                          +0   13231   
  g2572/CO          FAHDX0          1  18.6  191  +596   13827 F 
  g2570/CI                                          +0   13827   
  g2570/CO          FAHDX0          1  18.6  191  +596   14422 F 
  g2568/CI                                          +0   14422   
  g2568/CO          FAHDX0          1  18.6  191  +596   15018 F 
  g2566/CI                                          +0   15018   
  g2566/CO          FAHDX0          1  18.6  191  +596   15614 F 
  g2564/CI                                          +0   15614   
  g2564/CO          FAHDX0          1  18.6  191  +596   16209 F 
  g2562/CI                                          +0   16210   
  g2562/CO          FAHDX0          1  18.6  191  +596   16805 F 
  g2560/CI                                          +0   16805   
  g2560/CO          FAHDX0          1  18.6  191  +596   17401 F 
  g2558/CI                                          +0   17401   
  g2558/CO          FAHDX0          1  18.6  191  +596   17996 F 
  g2556/CI                                          +0   17997   
  g2556/S           FAHDX0          1  12.3  235  +789   18786 R 
  g2555/A                                           +0   18786   
  g2555/Q           INHDX1          1  13.3  122  +180   18966 F 
mul_174_52/Z[19] 
inc_ADD_UNS_OP_2/A[17] 
  g131/B                                            +0   18966   
  g131/S            HAHDX0          1  17.6  287  +604   19570 R 
inc_ADD_UNS_OP_2/Z[17] 
csa_tree_add_194_48_groupi/in_4[18] 
  g2039/A                                           +0   19570   
  g2039/S           FAHDX0          2  19.2  328  +948   20518 R 
  g2029/A                                           +0   20518   
  g2029/Q           EN3HDX0         1  17.6  639  +716   21235 R 
  g1994/A                                           +0   21235   
  g1994/S           FAHDX0          1  12.3  236 +1008   22243 R 
  g1993/A                                           +0   22243   
  g1993/Q           INHDX1          3  28.8  196  +259   22502 F 
csa_tree_add_194_48_groupi/out_0[18] 
g6955/A                                             +0   22502   
g6955/Q             NA2HDX1         3  31.8  474  +407   22909 R 
g6849/A                                             +0   22909   
g6849/Q             NO2HDX1         1  10.2  129  +208   23118 F 
g6581/B                                             +0   23118   
g6581/Q             AO221HDX0       1  10.0  166  +794   23911 F 
m_tdata_reg[13]/D   DFRQHDX1                        +0   23911   
m_tdata_reg[13]/C   setup                      0  +444   24356 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                              50000 R 
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   25644ps 
Start-point  : ctrl_reg_reg/C
End-point    : m_tdata_reg[13]/D
