
---------- Begin Simulation Statistics ----------
final_tick                               14075964898047                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72258                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296284                       # Number of bytes of host memory used
host_op_rate                                    79534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13837.77                       # Real time elapsed on the host
host_tick_rate                               25792629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999884326                       # Number of instructions simulated
sim_ops                                    1100574838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.356912                       # Number of seconds simulated
sim_ticks                                356912360370                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12664259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4662056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21976461                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4662056                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12663786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4657463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21975877                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4657463                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12661263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4663264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21971532                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4663264                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu2.num_int_insts                           2                       # number of integer instructions
system.cpu2.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12661084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4655635                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21971184                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4655635                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu3.num_int_insts                           2                       # number of integer instructions
system.cpu3.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38928525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       77415611                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22508043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45080210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9300548                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4425793                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249998026                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            275173329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.287269                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.287269                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        455078965                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       206104609                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  11045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6486                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1661661                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.333306                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           191161142                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31309703                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      180738052                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77992929                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31366423                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275462262                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    159851439                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1443                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    357240313                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1849577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    316937572                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7498                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    319284848                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2162                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        378140312                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275322226                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532065                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        201195293                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.256876                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275323182                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       418370384                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36247302                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.233249                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.233249                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40339630     11.29%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37235      0.01%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77280403     21.63%     32.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1488375      0.42%     33.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46933924     13.14%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     53108688     14.87%     61.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129155      0.04%     61.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    106743714     29.88%     91.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31180632      8.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     357241756                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      320852279                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    607874828                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237284659                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237589994                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           43903697                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.122896                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         491047      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5074279     11.56%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5190281     11.82%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10049233     22.89%     47.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24514      0.06%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21424696     48.80%     96.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1649647      3.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80293174                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1222310604                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     38037567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38163262                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275462262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        357241756                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       288832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          409                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       468957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1071797814                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.333311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.259964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    981923747     91.61%     91.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14726292      1.37%     92.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11707279      1.09%     94.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6871407      0.64%     94.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27134771      2.53%     97.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7862839      0.73%     97.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7468465      0.70%     98.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7001496      0.65%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7101518      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1071797814                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.333307                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2744750                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       993743                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77992929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31366423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      199798145                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1071808859                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9300651                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4425905                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            275175502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.287235                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.287235                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        455082588                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       206106302                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1661673                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.332302                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           190083407                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31310081                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      179832695                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77994169                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31367139                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275465643                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    158773326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1414                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    356163936                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1824474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    316926660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7504                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    319248736                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2174                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        378105645                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            275325275                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532051                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        201171515                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.256879                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             275326210                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       416215847                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36248248                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.233251                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.233251                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40340030     11.33%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37220      0.01%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77280978     21.70%     33.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1488387      0.42%     33.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46934303     13.18%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     52680293     14.79%     61.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129171      0.04%     61.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    106093945     29.79%     91.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31181028      8.75%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     356165355                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      319986441                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    606360744                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    237286684                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237593466                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           43552164                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.122281                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         491131      1.13%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5082324     11.67%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5198834     11.94%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       9915660     22.77%     47.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        24159      0.06%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21200880     48.68%     96.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1639176      3.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      79731078                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1221319987                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38038591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38164416                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275465643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        356165355                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       290065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          325                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       470058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1071797537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.332307                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.258790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    982254528     91.65%     91.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14681873      1.37%     93.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11662669      1.09%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6865910      0.64%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     26873067      2.51%     97.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7889608      0.74%     97.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7475984      0.70%     98.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6986982      0.65%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7106916      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1071797537                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.332303                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2745777                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       992387                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77994169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31367139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      198720484                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1071808859                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9298785                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4425045                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249946598                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275116793                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.288151                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.288151                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        454984228                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       206061933                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  11683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1661340                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.332764                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           190614965                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31303572                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      177179466                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77977596                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31360727                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275406989                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    159311393                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1393                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    356659766                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1833856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    316277346                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7503                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    318610568                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2160                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        378097558                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275266573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.532041                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201163257                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.256824                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275267500                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       417271569                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36240748                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.233201                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.233201                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40331556     11.31%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37213      0.01%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77264200     21.66%     32.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1488057      0.42%     33.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46924175     13.16%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     52867037     14.82%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129160      0.04%     61.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    106445248     29.84%     91.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31174513      8.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     356661159                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      320421088                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    607107864                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237235795                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237542870                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           43750442                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.122667                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         491086      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5073403     11.60%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5193550     11.87%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       9991075     22.84%     47.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24853      0.06%     47.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21330782     48.76%     96.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1645693      3.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      79990513                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1221762384                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38030778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38156404                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275406989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        356661159                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       290125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          312                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       470149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1071797176                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.332769                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    982136171     91.63%     91.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14687832      1.37%     93.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11661854      1.09%     94.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6856118      0.64%     94.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     26984614      2.52%     97.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7893331      0.74%     97.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7474000      0.70%     98.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6993894      0.65%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7109362      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1071797176                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.332766                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2746247                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       993976                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77977596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31360727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      199250263                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1071808859                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9298528                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4424931                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249939625                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275109130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.288271                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.288271                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        454971367                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206056149                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  11919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6483                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1661293                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.333332                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           191227728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31302778                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      177985232                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77975559                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31359910                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275399341                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    159924950                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1386                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    357267834                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1828030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    318171491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7499                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    320495352                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2152                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        377884192                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275258970                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532233                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201122269                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.256817                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275259925                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       418496152                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36239798                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.233194                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.233194                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40330415     11.29%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37221      0.01%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77262005     21.63%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1488012      0.42%     33.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46922843     13.13%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53284789     14.91%     61.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129159      0.04%     61.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    106641056     29.85%     91.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31173720      8.73%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     357269220                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      320757462                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    607635017                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237229204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237536113                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           44051157                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.123300                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         491152      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5077856     11.53%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5186759     11.77%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     24.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10147230     23.04%     47.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        23809      0.05%     47.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21450574     48.69%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1673777      3.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80562915                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1222751844                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38029766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38155539                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275399341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        357269220                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       290159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       470079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1071796940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.333337                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    981913889     91.61%     91.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14721343      1.37%     92.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11691804      1.09%     94.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6891895      0.64%     94.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27107937      2.53%     97.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7915668      0.74%     97.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7491783      0.70%     98.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6973170      0.65%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7089451      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1071796940                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.333333                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2735163                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       991565                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77975559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31359910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      199862796                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1071808859                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     65098936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65098936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67764606                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67764606                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11442745                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11442746                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     29048444                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29048445                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1323809651685                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1323809651685                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1323809651685                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1323809651685                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76541681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76541682                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96813050                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96813051                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300047                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300047                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 115689.867395                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115689.857285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 45572.480636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45572.479067                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    394023705                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5397175                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.005545                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9310810                       # number of writebacks
system.cpu0.dcache.writebacks::total          9310810                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7333705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7333705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7333705                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7333705                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4109040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4109040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12660900                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660900                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 124622987579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 124622987579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 4005533938832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 4005533938832                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053684                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053684                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130777                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130777                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30328.978929                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30328.978929                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 316370.395377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 316370.395377                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9310810                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38375825                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38375825                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6863755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6863756                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1145875246398                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1145875246398                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45239580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45239581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 166945.825776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 166945.801453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6794493                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6794493                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  15172637175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15172637175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 219061.493676                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219061.493676                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26723111                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26723111                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4578990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4578990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 177934405287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 177934405287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31302101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31302101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.146284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.146284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 38858.876147                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38858.876147                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       539212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       539212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4039778                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4039778                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 109450350404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 109450350404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 27093.159675                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27093.159675                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2665670                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2665670                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17605699                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17605699                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20271369                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20271369                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.868501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.868501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8551860                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8551860                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 3880910951253                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 3880910951253                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 453808.990238                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 453808.990238                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985291                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80425491                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9311322                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.637387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003927                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.981365                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        783815730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       783815730                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21912532                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21912559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21912532                       # number of overall hits
system.cpu0.icache.overall_hits::total       21912559                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      9327330                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9327330                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      9327330                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9327330                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21912589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21912618                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21912589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21912618                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 163637.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158090.338983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 163637.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158090.338983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      7889769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7889769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      7889769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7889769                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 148863.566038                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148863.566038                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 148863.566038                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148863.566038                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21912532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21912559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      9327330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9327330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21912589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21912618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 163637.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158090.338983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      7889769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7889769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 148863.566038                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148863.566038                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.596431                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21912614                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         398411.163636                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.596431                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098821                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102727                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175300999                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175300999                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8621162                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15797669                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7483800                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3349563                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3349563                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690215                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690215                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8621178                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34632596                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34632706                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1191816448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1191819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13970659                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              894122176                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26633102                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175047                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380008                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21971046     82.50%     82.50% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4662056     17.50%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26633102                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13520578204                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10417414158                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1684                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1684                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1684                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1684                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9309653                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9309709                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9309653                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9309709                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      7854138                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 3981208784802                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 3981216638940                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      7854138                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 3981208784802                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 3981216638940                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9311337                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9311393                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9311337                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9311393                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 148191.283019                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 427643.090973                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 427641.362253                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 148191.283019                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 427643.090973                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 427641.362253                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13970659                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13970659                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9309653                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9309706                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9309653                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9309706                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      7836489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 3978108675681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 3978116512170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      7836489                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 3978108675681                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 3978116512170                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 147858.283019                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 427310.091545                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 427308.500630                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 147858.283019                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 427310.091545                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 427308.500630                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13970659                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7899421                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7899421                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7899421                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7899421                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1411389                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1411389                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1411389                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1411389                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3349563                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3349563                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3349563                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3349563                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          732                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          732                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  93711460064                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  93711460064                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690215                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690215                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998939                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998939                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 135915.548409                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 135915.548409                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  93481862225                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  93481862225                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998939                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998939                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 135582.548409                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 135582.548409                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          952                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8620170                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8620226                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7854138                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3887497324738                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 3887505178876                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8621122                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8621178                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 148191.283019                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 450976.874556                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 450974.855981                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8620170                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8620223                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7836489                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3884626813456                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 3884634649945                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 147858.283019                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 450643.875174                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 450642.013547                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.945931                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21971750                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13971744                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572585                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   259.076155                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.596431                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   769.273345                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.063251                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012353                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.187811                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264147                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          403                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365520000                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365520000                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 356912350047                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-11496.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-11496.numOps                     0                       # Number of Ops committed
system.cpu0.thread-11496.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     65094361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        65094361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67761655                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67761655                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11436187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11436188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     29040892                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29040893                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1332012804976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1332012804976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1332012804976                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1332012804976                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76530548                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76530549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96802547                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96802548                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149433                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149433                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.300001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300001                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 116473.506858                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116473.496674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 45866.800681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45866.799102                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    387058746                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5359251                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.222545                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9310881                       # number of writebacks
system.cpu1.dcache.writebacks::total          9310881                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7327132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7327132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7327132                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7327132                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4109055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4109055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12660996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12660996                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 125596717211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125596717211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 3985813760087                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3985813760087                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053692                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053692                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.130792                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130792                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30565.839886                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30565.839886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 314810.443040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 314810.443040                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9310881                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38362465                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38362465                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6865737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6865738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1151733087027                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1151733087027                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     45228202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45228203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151802                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151802                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 167750.830978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 167750.806545                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6796487                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6796487                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69250                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69250                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  14840703441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14840703441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 214306.186874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 214306.186874                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26731896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26731896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4570450                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4570450                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 180279717949                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 180279717949                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31302346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31302346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.146010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.146010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 39444.631918                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39444.631918                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       530645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       530645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4039805                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4039805                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 110756013770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110756013770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 27416.178199                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27416.178199                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2667294                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2667294                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17604705                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17604705                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20271999                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20271999                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.868425                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.868425                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8551941                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8551941                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 3860217042876                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 3860217042876                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 451384.901144                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 451384.901144                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.985156                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80422637                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9311393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.637015                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003926                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.981229                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        783731777                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       783731777                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21912843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21912870                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21912843                       # number of overall hits
system.cpu1.icache.overall_hits::total       21912870                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      8706618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8706618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      8706618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8706618                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21912900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21912929                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21912900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21912929                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 152747.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147569.796610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 152747.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147569.796610                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7626033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7626033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7626033                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7626033                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 143887.415094                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143887.415094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 143887.415094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143887.415094                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21912843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21912870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      8706618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8706618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21912900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21912929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 152747.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147569.796610                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7626033                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7626033                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 143887.415094                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143887.415094                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.596351                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21912925                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         398416.818182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.596351                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175303487                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175303487                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8621232                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15797514                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7479227                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3349589                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3349589                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        690216                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       690216                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8621247                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34632860                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34632970                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1191825536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1191829056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13965860                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              893815040                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26628173                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.174907                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379888                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21970710     82.51%     82.51% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4657463     17.49%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26628173                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13520197837                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10417493745                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1960                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1960                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1960                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1960                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9309447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9309503                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9309447                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9309503                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7590069                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 3961472594732                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 3961480184801                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7590069                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 3961472594732                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 3961480184801                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9311407                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9311463                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9311407                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9311463                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 143208.849057                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 425532.536437                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 425530.792009                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 143208.849057                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 425532.536437                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 425530.792009                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13965860                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13965860                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9309447                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9309500                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9309447                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9309500                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7572420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 3958372553876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 3958380126296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7572420                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 3958372553876                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 3958380126296                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 142875.849057                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 425199.536973                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 425197.929674                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 142875.849057                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 425199.536973                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 425197.929674                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13965860                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7899482                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7899482                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7899482                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7899482                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1411399                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1411399                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3349589                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3349589                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1008                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1008                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  95021908641                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  95021908641                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       690216                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       690216                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998540                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998540                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 137871.163192                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 137871.163192                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  94792402377                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  94792402377                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 137538.163192                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 137538.163192                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          952                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8620239                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8620295                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7590069                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3866450686091                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 3866458276160                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8621191                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8621247                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 143208.849057                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 448531.727031                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 448529.693724                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8620239                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8620292                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7572420                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3863580151499                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 3863587723919                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 142875.849057                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 448198.727611                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 448196.850399                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.345474                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21971918                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13966938                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.573138                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   258.982021                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000172                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.597322                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   774.765959                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.063228                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009667                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.189152                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262291                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          420                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       365517866                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      365517866                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 356912350047                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30825.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30825.numOps                      0                       # Number of Ops committed
system.cpu1.thread30825.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65113942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65113942                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67780509                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67780509                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11444196                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11444197                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29045286                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29045287                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1344888313180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1344888313180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1344888313180                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1344888313180                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76558138                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76558139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96825795                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96825796                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149484                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149484                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.299975                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.299975                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 117517.063949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 117517.053681                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 46303.152711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46303.151116                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    383513385                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5376779                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.327720                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9309022                       # number of writebacks
system.cpu2.dcache.writebacks::total          9309022                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7335887                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7335887                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7335887                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7335887                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4108309                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4108309                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12658422                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12658422                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 126494399521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 126494399521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 3978457478956                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3978457478956                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053663                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053663                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130734                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130734                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 30789.894217                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30789.894217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 314293.320207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 314293.320207                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9309022                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38402283                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38402283                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6860051                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6860052                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1162882157463                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1162882157463                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45262334                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45262335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151562                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151562                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 169515.089241                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 169515.064531                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6790804                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6790804                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69247                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69247                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  15331051269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15331051269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 221396.613124                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221396.613124                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26711659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26711659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4584145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4584145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 182006155717                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 182006155717                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31295804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31295804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.146478                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.146478                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 39703.402863                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39703.402863                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       545083                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       545083                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4039062                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4039062                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 111163348252                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 111163348252                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 27522.070286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27522.070286                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2666567                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2666567                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17601090                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17601090                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20267657                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20267657                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868432                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868432                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8550113                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8550113                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 3851963079435                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 3851963079435                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 450516.043406                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 450516.043406                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.985000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80438916                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9309534                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.640488                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003929                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.981071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999963                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783915902                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783915902                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21908237                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21908264                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21908237                       # number of overall hits
system.cpu2.icache.overall_hits::total       21908264                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      8655336                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8655336                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      8655336                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8655336                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21908292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21908321                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21908292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21908321                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 157369.745455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       151848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 157369.745455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       151848                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8033292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8033292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8033292                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8033292                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 151571.547170                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 151571.547170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 151571.547170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 151571.547170                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21908237                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21908264                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      8655336                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8655336                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21908292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21908321                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 157369.745455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       151848                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8033292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8033292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 151571.547170                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 151571.547170                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.596246                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21908319                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398333.072727                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.596246                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098821                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175266623                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175266623                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8619400                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15794637                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7484465                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3348873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3348873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690189                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690189                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8619416                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34625852                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34625962                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191587584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191591104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13970080                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              894085120                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26629811                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175114                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380065                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21966547     82.49%     82.49% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4663264     17.51%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26629811                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13517545373                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10415398176                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1683                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1683                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1683                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1683                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9307866                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9307922                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9307866                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9307922                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7997661                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 3954116633290                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 3954124630951                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7997661                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 3954116633290                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 3954124630951                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9309549                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9309605                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9309549                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9309605                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 150899.264151                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 424814.520674                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 424812.824060                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 150899.264151                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 424814.520674                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 424812.824060                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13970080                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13970080                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9307866                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9307919                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9307866                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9307919                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7980012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 3951017119240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 3951025099252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7980012                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 3951017119240                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 3951025099252                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 150566.264151                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 424481.521247                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 424479.961552                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 150566.264151                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 424481.521247                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 424479.961552                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13970080                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7897906                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7897906                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7897906                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7897906                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1411116                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1411116                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1411116                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1411116                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3348873                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3348873                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3348873                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3348873                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          733                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          733                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689456                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689456                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  95426776698                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  95426776698                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690189                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690189                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998938                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998938                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 138408.798673                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 138408.798673                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689456                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689456                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  95197187850                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  95197187850                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998938                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998938                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 138075.798673                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 138075.798673                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          950                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          950                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8618410                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8618466                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7997661                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3858689856592                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 3858697854253                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8619360                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8619416                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 150899.264151                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 447726.420139                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 447724.438926                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8618410                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8618463                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7980012                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3855819931390                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 3855827911402                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 150566.264151                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 447393.420757                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 447391.595393                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.945073                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21967484                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13971165                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572344                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   260.803175                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.596247                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   767.545651                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.063673                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.187389                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264147                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          408                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365451165                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365451165                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 356912350047                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30825.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30825.numOps                      0                       # Number of Ops committed
system.cpu2.thread30825.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65076456                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65076456                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67745776                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67745776                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11422775                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11422776                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29020614                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29020615                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1314879032063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1314879032063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1314879032063                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1314879032063                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76499231                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76499232                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96766390                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96766391                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149319                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149319                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.299904                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.299904                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 115110.297810                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115110.287732                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45308.449782                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45308.448221                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    388644314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5404520                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.910977                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9308789                       # number of writebacks
system.cpu3.dcache.writebacks::total          9308789                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7314563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7314563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7314563                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7314563                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4108212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4108212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12658095                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12658095                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 128512125024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 128512125024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 3961201194096                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3961201194096                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053703                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053703                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130811                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130811                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 31281.765650                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 31281.765650                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 312938.178620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 312938.178620                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9308789                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38348987                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38348987                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6855283                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6855284                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1135117752660                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1135117752660                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45204270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45204271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151651                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151651                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 165582.916513                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 165582.892359                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6786041                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6786041                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69242                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69242                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  15631972047                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15631972047                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 225758.528740                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 225758.528740                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26727469                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26727469                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4567492                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4567492                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 179761279403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 179761279403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31294961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31294961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.145950                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.145950                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39356.670883                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39356.670883                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       528522                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       528522                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4038970                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4038970                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 112880152977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 112880152977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129061                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129061                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 27947.757220                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27947.757220                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2669320                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2669320                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17597839                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17597839                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20267159                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20267159                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.868293                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.868293                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8549883                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8549883                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 3832689069072                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 3832689069072                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421859                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421859                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 448273.861651                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 448273.861651                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.984872                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80403858                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9309301                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.636938                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003929                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.980943                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999963                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783440429                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783440429                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21907620                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21907647                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21907620                       # number of overall hits
system.cpu3.icache.overall_hits::total       21907647                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      8260731                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8260731                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      8260731                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8260731                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21907676                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21907705                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21907676                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21907705                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 147513.053571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 142426.396552                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 147513.053571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 142426.396552                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      7313013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7313013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      7313013                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7313013                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 137981.377358                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 137981.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 137981.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 137981.377358                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21907620                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21907647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      8260731                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8260731                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21907676                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21907705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 147513.053571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 142426.396552                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      7313013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7313013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 137981.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 137981.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.596314                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21907702                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398321.854545                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.596314                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098821                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102727                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175261695                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175261695                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8619167                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15793961                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7476767                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3348781                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3348780                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690189                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690189                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8619181                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34624966                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34625076                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191557760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191561280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13961939                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893564096                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26621498                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174883                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379867                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21965863     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4655635     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26621498                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13517335499                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10415134440                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1961                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1961                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1961                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1961                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9307353                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9307409                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9307353                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9307409                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      7277049                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 3936854963796                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 3936862240845                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      7277049                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 3936854963796                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 3936862240845                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9309314                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9309370                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9309314                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9309370                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 137302.811321                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 422983.308337                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 422981.545223                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 137302.811321                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 422983.308337                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 422981.545223                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13961939                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13961939                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9307353                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9307406                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9307353                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9307406                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      7259400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 3933755619909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 3933762879309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      7259400                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 3933755619909                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 3933762879309                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 136969.811321                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 422650.308837                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 422648.682061                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 136969.811321                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 422650.308837                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 422648.682061                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13961939                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7897706                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7897706                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7897706                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7897706                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1411083                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1411083                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1411083                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1411083                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3348781                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3348781                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3348781                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3348781                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1008                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1008                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689181                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689181                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  97140058038                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  97140058038                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690189                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690189                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998540                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998540                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 140949.994324                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 140949.994324                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689181                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689181                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  96910560765                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  96910560765                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 140616.994324                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 140616.994324                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          953                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          953                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8618172                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8618228                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7277049                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3839714905758                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 3839722182807                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8619125                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8619181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 137302.811321                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 445537.047272                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 445534.996615                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8618172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8618225                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7259400                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3836845059144                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 3836852318544                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 136969.811321                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 445204.047812                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 445202.152246                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.344773                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21966926                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13963017                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573222                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   259.725457                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000173                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    39.597293                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   774.021850                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.063410                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009667                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.188970                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262291                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          437                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365434057                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365434057                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 356912350047                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34477155                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48468014                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5640853                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5624772                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2757328                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2757328                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34477215                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27928005                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27927387                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27922644                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27921108                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111699144                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191570944                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191544576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191342208                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191276736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4765734464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22503521                       # Total snoops (count)
system.l3bus.snoopTraffic                  1080239936                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60990607                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60990607    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60990607                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          39074803796                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               10.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6286658203                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6286456874                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6284987035                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6282722054                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.8                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3666098                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3665857                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3665394                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3665030                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14662379                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3666098                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3665857                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3665394                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3665030                       # number of overall hits
system.l3cache.overall_hits::total           14662379                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5643555                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5643590                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5642472                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5642323                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22572164                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5643555                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5643590                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5642472                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5642323                       # number of overall misses
system.l3cache.overall_misses::total         22572164                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      7624701                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 3882955884927                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7360299                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 3863277116338                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7767558                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 3856061089943                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7046613                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 3838811938356                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 15441135828735                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      7624701                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 3882955884927                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7360299                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 3863277116338                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7767558                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 3856061089943                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7046613                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 3838811938356                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 15441135828735                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9309653                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9309447                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9307866                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9307353                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37234543                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9309653                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9309447                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9307866                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9307353                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37234543                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 143862.283019                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 688033.674683                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 138873.566038                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 684542.483834                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 146557.698113                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 683399.242379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 132954.962264                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 680360.188234                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 684078.665596                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 143862.283019                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 688033.674683                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 138873.566038                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 684542.483834                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 146557.698113                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 683399.242379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 132954.962264                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 680360.188234                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 684078.665596                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16878749                       # number of writebacks
system.l3cache.writebacks::total             16878749                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5643555                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5643590                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5642472                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5642323                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22572152                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5643555                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5643590                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5642472                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5642323                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22572152                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7271721                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 3845369901867                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7007319                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 3825690880198                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7414578                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 3818482313003                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      6693633                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 3801234160416                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 15290805642735                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7271721                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 3845369901867                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7007319                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 3825690880198                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7414578                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 3818482313003                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      6693633                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 3801234160416                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 15290805642735                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 137202.283019                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 681373.691205                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132213.566038                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 677882.496815                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 139897.698113                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 676739.257723                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 126294.962264                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 673700.204759                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 677419.044615                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 137202.283019                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 681373.691205                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132213.566038                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 677882.496815                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 139897.698113                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 676739.257723                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 126294.962264                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 673700.204759                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 677419.044615                       # average overall mshr miss latency
system.l3cache.replacements                  22503521                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31589265                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31589265                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31589265                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31589265                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5640853                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5640853                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5640853                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5640853                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316513                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316243                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1265536                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372958                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372953                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372943                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372938                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1491792                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  86192984015                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  87513269306                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  87906046673                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  89627355295                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 351239655289                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689483                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       689208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689456                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689181                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2757328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541133                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541132                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541028                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 231106.408805                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 234649.592056                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 235709.067265                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 240327.763046                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 235448.142428                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372958                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372953                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372943                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372938                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1491792                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  83709083735                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  85029402326                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  85422246293                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  87143588215                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 341304320569                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541133                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541132                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541028                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 224446.408805                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 227989.592056                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 229049.067265                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 233667.763046                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 228788.142428                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3349573                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3349602                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3348881                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3348787                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13396843                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5270597                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5270637                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5269529                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5269385                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21080372                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7624701                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3796762900912                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7360299                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3775763847032                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7767558                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3768155043270                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7046613                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3749184583061                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 15089896173446                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8620170                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8620239                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8618410                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8618172                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34477215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611427                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611427                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611429                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 143862.283019                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 720366.763179                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 138873.566038                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 716377.137532                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 146557.698113                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 715083.842080                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 132954.962264                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 711503.255705                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 715826.844680                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5270597                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5270637                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5269529                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5269385                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21080360                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7271721                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3761660818132                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7007319                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3740661477872                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7414578                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3733060066710                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      6693633                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3714090572201                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 14949501322166                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611427                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611427                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611429                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 137202.283019                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 713706.780870                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 132213.566038                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 709717.151432                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 139897.698113                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 708423.858510                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 126294.962264                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 704843.273399                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 709167.268593                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64210.833902                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51892497                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37230118                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719079641546                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64210.833902                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979780                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979780                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64218                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1139                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6681                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        52851                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3547                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979889                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1228664694                       # Number of tag accesses
system.l3cache.tags.data_accesses          1228664694                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16878745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5643555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5643589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5642469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5642323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000015826950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1054568                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1054568                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24029105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16213291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22572148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16878745                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22572148                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16878745                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      41.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     103.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         7                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4527                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22572148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16878745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  279737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  368404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  349787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  265004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  150705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   30764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  57646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  67211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  75777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  98284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 118994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 141138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 158704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 167147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 174653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 183614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 196484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 216429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 249514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 294631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 348260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 399240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 448190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 489469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 530723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 587019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 613661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 648722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 668694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 673003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 676243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 676269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 692171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 721463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 745504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 781978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 786986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 790955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 799603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 761780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 770442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 706886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 668365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 613539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 539642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 471370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 405255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 339514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 298415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 240893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 206371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 164595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 114617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  95987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  32407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  30341                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  29163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  46265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  61053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  71614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  78226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  82106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  84675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  86236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  87735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  87928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  87745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  88226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  90571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  89215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  18098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  11573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   7982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   5832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   3132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   5244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  33329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  79877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 132449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 187780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 243954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 299630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 360030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                426342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                504171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                597270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                706674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                833955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                978551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1142691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1345907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1605184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1387401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110               1080643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                862878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                697892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                553636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                427316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                322235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                239546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                175929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                128954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                 92568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                 65462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 45788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 31524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 21978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 15966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                 11341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                  7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  8186                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1054568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.404104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.713304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.570832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1054567    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1054568                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1054568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.130990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1052211     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              793      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              713      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              428      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              216      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               50      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1054568                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1444617472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1080239680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4047.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3026.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  356912263800                       # Total gap between requests
system.mem_ctrls.avgGap                       9047.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    361187136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    361189184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361117760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361107776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1080233472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 9503.733623805067                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1011977101.677197337151                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 9503.733623805067                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1011982839.780517339706                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 9503.733623805067                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1011782723.427231192589                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 9503.733623805067                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1011754750.173546075821                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3026607066.452266693115                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5643555                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5643589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5642469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5642323                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16878745                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5286817                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 3632171560951                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5019273                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 3612496745310                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5428482                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 3605331212083                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4707988                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 3588122882215                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 36583720081652                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     99751.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    643596.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     94703.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    640106.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    102424.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    638963.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     88829.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    635930.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2167443.14                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         19867900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              90926                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    17081                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 496116                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           14                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            6                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            4                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    361186752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    361189056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361117632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361107776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1444615552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1080239680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1080239680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5643543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5643579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5642463                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5642309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22572118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16878745                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16878745                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         9504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1011976026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         9504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1011982481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         9504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1011782365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         9504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1011754750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4047535789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         9504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         9504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         9504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         9504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        39449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3026624460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3026624460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3026624460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         9504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1011976026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         9504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1011982481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         9504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1011782365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         9504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1011754750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7074160249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22572116                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16878648                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       705426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       705315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       705330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       705306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       705316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       705516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       705533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       705517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       705586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       705580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       705587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       705558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       705593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       705369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       705364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       527512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       527560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       527498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       527549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       527562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       527529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       527439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       527446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            14043311390047                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75210290512                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       14438142843119                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               622153.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          639645.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            12610523                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            6972273                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           41.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     19867945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.081278                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.048424                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   124.939050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     11274270     56.75%     56.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      6493349     32.68%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      1098837      5.53%     94.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       446759      2.25%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       248554      1.25%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        92278      0.46%     98.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        85417      0.43%     99.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        59014      0.30%     99.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        69467      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     19867945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1444615424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1080233472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4047.535430                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3026.607066                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   36.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              15.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    61963261817.183655                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    82379262672.966797                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94945449710.760269                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63438330993.405693                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 127245549680.518250                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 301039207167.566711                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1685372525.223930                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  732696434567.832886                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  2052.874924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73926                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  32147150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 324765126121                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21080320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16878745                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5624771                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1491792                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1491792                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21080368                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67647788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67647788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67647788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2524854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2524854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2524854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22572167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22572167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22572167                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37495606443                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41308666796                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1667987                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1649297                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6491                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614692                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614680                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998048                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       290820                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6486                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1071756351                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.256750                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.269318                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1008929563     94.14%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18753204      1.75%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7984334      0.74%     96.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5629066      0.53%     97.16% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3009439      0.28%     97.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1659015      0.15%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1159297      0.11%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       783818      0.07%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23848615      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1071756351                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249998026                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     275173329                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109118594                       # Number of memory references committed
system.switch_cpus0.commit.loads             77816482                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1661399                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237254106                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          126085396                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40323088     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77272651     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1488375      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46933757     17.06%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20823393      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56993089     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31173084     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    275173329                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23848615                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5108156                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1032001080                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23047921                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11633085                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7498                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       608560                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275510110                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77991167                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31309703                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83156                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        14053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250616541                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1667987                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614703                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1071776258                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          15006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21912589                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           12                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1071797814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.257369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.297871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1025215003     95.65%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2900448      0.27%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1995525      0.19%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2923083      0.27%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5340613      0.50%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5947599      0.55%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3704917      0.35%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3308143      0.31%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20462483      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1071797814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001556                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.233826                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21912589                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12480143                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         176414                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2162                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         64298                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5249905                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 356912360370                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7498                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10180598                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      508319258                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29130360                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    524160026                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275472230                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      27302143                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     358654316                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     155544898                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246869294                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          837291818                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254776393                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        455213743                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246624154                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          245042                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66575736                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1323371885                       # The number of ROB reads
system.switch_cpus0.rob.writes              550969871                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249998026                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          275173329                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1668035                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1649347                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       614734                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         614725                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998536                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       292057                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1071755907                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.256752                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.269647                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1008980962     94.14%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18724702      1.75%     95.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      7974599      0.74%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5611786      0.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2998991      0.28%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1644510      0.15%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1162404      0.11%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       790318      0.07%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23867635      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1071755907                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     275175502                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109119448                       # Number of memory references committed
system.switch_cpus1.commit.loads             77817095                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1661411                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         237255986                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          126086377                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40323399     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77273262     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46934142     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20823559      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56993536     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31173325     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    275175502                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23867635                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5107582                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1032001739                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23049469                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11631169                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7504                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       608566                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            6                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275513740                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77992559                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31310081                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83157                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        14040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250620187                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1668035                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       614748                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1071775988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          15018                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21912900                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           11                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1071797537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.257373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.297864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1025211628     95.65%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2898981      0.27%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2002973      0.19%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2921536      0.27%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5337843      0.50%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5944981      0.55%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3710711      0.35%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3309423      0.31%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20459461      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1071797537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.233829                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21912900                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12492303                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         177053                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2174                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         64777                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5216078                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 356912360370                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7504                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10183117                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      506872042                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29126915                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    525607885                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275475426                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      26541143                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     357420632                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     158228317                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246871844                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          837302077                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254780731                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        455217609                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246626101                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          245662                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66588403                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1323355831                       # The number of ROB reads
system.switch_cpus1.rob.writes              550976824                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          275175502                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1667711                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1649024                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614632                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614626                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       292078                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1071755547                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.256697                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.269453                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1008983240     94.14%     94.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18723941      1.75%     95.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7982087      0.74%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5608406      0.52%     97.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2999098      0.28%     97.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1654026      0.15%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1157385      0.11%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       786284      0.07%     97.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23861080      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1071755547                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249946598                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275116793                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109096446                       # Number of memory references committed
system.switch_cpus2.commit.loads             77800627                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1661077                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237205154                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126059923                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40314886     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77256539     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1488057      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46924001     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20819134      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56981493     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31166791     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275116793                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23861080                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5107928                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1032008268                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23043500                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11629903                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7503                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608442                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275454120                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           27                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77976013                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31303572                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83139                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        15018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250566334                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1667711                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614649                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1071774650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15016                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21908292                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1071797176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.257318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.297740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1025220806     95.65%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2900416      0.27%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1996057      0.19%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2932311      0.27%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5331600      0.50%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5944557      0.55%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3704239      0.35%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3309077      0.31%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20458113      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1071797176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001556                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.233779                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21908292                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12445958                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176936                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2160                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64902                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5232506                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 356912360370                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7503                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10180450                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      503466481                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29123958                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    529018710                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275416873                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      26542248                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     361883564                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     157174644                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246819152                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          837124181                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254727192                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        455119926                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246573370                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245712                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66547049                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1323303338                       # The number of ROB reads
system.switch_cpus2.rob.writes              550859443                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249946598                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275116793                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1667671                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1648983                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6488                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614619                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614611                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998698                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       292267                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6483                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1071755318                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.256690                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.269051                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1008911280     94.14%     94.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18772731      1.75%     95.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8003302      0.75%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5619761      0.52%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3012506      0.28%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1644682      0.15%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1166302      0.11%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       798766      0.07%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23825988      2.22%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1071755318                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249939625                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275109130                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109093452                       # Number of memory references committed
system.switch_cpus3.commit.loads             77798488                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1661033                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237198520                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126056481                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40313772     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77254339     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1488012      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46922691     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20818553      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56979935     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31165936     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275109130                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23825988                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5103170                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1032012251                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23048112                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11625834                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7499                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608435                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275446565                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77973956                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31302778                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        13235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250559083                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1667671                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614634                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1071776201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15008                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21907676                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           10                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1071796940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.257310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.297722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1025224532     95.65%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2897580      0.27%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1999937      0.19%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2923124      0.27%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5333499      0.50%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5943573      0.55%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3710505      0.35%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3310729      0.31%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20453461      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1071796940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001556                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.233772                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21907676                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14075964898047                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12502483                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         177038                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2152                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         64935                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5258494                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 356912360370                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7499                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10172164                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      506652869                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29126755                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    525837579                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275409376                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      27174648                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     354129609                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     161756262                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246812405                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          837101559                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254720852                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455106852                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246566491                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          245870                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66574170                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1323330727                       # The number of ROB reads
system.switch_cpus3.rob.writes              550844468                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249939625                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275109130                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
