# MAROID
- Supports MIPS (Microprocessor without Interlocked Pipelined Stages) instruction set architecture (ISA)
- Executes MIPS assembly including 'add', 'sub', 'slt', 'addi', 'slti', 'lw', 'sw', 'beq', 'bne' and 'j' instructions.
#### interface,

<h2>My Interface Screens</h2>
<table>
  <tr>
    <td>
      <h4>Screen 1</h4>
      <img src="interface/1.png" alt="Screen 1" width="200"/>
    </td>
    <td>
      <h4>Screen 2</h4>
      <img src="interface/2.png" alt="Screen 2" width="200"/>
    </td>
    <td>
      <h4>Screen 3</h4>
      <img src="interface/3.png" alt="Screen 3" width="200"/>
    </td>
    <td>
      <h4>Screen 4</h4>
      <img src="interface/4.png" alt="Screen 4" width="200"/>
    </td>
  </tr>
</table>

<table>
  <tr>
    <td>
      <h4>Register File</h4>
      <img src="interface/5.png" alt="Register File" width="200"/>
    </td>
    <td>
      <h4>Program</h4>
      <img src="interface/6.png" alt="Program" width="200"/>
    </td>
    <td>
      <h4>Save</h4>
      <img src="interface/7.png" alt="Save" width="200"/>
    </td>
    <td>
      <h4>Data Memory</h4>
      <img src="interface/8.png" alt="Data Memory" width="200"/>
    </td>
  </tr>
</table>

<table>
  <tr>
      <h4>Program</h4>
      <img src="interface/10.png" alt="Register File" width="200"/>
  </tr>
  <tr>
    <td>
      <h4>Execution 1</h4>
      <img src="interface/11.png" alt="Register File" width="300"/>
    </td>
    <td>
      <h4>Execution 2</h4>
      <img src="interface/12.png" alt="Register File" width="300"/>
    </td>
  </tr>
  <tr>
    <td>
      <h4>Execution 3</h4>
      <img src="interface/13.png" alt="Register File" width="300"/>
    </td>
    <td>
      <h4>Execution 4</h4>
      <img src="interface/14.png" alt="Register File" width="300"/>
    </td>
  </tr>
</table>

 <a href="https://zapp.run/github/Hassu083/MAROID">
 Link to app
</a>



