{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678457341441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678457341442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 09:09:01 2023 " "Processing started: Fri Mar 10 09:09:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678457341442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678457341442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678457341442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678457341839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHI zhi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZHI\" differs only in case from object \"zhi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLO zlo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZLO\" differs only in case from object \"zlo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678457341930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_datapath " "Found entity 1: CPU_datapath" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32to5 " "Found entity 1: encoder_32to5" {  } { { "encoder.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341946 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1 " "Found entity 2: mux8_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341946 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16_1 " "Found entity 3: mux16_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341946 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_1 " "Found entity 4: mux32_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32_bit " "Found entity 1: add_32_bit" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341953 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341953 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "bidirectional_bus.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341961 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_ALUtb.v(47) " "Verilog HDL information at DIV_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/DIV_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678457341963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_ALUtb " "Found entity 1: DIV_ALUtb" {  } { { "DIV_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/DIV_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32bit " "Found entity 1: div_32bit" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457341966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678457341966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZLo datapath.v(81) " "Verilog HDL Implicit Net warning at datapath.v(81): created implicit net for \"busInZLo\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678457341966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_out ALU.v(37) " "Verilog HDL Implicit Net warning at ALU.v(37): created implicit net for \"sub_out\"" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678457341967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister DIV_ALUtb.v(19) " "Verilog HDL Implicit Net warning at DIV_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "DIV_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/DIV_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678457341967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678457341999 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(66) " "Verilog HDL Case Statement warning at ALU.v(66): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 66 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1678457342002 "|CPU_Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(42) " "Verilog HDL Case Statement warning at ALU.v(42): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1678457342002 "|CPU_Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_reg ALU.v(42) " "Verilog HDL Always Construct warning at ALU.v(42): inferring latch(es) for variable \"C_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678457342002 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[0\] ALU.v(42) " "Inferred latch for \"C_reg\[0\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342002 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[1\] ALU.v(42) " "Inferred latch for \"C_reg\[1\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[2\] ALU.v(42) " "Inferred latch for \"C_reg\[2\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[3\] ALU.v(42) " "Inferred latch for \"C_reg\[3\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[4\] ALU.v(42) " "Inferred latch for \"C_reg\[4\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[5\] ALU.v(42) " "Inferred latch for \"C_reg\[5\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[6\] ALU.v(42) " "Inferred latch for \"C_reg\[6\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[7\] ALU.v(42) " "Inferred latch for \"C_reg\[7\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[8\] ALU.v(42) " "Inferred latch for \"C_reg\[8\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[9\] ALU.v(42) " "Inferred latch for \"C_reg\[9\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[10\] ALU.v(42) " "Inferred latch for \"C_reg\[10\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[11\] ALU.v(42) " "Inferred latch for \"C_reg\[11\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[12\] ALU.v(42) " "Inferred latch for \"C_reg\[12\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[13\] ALU.v(42) " "Inferred latch for \"C_reg\[13\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[14\] ALU.v(42) " "Inferred latch for \"C_reg\[14\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[15\] ALU.v(42) " "Inferred latch for \"C_reg\[15\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[16\] ALU.v(42) " "Inferred latch for \"C_reg\[16\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[17\] ALU.v(42) " "Inferred latch for \"C_reg\[17\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[18\] ALU.v(42) " "Inferred latch for \"C_reg\[18\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[19\] ALU.v(42) " "Inferred latch for \"C_reg\[19\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[20\] ALU.v(42) " "Inferred latch for \"C_reg\[20\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[21\] ALU.v(42) " "Inferred latch for \"C_reg\[21\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[22\] ALU.v(42) " "Inferred latch for \"C_reg\[22\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[23\] ALU.v(42) " "Inferred latch for \"C_reg\[23\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[24\] ALU.v(42) " "Inferred latch for \"C_reg\[24\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[25\] ALU.v(42) " "Inferred latch for \"C_reg\[25\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[26\] ALU.v(42) " "Inferred latch for \"C_reg\[26\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[27\] ALU.v(42) " "Inferred latch for \"C_reg\[27\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[28\] ALU.v(42) " "Inferred latch for \"C_reg\[28\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[29\] ALU.v(42) " "Inferred latch for \"C_reg\[29\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[30\] ALU.v(42) " "Inferred latch for \"C_reg\[30\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[31\] ALU.v(42) " "Inferred latch for \"C_reg\[31\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[32\] ALU.v(42) " "Inferred latch for \"C_reg\[32\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342003 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[33\] ALU.v(42) " "Inferred latch for \"C_reg\[33\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[34\] ALU.v(42) " "Inferred latch for \"C_reg\[34\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[35\] ALU.v(42) " "Inferred latch for \"C_reg\[35\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[36\] ALU.v(42) " "Inferred latch for \"C_reg\[36\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[37\] ALU.v(42) " "Inferred latch for \"C_reg\[37\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[38\] ALU.v(42) " "Inferred latch for \"C_reg\[38\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[39\] ALU.v(42) " "Inferred latch for \"C_reg\[39\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[40\] ALU.v(42) " "Inferred latch for \"C_reg\[40\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[41\] ALU.v(42) " "Inferred latch for \"C_reg\[41\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[42\] ALU.v(42) " "Inferred latch for \"C_reg\[42\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[43\] ALU.v(42) " "Inferred latch for \"C_reg\[43\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[44\] ALU.v(42) " "Inferred latch for \"C_reg\[44\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[45\] ALU.v(42) " "Inferred latch for \"C_reg\[45\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[46\] ALU.v(42) " "Inferred latch for \"C_reg\[46\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[47\] ALU.v(42) " "Inferred latch for \"C_reg\[47\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[48\] ALU.v(42) " "Inferred latch for \"C_reg\[48\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[49\] ALU.v(42) " "Inferred latch for \"C_reg\[49\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[50\] ALU.v(42) " "Inferred latch for \"C_reg\[50\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[51\] ALU.v(42) " "Inferred latch for \"C_reg\[51\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[52\] ALU.v(42) " "Inferred latch for \"C_reg\[52\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[53\] ALU.v(42) " "Inferred latch for \"C_reg\[53\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[54\] ALU.v(42) " "Inferred latch for \"C_reg\[54\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[55\] ALU.v(42) " "Inferred latch for \"C_reg\[55\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[56\] ALU.v(42) " "Inferred latch for \"C_reg\[56\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[57\] ALU.v(42) " "Inferred latch for \"C_reg\[57\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[58\] ALU.v(42) " "Inferred latch for \"C_reg\[58\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[59\] ALU.v(42) " "Inferred latch for \"C_reg\[59\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[60\] ALU.v(42) " "Inferred latch for \"C_reg\[60\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[61\] ALU.v(42) " "Inferred latch for \"C_reg\[61\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[62\] ALU.v(42) " "Inferred latch for \"C_reg\[62\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342004 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[63\] ALU.v(42) " "Inferred latch for \"C_reg\[63\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342005 "|CPU_Datapath|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32_bit add_32_bit:adding " "Elaborating entity \"add_32_bit\" for hierarchy \"add_32_bit:adding\"" {  } { { "ALU.v" "adding" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 add_32_bit:adding\|CLA16:CLA1 " "Elaborating entity \"CLA16\" for hierarchy \"add_32_bit:adding\|CLA16:CLA1\"" {  } { { "add_32.v" "CLA1" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 add_32_bit:adding\|CLA16:CLA1\|CLA4:CLA1 " "Elaborating entity \"CLA4\" for hierarchy \"add_32_bit:adding\|CLA16:CLA1\|CLA4:CLA1\"" {  } { { "add_32.v" "CLA1" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul_32bit.v 1 1 " "Using design file mul_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32bit " "Found entity 1: mul_32bit" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457342027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678457342027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_32bit mul_32bit:multiply " "Elaborating entity \"mul_32bit\" for hierarchy \"mul_32bit:multiply\"" {  } { { "ALU.v" "multiply" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342028 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(23) " "Verilog HDL Case Statement warning at mul_32bit.v(23): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678457342032 "|mul_32bit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(25) " "Verilog HDL Case Statement warning at mul_32bit.v(25): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678457342032 "|mul_32bit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(27) " "Verilog HDL Case Statement warning at mul_32bit.v(27): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678457342032 "|mul_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 mul_32bit.v(34) " "Verilog HDL assignment warning at mul_32bit.v(34): truncated value with size 66 to match size of target (64)" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678457342032 "|mul_32bit"}
{ "Warning" "WSGN_SEARCH_FILE" "sub_32bit.v 1 1 " "Using design file sub_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "sub_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457342043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678457342043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32bit sub_32bit:subtraction " "Elaborating entity \"sub_32bit\" for hierarchy \"sub_32bit:subtraction\"" {  } { { "ALU.v" "subtraction" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342044 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum sub_32bit.v(1) " "Output port \"sum\" at sub_32bit.v(1) has no driver" {  } { { "sub_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/sub_32bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1678457342045 "|CPU_Datapath|ALU:alu_instance|sub_32bit:subtraction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_32_bit sub_32bit:subtraction\|negate_32_bit:negative " "Elaborating entity \"negate_32_bit\" for hierarchy \"sub_32bit:subtraction\|negate_32_bit:negative\"" {  } { { "sub_32bit.v" "negative" { Text "C:/Users/Admin/Documents/ELEC374part2/sub_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_32bit.v 1 1 " "Using design file not_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678457342059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678457342059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit sub_32bit:subtraction\|negate_32_bit:negative\|not_32bit:not_op " "Elaborating entity \"not_32bit\" for hierarchy \"sub_32bit:subtraction\|negate_32_bit:negative\|not_32bit:not_op\"" {  } { { "negate.v" "not_op" { Text "C:/Users/Admin/Documents/ELEC374part2/negate.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_32bit div_32bit:division " "Elaborating entity \"div_32bit\" for hierarchy \"div_32bit:division\"" {  } { { "ALU.v" "division" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678457342091 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q_reg div_32bit.v(10) " "Verilog HDL warning at div_32bit.v(10): initial value for variable Q_reg should be constant" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1678457342092 "|div_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reg div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"A_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678457342092 "|div_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_reg div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"Q_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] div_32bit.v(17) " "Inferred latch for \"count\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] div_32bit.v(17) " "Inferred latch for \"count\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] div_32bit.v(17) " "Inferred latch for \"count\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] div_32bit.v(17) " "Inferred latch for \"count\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] div_32bit.v(17) " "Inferred latch for \"count\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] div_32bit.v(17) " "Inferred latch for \"count\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] div_32bit.v(17) " "Inferred latch for \"count\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] div_32bit.v(17) " "Inferred latch for \"count\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] div_32bit.v(17) " "Inferred latch for \"count\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] div_32bit.v(17) " "Inferred latch for \"count\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] div_32bit.v(17) " "Inferred latch for \"count\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] div_32bit.v(17) " "Inferred latch for \"count\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] div_32bit.v(17) " "Inferred latch for \"count\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] div_32bit.v(17) " "Inferred latch for \"count\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] div_32bit.v(17) " "Inferred latch for \"count\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] div_32bit.v(17) " "Inferred latch for \"count\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] div_32bit.v(17) " "Inferred latch for \"count\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] div_32bit.v(17) " "Inferred latch for \"count\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] div_32bit.v(17) " "Inferred latch for \"count\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] div_32bit.v(17) " "Inferred latch for \"count\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] div_32bit.v(17) " "Inferred latch for \"count\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] div_32bit.v(17) " "Inferred latch for \"count\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] div_32bit.v(17) " "Inferred latch for \"count\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] div_32bit.v(17) " "Inferred latch for \"count\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] div_32bit.v(17) " "Inferred latch for \"count\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] div_32bit.v(17) " "Inferred latch for \"count\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] div_32bit.v(17) " "Inferred latch for \"count\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] div_32bit.v(17) " "Inferred latch for \"count\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342093 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] div_32bit.v(17) " "Inferred latch for \"count\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] div_32bit.v(17) " "Inferred latch for \"count\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] div_32bit.v(17) " "Inferred latch for \"count\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] div_32bit.v(17) " "Inferred latch for \"count\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[0\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[1\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[2\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[3\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[4\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[5\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[6\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[7\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[8\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[9\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[10\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[11\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[12\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[13\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[14\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[15\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[16\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[17\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[18\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[19\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[20\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[21\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[22\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342094 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[23\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[24\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[25\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[26\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[27\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[28\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[29\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[30\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[31\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[0\] div_32bit.v(17) " "Inferred latch for \"A_reg\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[1\] div_32bit.v(17) " "Inferred latch for \"A_reg\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[2\] div_32bit.v(17) " "Inferred latch for \"A_reg\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[3\] div_32bit.v(17) " "Inferred latch for \"A_reg\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[4\] div_32bit.v(17) " "Inferred latch for \"A_reg\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[5\] div_32bit.v(17) " "Inferred latch for \"A_reg\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[6\] div_32bit.v(17) " "Inferred latch for \"A_reg\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[7\] div_32bit.v(17) " "Inferred latch for \"A_reg\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[8\] div_32bit.v(17) " "Inferred latch for \"A_reg\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[9\] div_32bit.v(17) " "Inferred latch for \"A_reg\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[10\] div_32bit.v(17) " "Inferred latch for \"A_reg\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[11\] div_32bit.v(17) " "Inferred latch for \"A_reg\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[12\] div_32bit.v(17) " "Inferred latch for \"A_reg\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[13\] div_32bit.v(17) " "Inferred latch for \"A_reg\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[14\] div_32bit.v(17) " "Inferred latch for \"A_reg\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[15\] div_32bit.v(17) " "Inferred latch for \"A_reg\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[16\] div_32bit.v(17) " "Inferred latch for \"A_reg\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[17\] div_32bit.v(17) " "Inferred latch for \"A_reg\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[18\] div_32bit.v(17) " "Inferred latch for \"A_reg\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[19\] div_32bit.v(17) " "Inferred latch for \"A_reg\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342095 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[20\] div_32bit.v(17) " "Inferred latch for \"A_reg\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[21\] div_32bit.v(17) " "Inferred latch for \"A_reg\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[22\] div_32bit.v(17) " "Inferred latch for \"A_reg\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[23\] div_32bit.v(17) " "Inferred latch for \"A_reg\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[24\] div_32bit.v(17) " "Inferred latch for \"A_reg\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[25\] div_32bit.v(17) " "Inferred latch for \"A_reg\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[26\] div_32bit.v(17) " "Inferred latch for \"A_reg\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[27\] div_32bit.v(17) " "Inferred latch for \"A_reg\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[28\] div_32bit.v(17) " "Inferred latch for \"A_reg\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[29\] div_32bit.v(17) " "Inferred latch for \"A_reg\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[30\] div_32bit.v(17) " "Inferred latch for \"A_reg\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[31\] div_32bit.v(17) " "Inferred latch for \"A_reg\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678457342096 "|div_32bit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cin " "Net \"cin\" is missing source, defaulting to GND" {  } { { "ALU.v" "cin" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1678457342182 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1678457342182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1678457343768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[0\]\$latch " "Latch C_reg\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343823 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[1\]\$latch " "Latch C_reg\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343823 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[2\]\$latch " "Latch C_reg\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343823 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[3\]\$latch " "Latch C_reg\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[4\]\$latch " "Latch C_reg\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[5\]\$latch " "Latch C_reg\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[6\]\$latch " "Latch C_reg\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[7\]\$latch " "Latch C_reg\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[8\]\$latch " "Latch C_reg\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[9\]\$latch " "Latch C_reg\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[10\]\$latch " "Latch C_reg\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[11\]\$latch " "Latch C_reg\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[12\]\$latch " "Latch C_reg\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[13\]\$latch " "Latch C_reg\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[14\]\$latch " "Latch C_reg\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343824 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[15\]\$latch " "Latch C_reg\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[16\]\$latch " "Latch C_reg\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[17\]\$latch " "Latch C_reg\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[18\]\$latch " "Latch C_reg\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[19\]\$latch " "Latch C_reg\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[20\]\$latch " "Latch C_reg\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[21\]\$latch " "Latch C_reg\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[22\]\$latch " "Latch C_reg\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[23\]\$latch " "Latch C_reg\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343825 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[24\]\$latch " "Latch C_reg\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343826 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[25\]\$latch " "Latch C_reg\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343826 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[26\]\$latch " "Latch C_reg\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343826 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[27\]\$latch " "Latch C_reg\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343826 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[28\]\$latch " "Latch C_reg\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343826 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[29\]\$latch " "Latch C_reg\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[30\]\$latch " "Latch C_reg\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[31\]\$latch " "Latch C_reg\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[32\]\$latch " "Latch C_reg\[32\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[33\]\$latch " "Latch C_reg\[33\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[34\]\$latch " "Latch C_reg\[34\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[35\]\$latch " "Latch C_reg\[35\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[36\]\$latch " "Latch C_reg\[36\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[37\]\$latch " "Latch C_reg\[37\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[38\]\$latch " "Latch C_reg\[38\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[39\]\$latch " "Latch C_reg\[39\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[40\]\$latch " "Latch C_reg\[40\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[41\]\$latch " "Latch C_reg\[41\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[42\]\$latch " "Latch C_reg\[42\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343827 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[43\]\$latch " "Latch C_reg\[43\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[44\]\$latch " "Latch C_reg\[44\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[45\]\$latch " "Latch C_reg\[45\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[46\]\$latch " "Latch C_reg\[46\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[47\]\$latch " "Latch C_reg\[47\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[48\]\$latch " "Latch C_reg\[48\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[49\]\$latch " "Latch C_reg\[49\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343828 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[50\]\$latch " "Latch C_reg\[50\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[51\]\$latch " "Latch C_reg\[51\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[52\]\$latch " "Latch C_reg\[52\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[53\]\$latch " "Latch C_reg\[53\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[54\]\$latch " "Latch C_reg\[54\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[55\]\$latch " "Latch C_reg\[55\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[56\]\$latch " "Latch C_reg\[56\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[57\]\$latch " "Latch C_reg\[57\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[58\]\$latch " "Latch C_reg\[58\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[59\]\$latch " "Latch C_reg\[59\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[60\]\$latch " "Latch C_reg\[60\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343829 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[61\]\$latch " "Latch C_reg\[61\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343830 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[62\]\$latch " "Latch C_reg\[62\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343830 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_reg\[63\]\$latch " "Latch C_reg\[63\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678457343830 ""}  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678457343830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678457345178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/ELEC374part2/output_files/Register.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/ELEC374part2/output_files/Register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678457350779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678457351255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678457351255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678457351533 "|ALU|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678457351533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3617 " "Implemented 3617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678457351534 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678457351534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3483 " "Implemented 3483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678457351534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678457351534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678457351607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 09:09:11 2023 " "Processing ended: Fri Mar 10 09:09:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678457351607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678457351607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678457351607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678457351607 ""}
