INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:03:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.140ns  (clk rise@7.140ns - clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 2.384ns (28.964%)  route 5.847ns (71.036%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.623 - 7.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2081, unset)         0.508     0.508    mulf0/operator/clk
                         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mulf0/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, unplaced)         0.501     1.235    mulf0/operator/sigProdExt_c2[20]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.354 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, unplaced)         0.244     1.598    mulf0/operator/level5_c1[6]_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.641 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, unplaced)         0.244     1.885    mulf0/operator/level5_c1[6]_i_6_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     1.928 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, unplaced)         0.000     1.928    mulf0/operator/RoundingAdder/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.166 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.173    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.223 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.223    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.273 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.273    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.323 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.323    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.373 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.373    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.423 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.423    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.577 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, unplaced)         0.447     3.024    mulf0/operator/RoundingAdder/ip_result__0[27]
                         LUT4 (Prop_lut4_I1_O)        0.120     3.144 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=1, unplaced)         0.244     3.388    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.431 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=34, unplaced)        0.317     3.748    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.791 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_25/O
                         net (fo=1, unplaced)         0.705     4.496    mulf0/operator/RoundingAdder/mulf0_result[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_22/O
                         net (fo=1, unplaced)         0.244     4.783    mulf0/operator/RoundingAdder/level5_c1[15]_i_22_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.826 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_14/O
                         net (fo=1, unplaced)         0.244     5.070    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
                         LUT6 (Prop_lut6_I4_O)        0.043     5.113 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_4/O
                         net (fo=9, unplaced)         0.285     5.398    control_merge1/tehb/control/excExpFracY_c0[22]
                         LUT2 (Prop_lut2_I1_O)        0.043     5.441 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, unplaced)         0.244     5.685    mulf0/operator/RoundingAdder/ltOp_carry__2
                         LUT6 (Prop_lut6_I5_O)        0.043     5.728 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, unplaced)         0.000     5.728    addf0/operator/ltOp_carry__3_1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.901 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.901    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.036 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, unplaced)        0.270     6.306    control_merge1/tehb/control/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     6.433 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     6.892    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     7.184 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     7.699    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     7.819 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, unplaced)         0.279     8.098    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     8.141 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, unplaced)        0.598     8.739    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.140     7.140 r  
                                                      0.000     7.140 r  clk (IN)
                         net (fo=2081, unset)         0.483     7.623    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty           -0.035     7.587    
                         FDRE (Setup_fdre_C_R)       -0.294     7.293    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 -1.446    




