/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Thu Mar  7 10:10:25 2024 GMT

[ 15:10:25 ] Analysis has started
[ 15:10:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/analysis/clock_tree_design_analyzer.cmd
[ 15:10:25 ] Duration: 108 ms. Max utilization: 46 MB
[ 15:10:25 ] Synthesize has started
[ 15:10:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s clock_tree_design.ys -l clock_tree_design_synth.log
[ 15:10:40 ] Duration: 15059 ms. Max utilization: 71 MB
[ 15:10:40 ] Packing has started
[ 15:10:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --pack
[ 15:10:54 ] Duration: 14042 ms. Max utilization: 1081 MB
[ 15:10:54 ] Placement has started
[ 15:10:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.blif --output clock_tree_design_pin_loc.place --assign_unconstrained_pins in_define_order
[ 15:10:54 ] Duration: 195 ms. Max utilization: 73 MB
[ 15:10:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --place --fix_clusters clock_tree_design_pin_loc.place
[ 15:12:17 ] Duration: 82691 ms. Max utilization: 1331 MB
[ 15:12:17 ] Route has started
[ 15:12:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --route
[ 15:13:03 ] Duration: 46220 ms. Max utilization: 1243 MB
[ 15:13:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synthesis.v_
[ 15:13:03 ] Duration: 24 ms. Max utilization: 688 kiB
[ 15:13:03 ] TimingAnalysis has started
[ 15:13:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --analysis
[ 15:13:19 ] Duration: 15185 ms. Max utilization: 1100 MB
[ 15:13:19 ] PowerAnalysis has started
[ 15:13:19 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s pw_extract.ys -l clock_tree_design_power.log
[ 15:13:19 ] Duration: 250 ms. Max utilization: 45 MB
[ 15:13:19 ] GenerateBitstream has started
[ 15:13:19 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/openfpga -batch -f clock_tree_design.openfpga
[ 15:15:45 ] Duration: 146576 ms. Max utilization: 2355 MB
