==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*)' (rv32i_pp_ip.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*)' (rv32i_pp_ip.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*)' (rv32i_pp_ip.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (rv32i_pp_ip.cpp:20:20) in function 'new_cycle' completely with a factor of 32 (rv32i_pp_ip.cpp:20:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19480 ; free virtual = 26811
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19480 ; free virtual = 26811
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19458 ; free virtual = 26792
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19433 ; free virtual = 26768
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:50) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:51) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (rv32i_pp_ip.cpp:68) in function 'rv32i_pp_ip' automatically.
WARNING: [HLS 200-916] Ignored array partition directive (rv32i_pp_ip.cpp:61:2) : cannot locate the real object(s).
INFO: [XFORM 203-101] Partitioning array 'next_state.reg_file' (rv32i_pp_ip.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_pp_ip.cpp:31:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:160:1) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'new_cycle' (rv32i_pp_ip.cpp:12:1)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (decode.cpp:6:26)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19382 ; free virtual = 26722
INFO: [HLS 200-472] Inferring partial write operation for 'agg.tmp' (rv32i_pp_ip.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'current_state' (rv32i_pp_ip.cpp:22:29)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19316 ; free virtual = 26656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.51 seconds; current allocated memory: 320.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 321.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 322.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 322.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 324.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 324.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 325.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 325.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 327.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 327.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 327.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 327.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 327.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-875] II = 4 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 3 of 'call' operation ('call_ret2', rv32i_pp_ip.cpp:109) to 'execute'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 3 of 'call' operation ('call_ret2', rv32i_pp_ip.cpp:109) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 12 cycles).
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 3 of 'call' operation ('call_ret2', rv32i_pp_ip.cpp:109) to 'execute'.
WARNING: [HLS 200-875] II = 8 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 3 of 'call' operation ('call_ret2', rv32i_pp_ip.cpp:109) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 18 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 10 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 20 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 17 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_pp_ip.cpp:141) to 'running_cond_update') in the first pipeline iteration (II = 17 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('agg_tmp_addr_write_ln92', rv32i_pp_ip.cpp:92) of constant <constant:_ssdm_op_Write.bram.p0L_a11i32packedL> on array 'agg_tmp' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'agg_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 23, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 329.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 331.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 332.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_decode'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 337.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_3ns_8ns_9_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 341.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 345.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 351.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 356.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 357.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'data_mem_0', 'code_mem', 'data_mem_1', 'data_mem_2' and 'data_mem_3' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' (rv32i_pp_ip.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'new_cycle' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19322 ; free virtual = 26653
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19322 ; free virtual = 26653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19302 ; free virtual = 26638
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19278 ; free virtual = 26616
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) to (execute.cpp:160:1) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'new_cycle' (rv32i_pp_ip.cpp:10)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19229 ; free virtual = 26571
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19164 ; free virtual = 26507
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.36 seconds; current allocated memory: 302.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 302.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 303.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 304.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 305.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 306.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 309.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 309.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19268 ; free virtual = 26599
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19268 ; free virtual = 26599
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19250 ; free virtual = 26585
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19229 ; free virtual = 26567
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19190 ; free virtual = 26532
WARNING: [XFORM 203-561] 'VITIS_LOOP_87_2' (rv32i_pp_ip.cpp:92:7) in function 'rv32i_pp_ip' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19183 ; free virtual = 26524
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'next_state': rv32i_pp_ip.cpp:8:32
WARNING: [HLS 207-5324] unused parameter 'current_state': rv32i_pp_ip.cpp:9:33
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'new_cycle' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19247 ; free virtual = 26578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19247 ; free virtual = 26578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19229 ; free virtual = 26564
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19206 ; free virtual = 26543
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19163 ; free virtual = 26503
WARNING: [XFORM 203-561] 'VITIS_LOOP_87_2' (rv32i_pp_ip.cpp:89:2) in function 'rv32i_pp_ip' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19158 ; free virtual = 26498
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19213 ; free virtual = 26544
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19213 ; free virtual = 26544
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19195 ; free virtual = 26530
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19172 ; free virtual = 26509
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19126 ; free virtual = 26466
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19065 ; free virtual = 26410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.4 seconds; current allocated memory: 284.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 290.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 290.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (13.7795ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'call' operation ('call_ret2', rv32i_pp_ip.cpp:106) to 'execute' [339]  (6.57 ns)
	'phi' operation ('next_state.fetch_decode_stage_internal_state.cancel.V') with incoming values : ('next_state.fetch_decode_stage_internal_state.cancel.V', rv32i_pp_ip.cpp:106) [284]  (0 ns)
	'call' operation ('call_ret2', rv32i_pp_ip.cpp:106) to 'execute' [339]  (7.21 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' (rv32i_pp_ip.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'new_cycle' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19173 ; free virtual = 26505
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19173 ; free virtual = 26505
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19152 ; free virtual = 26488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19128 ; free virtual = 26467
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) to (execute.cpp:160:1) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'new_cycle' (rv32i_pp_ip.cpp:10)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19078 ; free virtual = 26423
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19015 ; free virtual = 26357
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.16 seconds; current allocated memory: 302.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 302.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 303.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 304.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 305.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 306.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 308.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 309.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' (rv32i_pp_ip.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'new_cycle' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19152 ; free virtual = 26484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19152 ; free virtual = 26484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19132 ; free virtual = 26468
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19108 ; free virtual = 26447
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) to (execute.cpp:160:1) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'new_cycle' (rv32i_pp_ip.cpp:10)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19056 ; free virtual = 26402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18993 ; free virtual = 26337
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.5 seconds; current allocated memory: 302.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 302.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 303.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 304.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 305.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 306.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 309.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 309.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int*, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int, unsigned int, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:46:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18440 ; free virtual = 25871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18440 ; free virtual = 25871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18421 ; free virtual = 25855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18398 ; free virtual = 25834
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18351 ; free virtual = 25792
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18307 ; free virtual = 25753
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.69 seconds; current allocated memory: 264.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 265.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 265.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 266.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
WARNING: [HLS 200-880] The II Violation in module 'mem_access' (Function: mem_access): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('data_mem_0_addr_write_ln113', mem.cpp:113) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' and 'load' operation ('b0', mem.cpp:23) on array 'data_mem_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 267.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 267.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 268.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 270.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_87_2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'extractvalue' operation ('next_state.mem_access_stage_internal_state.cancel.V', rv32i_pp_ip.cpp:118) and 'or' operation ('or_ln25_1', rv32i_pp_ip.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_87_2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'extractvalue' operation ('next_state.mem_access_stage_internal_state.cancel.V', rv32i_pp_ip.cpp:118) and 'or' operation ('or_ln25_1', rv32i_pp_ip.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_87_2): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'extractvalue' operation ('next_state.mem_access_stage_internal_state.cancel.V', rv32i_pp_ip.cpp:118) and 'or' operation ('or_ln25_1', rv32i_pp_ip.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_87_2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'extractvalue' operation ('next_state.mem_access_stage_internal_state.cancel.V', rv32i_pp_ip.cpp:118) and 'or' operation ('or_ln25_1', rv32i_pp_ip.cpp:25).
WARNING: [HLS 200-880]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18428 ; free virtual = 25859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18428 ; free virtual = 25859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18409 ; free virtual = 25844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18386 ; free virtual = 25822
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18337 ; free virtual = 25780
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18275 ; free virtual = 25724
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.92 seconds; current allocated memory: 284.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 285.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 289.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 290.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 291.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13111 ; free virtual = 21103
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13111 ; free virtual = 21103
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13067 ; free virtual = 21064
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12988 ; free virtual = 21022
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12921 ; free virtual = 20950
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12834 ; free virtual = 20878
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.63 seconds; current allocated memory: 284.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 285.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 288.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 290.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 291.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int, unsigned int, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:46:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13222 ; free virtual = 21158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13222 ; free virtual = 21158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13201 ; free virtual = 21141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13178 ; free virtual = 21120
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13132 ; free virtual = 21078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13081 ; free virtual = 21029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.14 seconds; current allocated memory: 274.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 274.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 275.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 277.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_decode'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:44:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12739 ; free virtual = 20734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12739 ; free virtual = 20734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12719 ; free virtual = 20717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12695 ; free virtual = 20697
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12650 ; free virtual = 20655
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12601 ; free virtual = 20606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.56 seconds; current allocated memory: 274.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 274.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 276.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 281.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_decode'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:44:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12163 ; free virtual = 20343
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12163 ; free virtual = 20343
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12143 ; free virtual = 20327
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12120 ; free virtual = 20305
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12074 ; free virtual = 20264
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12013 ; free virtual = 20207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.57 seconds; current allocated memory: 284.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 287.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 288.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:44:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12106 ; free virtual = 20293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12106 ; free virtual = 20293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12097 ; free virtual = 20293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12075 ; free virtual = 20272
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12030 ; free virtual = 20231
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11973 ; free virtual = 20174
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.81 seconds; current allocated memory: 284.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 287.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 288.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12050 ; free virtual = 20288
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12050 ; free virtual = 20288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12033 ; free virtual = 20274
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12010 ; free virtual = 20254
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11963 ; free virtual = 20210
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11906 ; free virtual = 20155
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.61 seconds; current allocated memory: 284.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 288.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 290.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 290.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10899 ; free virtual = 19496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10899 ; free virtual = 19496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10879 ; free virtual = 19479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10851 ; free virtual = 19459
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10804 ; free virtual = 19415
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10747 ; free virtual = 19359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.29 seconds; current allocated memory: 284.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 286.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 288.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 290.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 291.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10691 ; free virtual = 19316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10691 ; free virtual = 19316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10672 ; free virtual = 19301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10648 ; free virtual = 19280
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10602 ; free virtual = 19238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10543 ; free virtual = 19180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.11 seconds; current allocated memory: 283.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 287.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 289.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 289.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 290.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10245 ; free virtual = 19008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10245 ; free virtual = 19008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10216 ; free virtual = 18988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10175 ; free virtual = 18954
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rv32i_pp_ip.cpp:65) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10139 ; free virtual = 18911
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10089 ; free virtual = 18854
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.34 seconds; current allocated memory: 283.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 286.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 287.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 289.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 290.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<12>, unsigned int*, ap_uint<12>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<12>, ap_uint<12>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<12>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9761 ; free virtual = 18590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9761 ; free virtual = 18590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9742 ; free virtual = 18575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9721 ; free virtual = 18553
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9685 ; free virtual = 18511
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9627 ; free virtual = 18454
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.67 seconds; current allocated memory: 283.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 286.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 287.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 289.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 290.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9397 ; free virtual = 18270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9397 ; free virtual = 18270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9379 ; free virtual = 18255
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9357 ; free virtual = 18236
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9312 ; free virtual = 18194
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9255 ; free virtual = 18138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.15 seconds; current allocated memory: 281.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 283.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 283.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 286.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 289.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*)' (rv32i_pp_ip.cpp:42:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8753 ; free virtual = 17677
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8753 ; free virtual = 17677
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8733 ; free virtual = 17660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8714 ; free virtual = 17640
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8671 ; free virtual = 17601
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8611 ; free virtual = 17543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.56 seconds; current allocated memory: 281.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 281.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 283.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 284.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 284.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 286.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 289.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 290.954 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8816 ; free virtual = 17842
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8816 ; free virtual = 17842
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8796 ; free virtual = 17826
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8774 ; free virtual = 17806
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8731 ; free virtual = 17766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8674 ; free virtual = 17710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.72 seconds; current allocated memory: 281.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 282.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 283.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 286.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 289.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, int*, int*)' (rv32i_pp_ip.cpp:45:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8353 ; free virtual = 17505
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8353 ; free virtual = 17505
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8333 ; free virtual = 17489
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8311 ; free virtual = 17470
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (rv32i_pp_ip.cpp:66) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8266 ; free virtual = 17428
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8210 ; free virtual = 17372
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.19 seconds; current allocated memory: 281.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 283.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 284.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 286.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 289.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8118 ; free virtual = 17274
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8118 ; free virtual = 17274
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8099 ; free virtual = 17259
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8078 ; free virtual = 17240
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8034 ; free virtual = 17199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7975 ; free virtual = 17141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.82 seconds; current allocated memory: 282.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 285.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 286.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 286.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 289.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(unsigned int*, ap_uint<1>, ap_uint<11>, unsigned int*, ap_uint<11>*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:18:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(unsigned int*, ap_uint<1>, ap_uint<11>, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:116:50)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, int*)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(fetch_decode_stage_internal_state_s, execute_stage_internal_state_s, mem_access_stage_internal_state_s, int*, fetch_decode_stage_internal_state_s*, execute_stage_internal_state_s*)' (execute.cpp:83:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(execute_stage_internal_state_s, char*, char*, char*, char*, mem_access_stage_internal_state_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_pp_ip_internal_state_s, rv32i_pp_ip_internal_state_s*, int*, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (rv32i_pp_ip.cpp:15:20) in function 'rv32i_pp_ip' completely with a factor of 32 (rv32i_pp_ip.cpp:15:20)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' (./rv32i_pp_ip.h:159:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode_stage_internal_state_s::operator=(fetch_decode_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'execute_stage_internal_state_s::operator=(execute_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'mem_access_stage_internal_state_s::operator=(mem_access_stage_internal_state_s const&)' into 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' (./rv32i_pp_ip.h:219:0)
INFO: [HLS 214-178] Inlining function 'rv32i_pp_ip_internal_state_s::operator=(rv32i_pp_ip_internal_state_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:43:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7174 ; free virtual = 16557
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7174 ; free virtual = 16557
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7149 ; free virtual = 16537
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7116 ; free virtual = 16510
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_pp_ip.cpp:64) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'current_reg_file' (rv32i_pp_ip.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'next_reg_file' (rv32i_pp_ip.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:70:39) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:9)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7049 ; free virtual = 16454
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6984 ; free virtual = 16392
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.12 seconds; current allocated memory: 282.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 283.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 284.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 285.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 286.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 286.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 289.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'f_from_e': execute.cpp:20:27
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:62:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:108:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6334 ; free virtual = 17150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6334 ; free virtual = 17150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6319 ; free virtual = 17137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6301 ; free virtual = 17120
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:52) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:53) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (rv32i_pp_ip.cpp:78) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:8:9) to (wb.cpp:19:6) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:30:9) to (rv32i_pp_ip.cpp:36:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:52)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6262 ; free virtual = 17084
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6229 ; free virtual = 17051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
WARNING: [HLS 200-880] The II Violation in module 'mem_access' (Function: mem_access): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('data_mem_0_addr_write_ln113', mem.cpp:113) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' and 'load' operation ('b0', mem.cpp:23) on array 'data_mem_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.86 seconds; current allocated memory: 253.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 254.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 254.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (13.329ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'call' operation ('call_ret', rv32i_pp_ip.cpp:118) to 'mem_access' [681]  (6.93 ns)
	'phi' operation ('m_to_w.cancel.V') with incoming values : ('m_to_w.cancel.V', rv32i_pp_ip.cpp:118) [315]  (0 ns)
	'or' operation ('or_ln41', execute.cpp:41) [522]  (0.978 ns)
	'or' operation ('or_ln50', execute.cpp:50) [533]  (0 ns)
	'and' operation ('and_ln54', execute.cpp:54) [534]  (0.978 ns)
	'or' operation ('or_ln61', execute.cpp:61) [542]  (0 ns)
	'select' operation ('rv2', execute.cpp:61) [548]  (0.978 ns)
	'icmp' operation ('icmp_ln26', compute.cpp:26) [557]  (2.47 ns)
	'xor' operation ('xor_ln26', compute.cpp:26) [558]  (0 ns)
	'select' operation ('select_ln16_1', compute.cpp:16) [564]  (0.993 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'f_from_e': execute.cpp:20:27
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:62:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:108:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6311 ; free virtual = 17133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6311 ; free virtual = 17133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6294 ; free virtual = 17117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6274 ; free virtual = 17099
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:52) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:53) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (rv32i_pp_ip.cpp:78) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:121:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:52)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6235 ; free virtual = 17063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6203 ; free virtual = 17048
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
WARNING: [HLS 200-880] The II Violation in module 'mem_access' (Function: mem_access): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('data_mem_0_addr_write_ln113', mem.cpp:113) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' and 'load' operation ('b0', mem.cpp:23) on array 'data_mem_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.58 seconds; current allocated memory: 234.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (11.632ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'call' operation ('call_ret', rv32i_pp_ip.cpp:118) to 'mem_access' [692]  (6.93 ns)
	'phi' operation ('m_to_w.cancel.V') with incoming values : ('m_to_w.cancel.V', rv32i_pp_ip.cpp:118) [312]  (0 ns)
	'or' operation ('or_ln41', execute.cpp:41) [517]  (0.978 ns)
	'or' operation ('or_ln50', execute.cpp:50) [528]  (0 ns)
	'and' operation ('and_ln54', execute.cpp:54) [529]  (0.978 ns)
	'or' operation ('or_ln61', execute.cpp:61) [545]  (0.978 ns)
	multiplexor before 'phi' operation ('rv2', execute.cpp:13) with incoming values : ('select_ln61', execute.cpp:61) ('select_ln13_1', execute.cpp:13) [557]  (1.77 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 236.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 241.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 243.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'f_from_e': execute.cpp:20:27
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:62:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:108:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6302 ; free virtual = 17117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6302 ; free virtual = 17117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6287 ; free virtual = 17105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6268 ; free virtual = 17088
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:52) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:53) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (rv32i_pp_ip.cpp:78) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:121:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:52)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6230 ; free virtual = 17053
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6212 ; free virtual = 17036
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.25 seconds; current allocated memory: 234.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('e_from_f_d_i_imm_V_load') on local variable 'e_from_f.d_i.imm.V' [475]  (0 ns)
	'select' operation ('rs', execute.cpp:106) [590]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [599]  (1.77 ns)
	'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [599]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [623]  (4.42 ns)
	blocking operation 2.56 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 241.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 243.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'f_from_e': execute.cpp:20:27
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:62:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:108:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:53:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6446 ; free virtual = 17310
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6446 ; free virtual = 17310
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6431 ; free virtual = 17297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6413 ; free virtual = 17280
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:52) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:53) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (rv32i_pp_ip.cpp:78) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:121:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:52)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6374 ; free virtual = 17245
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6358 ; free virtual = 17229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.77 seconds; current allocated memory: 234.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('e_from_f_d_i_imm_V_load') on local variable 'e_from_f.d_i.imm.V' [475]  (0 ns)
	'select' operation ('rs', execute.cpp:106) [590]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [599]  (1.77 ns)
	'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [599]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [623]  (4.42 ns)
	blocking operation 2.56 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 242.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 243.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'f_from_e': execute.cpp:20:27
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:62:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:130:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6685 ; free virtual = 14694
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6685 ; free virtual = 14694
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6669 ; free virtual = 14683
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6650 ; free virtual = 14666
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:121:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6609 ; free virtual = 14630
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6600 ; free virtual = 14615
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.01 seconds; current allocated memory: 234.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('e_from_f_d_i_imm_V_load') on local variable 'e_from_f.d_i.imm.V' [475]  (0 ns)
	'select' operation ('rs', execute.cpp:106) [591]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (1.77 ns)
	'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [624]  (4.42 ns)
	blocking operation 2.56 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 236.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 242.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 243.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:61:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:55:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:112:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:105:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:130:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6398 ; free virtual = 14425
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6398 ; free virtual = 14425
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6395 ; free virtual = 14413
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6375 ; free virtual = 14396
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:119:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6337 ; free virtual = 14363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6320 ; free virtual = 14347
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.12 seconds; current allocated memory: 234.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb44190' (rv32i_pp_ip.cpp:136). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_92_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'extractvalue' operation ('m_to_w.cancel.V', rv32i_pp_ip.cpp:122) and 'or' operation ('or_ln40', execute.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('e_from_f_d_i_imm_V_load') on local variable 'e_from_f.d_i.imm.V' [475]  (0 ns)
	'select' operation ('rs', execute.cpp:104) [591]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (1.77 ns)
	'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [624]  (4.42 ns)
	blocking operation 2.56 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 236.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 242.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 243.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:61:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:55:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:112:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:105:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:130:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6385 ; free virtual = 14398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6385 ; free virtual = 14398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6367 ; free virtual = 14386
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6348 ; free virtual = 14369
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:119:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6308 ; free virtual = 14333
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6287 ; free virtual = 14318
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.26 seconds; current allocated memory: 234.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('e_from_f_d_i_imm_V_load') on local variable 'e_from_f.d_i.imm.V' [475]  (0 ns)
	'select' operation ('rs', execute.cpp:104) [591]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (1.77 ns)
	'phi' operation ('or4_i_i_i3360') with incoming values : ('or4_i_i_i') ('trunc_ln304') [600]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [624]  (4.42 ns)
	blocking operation 2.56 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 236.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 242.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:61:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' (execute.cpp:55:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:112:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:105:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, int*)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:86:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:85:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:84:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:130:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(from_execute_to_fetch_s, from_fetch_to_execute_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6361 ; free virtual = 14382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6361 ; free virtual = 14382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6341 ; free virtual = 14368
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6323 ; free virtual = 14352
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:119:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6283 ; free virtual = 14315
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6275 ; free virtual = 14308
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:119) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:119) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:119) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:119) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:119) [681]  (0 ns)
	'select' operation ('select_ln122', execute.cpp:122) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:131:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:130:5)
INFO: [HLS 214-131] Inlining function 'wb(from_mem_access_to_wb_s, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5125 ; free virtual = 13153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5125 ; free virtual = 13153
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5105 ; free virtual = 13140
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5084 ; free virtual = 13124
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5045 ; free virtual = 13087
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5037 ; free virtual = 13081
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4929 ; free virtual = 12979
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4929 ; free virtual = 12979
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4911 ; free virtual = 12965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4887 ; free virtual = 12949
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4848 ; free virtual = 12912
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4840 ; free virtual = 12905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4972 ; free virtual = 12994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4972 ; free virtual = 12994
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4953 ; free virtual = 12981
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4932 ; free virtual = 12965
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4893 ; free virtual = 12929
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4876 ; free virtual = 12913
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.95 seconds; current allocated memory: 234.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 234.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb51100' (rv32i_pp_ip.cpp:148). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_92_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln143', mem.cpp:143) to 'mem_store' and 'load' operation ('b0', mem.cpp:23) on array 'data_mem_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('b0', mem.cpp:23) on array 'data_mem_0' [696]  (3.25 ns)
	'select' operation ('b', mem.cpp:35) [706]  (0 ns)
	'select' operation ('b', mem.cpp:35) [708]  (1.25 ns)
	'select' operation ('b', mem.cpp:35) [710]  (1.25 ns)
	blocking operation 3.69 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 237.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 242.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 243.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:144:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:136:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5004 ; free virtual = 13025
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5004 ; free virtual = 13025
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4983 ; free virtual = 13011
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4965 ; free virtual = 12995
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:135:6) to (mem.cpp:143:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4923 ; free virtual = 12958
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4912 ; free virtual = 12951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:20:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:24:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:144:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:136:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10841 ; free virtual = 18970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10841 ; free virtual = 18970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10822 ; free virtual = 18956
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10804 ; free virtual = 18939
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:135:6) to (mem.cpp:143:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10768 ; free virtual = 18902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10759 ; free virtual = 18894
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:20:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:24:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:144:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:136:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10715 ; free virtual = 18783
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10715 ; free virtual = 18783
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10695 ; free virtual = 18769
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10676 ; free virtual = 18753
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:135:6) to (mem.cpp:143:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10622 ; free virtual = 18720
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10614 ; free virtual = 18714
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb59070' (rv32i_pp_ip.cpp:148). Please consider relaxing the latency upper bound of 0.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10579 ; free virtual = 18660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10579 ; free virtual = 18660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10560 ; free virtual = 18645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10542 ; free virtual = 18629
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10497 ; free virtual = 18592
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10490 ; free virtual = 18586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb59070' (rv32i_pp_ip.cpp:148). Please consider relaxing the latency upper bound of 0.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10557 ; free virtual = 18625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10557 ; free virtual = 18625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10537 ; free virtual = 18611
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10518 ; free virtual = 18595
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10477 ; free virtual = 18557
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10460 ; free virtual = 18550
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', rv32i_pp_ip.cpp:79) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [606]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [633]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [633]  (0 ns)
	'select' operation ('result', compute.cpp:91) [663]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [664]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [665]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [674]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [674]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [680]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [680]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [685]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10519 ; free virtual = 18584
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10519 ; free virtual = 18584
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10498 ; free virtual = 18571
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10480 ; free virtual = 18554
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10440 ; free virtual = 18517
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10422 ; free virtual = 18509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln40_3', rv32i_pp_ip.cpp:40)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', rv32i_pp_ip.cpp:79) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [606]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [633]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [633]  (0 ns)
	'select' operation ('result', compute.cpp:91) [663]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [664]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [665]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [674]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [674]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [680]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [680]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [685]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10514 ; free virtual = 18577
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10514 ; free virtual = 18577
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10493 ; free virtual = 18563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10472 ; free virtual = 18547
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10432 ; free virtual = 18510
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10420 ; free virtual = 18503
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb59070' (rv32i_pp_ip.cpp:148). Please consider relaxing the latency upper bound of 0.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', rv32i_pp_ip.cpp:40)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (11.7708ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_9', fetch.cpp:10) [317]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [607]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10474 ; free virtual = 18536
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10474 ; free virtual = 18536
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10455 ; free virtual = 18522
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10435 ; free virtual = 18505
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10395 ; free virtual = 18469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10381 ; free virtual = 18461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (7.3508ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [634]  (0 ns)
	'select' operation ('result', compute.cpp:91) [664]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [665]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [666]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [675]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [681]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [686]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8243 ; free virtual = 16587
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8243 ; free virtual = 16587
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8222 ; free virtual = 16573
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8199 ; free virtual = 16552
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:65:27) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:15)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:20)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8154 ; free virtual = 16511
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8095 ; free virtual = 16453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fetch_decode' consists of the following:	'load' operation ('instruction', fetch.cpp:10) on array 'code_mem' [10]  (3.25 ns)
	'icmp' operation ('empty_32') [31]  (1.36 ns)
	'or' operation ('empty_34') [33]  (0.978 ns)
	blocking operation 3.85 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.3 seconds; current allocated memory: 284.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 286.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 287.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 287.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 288.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 288.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 290.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8132 ; free virtual = 16464
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8132 ; free virtual = 16464
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8111 ; free virtual = 16450
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8088 ; free virtual = 16430
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:65:27) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:15)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute' (execute.cpp:8:20)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8025 ; free virtual = 16380
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7952 ; free virtual = 16321
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fetch_decode' consists of the following:	'load' operation ('instruction', fetch.cpp:10) on array 'code_mem' [10]  (3.25 ns)
	'icmp' operation ('empty_34') [32]  (1.36 ns)
	'or' operation ('empty_35') [33]  (0.978 ns)
	blocking operation 3.85 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.26 seconds; current allocated memory: 284.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 285.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 287.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 290.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.875 MB.
INFO: [BIND 205-100] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7860 ; free virtual = 16225
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7860 ; free virtual = 16225
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7840 ; free virtual = 16211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7820 ; free virtual = 16193
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:92:20) to (rv32i_pp_ip.cpp:148:3) in function 'rv32i_pp_ip'... converting 38 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'mem_access'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:58:3) in function 'fetch_decode'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fetch_decode' (fetch_decode.cpp:15)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7778 ; free virtual = 16154
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7724 ; free virtual = 16104
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch_decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fetch_decode' consists of the following:	'load' operation ('instruction', fetch.cpp:10) on array 'code_mem' [10]  (3.25 ns)
	'icmp' operation ('empty_36') [31]  (1.36 ns)
	'or' operation ('empty_38') [33]  (0.978 ns)
	blocking operation 3.85 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57 seconds; current allocated memory: 276.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 277.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 278.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7760 ; free virtual = 16136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7760 ; free virtual = 16136
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7745 ; free virtual = 16123
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7722 ; free virtual = 16107
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:8:9) to (mem.cpp:132:7) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7684 ; free virtual = 16070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7645 ; free virtual = 16039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.6 seconds; current allocated memory: 257.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 259.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 260.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 260.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (12.679ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('b0', mem.cpp:23) on array 'data_mem_0' [627]  (3.25 ns)
	'select' operation ('b', mem.cpp:35) [637]  (0 ns)
	'select' operation ('b', mem.cpp:35) [639]  (1.25 ns)
	'select' operation ('b', mem.cpp:35) [641]  (1.25 ns)
	'select' operation ('select_ln49', mem.cpp:49) [651]  (1.25 ns)
	'select' operation ('select_ln49_1', mem.cpp:49) [655]  (0.978 ns)
	'select' operation ('select_ln49_2', mem.cpp:49) [658]  (0 ns)
	'select' operation ('select_ln49_3', mem.cpp:49) [661]  (0.978 ns)
	'select' operation ('select_ln49_4', mem.cpp:49) [665]  (0.978 ns)
	'select' operation ('select_ln49_5', mem.cpp:49) [668]  (0 ns)
	'select' operation ('cond_i', mem.cpp:49) [669]  (0.978 ns)
	multiplexor before 'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:49) [740]  (1.77 ns)
	'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:49) [740]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 262.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7499 ; free virtual = 15870
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7499 ; free virtual = 15870
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7480 ; free virtual = 15857
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7460 ; free virtual = 15840
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:8:9) to (mem.cpp:132:7) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mem.cpp:66:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7415 ; free virtual = 15804
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7375 ; free virtual = 15762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.3 seconds; current allocated memory: 266.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 266.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 267.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 269.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 269.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb53250' (rv32i_pp_ip.cpp:148). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_92_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('data_mem_0_addr_write_ln113', mem.cpp:113) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' and 'call' operation ('tmp', mem.cpp:135) to 'mem_load'.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_92_2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('data_mem_0_addr_write_ln113', mem.cpp:113) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' and 'call' operation ('tmp', mem.cpp:135) to 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:144:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:136:7)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7436 ; free virtual = 15797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7436 ; free virtual = 15797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7421 ; free virtual = 15784
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7398 ; free virtual = 15768
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:8:9) to (mem.cpp:133:7) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:135:6) to (mem.cpp:143:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7358 ; free virtual = 15731
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7322 ; free virtual = 15699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.4 seconds; current allocated memory: 257.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 259.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 260.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 260.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (12.679ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('b0', mem.cpp:24) on array 'data_mem_0' [627]  (3.25 ns)
	'select' operation ('b', mem.cpp:36) [637]  (0 ns)
	'select' operation ('b', mem.cpp:36) [639]  (1.25 ns)
	'select' operation ('b', mem.cpp:36) [641]  (1.25 ns)
	'select' operation ('select_ln50_2', mem.cpp:50) [651]  (1.25 ns)
	'select' operation ('select_ln50_3', mem.cpp:50) [655]  (0.978 ns)
	'select' operation ('select_ln50_4', mem.cpp:50) [658]  (0 ns)
	'select' operation ('select_ln50_5', mem.cpp:50) [661]  (0.978 ns)
	'select' operation ('select_ln50_6', mem.cpp:50) [665]  (0.978 ns)
	'select' operation ('select_ln50_7', mem.cpp:50) [668]  (0 ns)
	'select' operation ('cond_i', mem.cpp:50) [669]  (0.978 ns)
	multiplexor before 'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:50) [740]  (1.77 ns)
	'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:50) [740]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 262.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:145:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:137:7)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7415 ; free virtual = 15776
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7415 ; free virtual = 15776
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7397 ; free virtual = 15763
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7378 ; free virtual = 15746
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:8:9) to (mem.cpp:134:7) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:136:6) to (mem.cpp:144:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:35:9) to (rv32i_pp_ip.cpp:41:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7339 ; free virtual = 15710
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7306 ; free virtual = 15678
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.5 seconds; current allocated memory: 257.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 259.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 260.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 260.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 260.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (12.679ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('b0', mem.cpp:24) on array 'data_mem_0' [627]  (3.25 ns)
	'select' operation ('b', mem.cpp:36) [637]  (0 ns)
	'select' operation ('b', mem.cpp:36) [639]  (1.25 ns)
	'select' operation ('b', mem.cpp:36) [641]  (1.25 ns)
	'select' operation ('select_ln50_2', mem.cpp:50) [651]  (1.25 ns)
	'select' operation ('select_ln50_3', mem.cpp:50) [655]  (0.978 ns)
	'select' operation ('select_ln50_4', mem.cpp:50) [658]  (0 ns)
	'select' operation ('select_ln50_5', mem.cpp:50) [661]  (0.978 ns)
	'select' operation ('select_ln50_6', mem.cpp:50) [665]  (0.978 ns)
	'select' operation ('select_ln50_7', mem.cpp:50) [668]  (0 ns)
	'select' operation ('cond_i', mem.cpp:50) [669]  (0.978 ns)
	multiplexor before 'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:50) [740]  (1.77 ns)
	'phi' operation ('w_from_m.result') with incoming values : ('cond_i', mem.cpp:50) [740]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 262.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7244 ; free virtual = 15607
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7244 ; free virtual = 15607
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7224 ; free virtual = 15593
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7209 ; free virtual = 15579
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7148 ; free virtual = 15542
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7118 ; free virtual = 15527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.99 seconds; current allocated memory: 239.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 242.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'call' operation ('wb_ret', rv32i_pp_ip.cpp:129) to 'wb' [752]  (2.75 ns)
	'icmp' operation ('icmp_ln40', rv32i_pp_ip.cpp:40) [789]  (2.47 ns)
	'or' operation ('or_ln40_4', rv32i_pp_ip.cpp:40) [790]  (0 ns)
	'or' operation ('or_ln40_3', rv32i_pp_ip.cpp:40) [791]  (0.978 ns)
	blocking operation 3.24 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 244.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 248.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 253.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 262.752 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7226 ; free virtual = 15603
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7226 ; free virtual = 15603
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7206 ; free virtual = 15589
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7188 ; free virtual = 15573
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7147 ; free virtual = 15536
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7130 ; free virtual = 15519
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.64 seconds; current allocated memory: 240.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 242.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (7.3508ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [570]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [570]  (0 ns)
	'select' operation ('result', compute.cpp:91) [600]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [601]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [602]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [611]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [611]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [617]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [617]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [622]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<11>, decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<11>, unsigned int*, ap_uint<11>*, ap_uint<11>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_fetch_s::operator=(from_fetch_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_fetch_s::operator=(from_execute_to_fetch_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_execute_s::operator=(from_execute_to_execute_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_execute_to_mem_access_s::operator=(from_execute_to_mem_access_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_mem_access_to_wb_s::operator=(from_mem_access_to_wb_s const&)' into 'rv32i_pp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10808 ; free virtual = 54165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10808 ; free virtual = 54165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10789 ; free virtual = 54151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10770 ; free virtual = 54135
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (rv32i_pp_ip.cpp:82) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:86:11) to (execute.cpp:120:27) in function 'rv32i_pp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:6) to (mem.cpp:142:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10731 ; free virtual = 54099
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10716 ; free virtual = 54085
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.3 seconds; current allocated memory: 240.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (7.3508ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [570]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [570]  (0 ns)
	'select' operation ('result', compute.cpp:91) [600]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [601]  (0 ns)
	'select' operation ('result_4_i_i_ph15', execute.cpp:120) [602]  (0.698 ns)
	multiplexor before 'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [611]  (1.98 ns)
	'phi' operation ('result_4_i_i30', compute.cpp:113) with incoming values : ('zext_ln113', compute.cpp:113) ('result_4_i_i_ph15', execute.cpp:120) [611]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [617]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln113', compute.cpp:113) ('zext_ln109', compute.cpp:109) ('zext_ln107', compute.cpp:107) ('result', compute.cpp:96) ('result_4_i_i_ph15', execute.cpp:120) [617]  (0 ns)
	'select' operation ('select_ln123', execute.cpp:123) [622]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:57:11)
INFO: [HLS 214-131] Inlining function 'by_pass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:106:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_fetch_to_execute_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_execute_to_mem_access_s, char*, char*, char*, char*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_fetch_to_execute_s, ap_uint<1>, from_execute_to_mem_access_s, from_mem_access_to_wb_s, int*, from_execute_to_fetch_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_fetch_to_fetch_s, from_fetch_to_execute_s, from_execute_to_fetch_s, from_execute_to_execute_s, from_execute_to_mem_access_s, from_mem_access_to_wb_s, from_fetch_to_fetch_s*, from_execute_to_fetch_s*, from_fetch_to_execute_s*, from_execute_to_execute_s*, from_execute_to_mem_access_s*, from_mem_access_to_wb_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_fetch_to_execute_s::operator=(from_fetch_to_execute_s const&)' (./rv32i_pp_ip.h:164:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13986 ; free virtual = 53774
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13986 ; free virtual = 53774
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13969 ; free virtual = 53761
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13946 ; free virtual = 53743
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:134:9) to (mem.cpp:141:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13903 ; free virtual = 53706
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13878 ; free virtual = 53682
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.29 seconds; current allocated memory: 248.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 249.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 249.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 251.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb49830' (rv32i_pp_ip.cpp:147). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_91_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln142', mem.cpp:142) to 'mem_store' and 'load' operation ('b0', mem.cpp:23) on array 'data_mem_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 253.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 258.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 263.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_mem', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 272.094 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13825 ; free virtual = 53643
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'data_mem_0': mem.cpp:124:9
WARNING: [HLS 207-5324] unused parameter 'data_mem_1': mem.cpp:125:9
WARNING: [HLS 207-5324] unused parameter 'data_mem_2': mem.cpp:126:9
WARNING: [HLS 207-5324] unused parameter 'data_mem_3': mem.cpp:127:9
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13976 ; free virtual = 53764
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13976 ; free virtual = 53764
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13963 ; free virtual = 53752
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13943 ; free virtual = 53739
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13905 ; free virtual = 53702
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13891 ; free virtual = 53689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50 seconds; current allocated memory: 228.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (9.8188ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_7', fetch.cpp:10) [278]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [517]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [544]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [544]  (0 ns)
	'select' operation ('result', compute.cpp:91) [569]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [570]  (0.698 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [578]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [578]  (0 ns)
	'select' operation ('select_ln116', execute.cpp:116) [613]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13960 ; free virtual = 53747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13960 ; free virtual = 53747
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13942 ; free virtual = 53734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13920 ; free virtual = 53716
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mem.cpp:49:3) in function 'rv32i_pp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13880 ; free virtual = 53680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13859 ; free virtual = 53664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.73 seconds; current allocated memory: 238.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (9.8188ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_8', fetch.cpp:10) [280]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [521]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [548]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [548]  (0 ns)
	'select' operation ('result', compute.cpp:91) [573]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [574]  (0.698 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [582]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [582]  (0 ns)
	'select' operation ('select_ln116', execute.cpp:116) [613]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:159:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13860 ; free virtual = 53655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13860 ; free virtual = 53655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13844 ; free virtual = 53641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13820 ; free virtual = 53624
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mem.cpp:49:3) in function 'rv32i_pp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13780 ; free virtual = 53587
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13749 ; free virtual = 53570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.62 seconds; current allocated memory: 241.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb57190' (rv32i_pp_ip.cpp:147). Please consider relaxing the latency upper bound of 1.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (10.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('m_to_w_result_load_4', execute.cpp:13) on local variable 'w_result' [477]  (0 ns)
	'select' operation ('select_ln13_1', execute.cpp:13) [481]  (0.978 ns)
	multiplexor before 'phi' operation ('rv2', execute.cpp:13) with incoming values : ('select_ln53', execute.cpp:53) ('select_ln13_1', execute.cpp:13) [484]  (1.77 ns)
	'phi' operation ('rv2', execute.cpp:13) with incoming values : ('select_ln53', execute.cpp:53) ('select_ln13_1', execute.cpp:13) [484]  (0 ns)
	'select' operation ('rs', execute.cpp:96) [513]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i603570') with incoming values : ('or4_i_i_i1') ('trunc_ln304') [522]  (1.77 ns)
	'phi' operation ('or4_i_i_i603570') with incoming values : ('or4_i_i_i1') ('trunc_ln304') [522]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [546]  (4.42 ns)
	blocking operation 1.31 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 245.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 250.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 255.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_mem', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 264.672 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13695 ; free virtual = 53530
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_pp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13826 ; free virtual = 53617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13826 ; free virtual = 53617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13807 ; free virtual = 53604
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13786 ; free virtual = 53587
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:11:11) to (mem.cpp:49:3) in function 'mem_access'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13746 ; free virtual = 53550
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13721 ; free virtual = 53526
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_access'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'mem_access' (mem.cpp:123). Please consider relaxing the latency upper bound of 1.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (8.144ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mem_access' consists of the following:	wire read on port 'm_from_e_2' [37]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln104', mem.cpp:104) of variable 'rv2_0', mem.cpp:81 on array 'data_mem_0' [69]  (3.25 ns)
	blocking operation 4.89 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.25 seconds; current allocated memory: 247.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 248.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 248.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 250.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb43620' (rv32i_pp_ip.cpp:147). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'rv32i_pp_ip' (Loop: VITIS_LOOP_91_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'extractvalue' operation ('m_to_w.cancel.V', rv32i_pp_ip.cpp:121) and 'call' operation ('wb_ret', rv32i_pp_ip.cpp:128) to 'wb'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret', rv32i_pp_ip.cpp:121) to 'mem_access'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (9.442ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:10) on array 'code_mem' [313]  (3.25 ns)
	'or' operation ('or_ln48', decode.cpp:48) [330]  (0 ns)
	'icmp' operation ('icmp_ln48', decode.cpp:48) [331]  (1.36 ns)
	'or' operation ('or_ln48_1', decode.cpp:48) [333]  (0.978 ns)
	blocking operation 3.85 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 256.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_access' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_access'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 257.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13751 ; free virtual = 53542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13751 ; free virtual = 53542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13736 ; free virtual = 53529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13711 ; free virtual = 53511
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mem.cpp:49:3) in function 'rv32i_pp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13671 ; free virtual = 53475
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13654 ; free virtual = 53458
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.42 seconds; current allocated memory: 238.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (9.8188ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_8', fetch.cpp:10) [280]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [521]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [548]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [548]  (0 ns)
	'select' operation ('result', compute.cpp:91) [573]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [574]  (0.698 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [582]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [582]  (0 ns)
	'select' operation ('select_ln116', execute.cpp:116) [612]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13730 ; free virtual = 53520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13730 ; free virtual = 53520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13716 ; free virtual = 53508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13693 ; free virtual = 53492
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13655 ; free virtual = 53457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13640 ; free virtual = 53443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.91 seconds; current allocated memory: 232.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (9.8188ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'phi' operation ('phi_ln211') with incoming values : ('tmp_8', fetch.cpp:10) [282]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [531]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [558]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [558]  (0 ns)
	'select' operation ('result', compute.cpp:91) [583]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [584]  (0.698 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [592]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [592]  (0 ns)
	'select' operation ('select_ln116', execute.cpp:116) [623]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13694 ; free virtual = 53485
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13694 ; free virtual = 53485
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13679 ; free virtual = 53472
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13654 ; free virtual = 53455
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'reg_file'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13616 ; free virtual = 53420
WARNING: [XFORM 203-561] 'VITIS_LOOP_91_2' in function 'rv32i_pp_ip' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13607 ; free virtual = 53412
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (9.8188ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'ashr' operation ('result', compute.cpp:63) [274]  (0 ns)
	'select' operation ('select_ln63', compute.cpp:63) [276]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [303]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) [303]  (0 ns)
	'select' operation ('result', compute.cpp:91) [328]  (0 ns)
	'select' operation ('select_ln88', compute.cpp:88) [329]  (0.698 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [337]  (2 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:66) ('select_ln63', compute.cpp:63) ('result', compute.cpp:61) ('zext_ln59', compute.cpp:59) ('zext_ln57', compute.cpp:57) ('result', compute.cpp:55) ('result', compute.cpp:68) ('select_ln52', compute.cpp:52) ('zext_ln109', compute.cpp:109) ('sext_ln106', compute.cpp:106) ('sext_ln80', compute.cpp:80) ('result', compute.cpp:96) ('select_ln88', compute.cpp:88) ('zext_ln87', compute.cpp:87) [337]  (0 ns)
	'select' operation ('select_ln116', execute.cpp:116) [368]  (0.698 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_m_s::operator=(from_e_to_m_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_m_to_w_s::operator=(from_m_to_w_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13669 ; free virtual = 53465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13669 ; free virtual = 53465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13651 ; free virtual = 53452
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13628 ; free virtual = 53435
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_pp_ip.cpp:57) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_cycle' (rv32i_pp_ip.cpp:58) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rv32i_pp_ip.cpp:81) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_pp_ip.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mem.cpp:49:3) in function 'rv32i_pp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:57)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13593 ; free virtual = 53398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13590 ; free virtual = 53382
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'wb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.89 seconds; current allocated memory: 240.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb57160' (rv32i_pp_ip.cpp:147). Please consider relaxing the latency upper bound of 1.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (10.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('m_to_w_result_load_4', execute.cpp:13) on local variable 'w_result' [477]  (0 ns)
	'select' operation ('select_ln13_1', execute.cpp:13) [481]  (0.978 ns)
	multiplexor before 'phi' operation ('rv2', execute.cpp:13) with incoming values : ('select_ln53', execute.cpp:53) ('select_ln13_1', execute.cpp:13) [484]  (1.77 ns)
	'phi' operation ('rv2', execute.cpp:13) with incoming values : ('select_ln53', execute.cpp:53) ('select_ln13_1', execute.cpp:13) [484]  (0 ns)
	'select' operation ('rs', execute.cpp:96) [513]  (0.698 ns)
	multiplexor before 'phi' operation ('or4_i_i_i603569') with incoming values : ('or4_i_i_i1') ('trunc_ln304') [522]  (1.77 ns)
	'phi' operation ('or4_i_i_i603569') with incoming values : ('or4_i_i_i1') ('trunc_ln304') [522]  (0 ns)
	'shl' operation ('result', compute.cpp:55) [546]  (4.42 ns)
	blocking operation 1.31 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 244.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 250.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'wb'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 254.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_mem', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 264.274 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13471 ; free virtual = 53339
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_pp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:142:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_e_s::operator=(from_e_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<2>, ap_uint<3>)' (type.cpp:63:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:70:28)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:64:28)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<2>, ap_uint<3>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:56:15)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:164:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_e_to_f_s::operator=(from_e_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_e_s::operator=(from_f_to_e_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:160:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:160:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:143:7)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' (mem.cpp:135:7)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, char*, char*, char*, char*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'decoded_instruction_s::operator=(decoded_instruction_s const&)' into 'from_f_to_e_s::operator=(from_f_to_e_s const&)' (./rv32i_pp_ip.h:160:0)
INFO: [HLS 214-178] Inlining function 'from_f_to_f_s::operator=(from_f_to_f_s const&)' into 'rv32i_pp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:58:0)
INFO: [HLS 214-178]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.7 seconds. CPU system time: 2.77 seconds. Elapsed time: 30 seconds; current allocated memory: 286.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:115:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:105:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:62:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.55 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 303.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.727 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_1' (rv32i_pp_ip.cpp:74) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:65:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:51)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.734 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 382.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_85_2'
WARNING: [HLS 200-871] Estimated clock period (8.332ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' consists of the following:	'shl' operation ('result', compute.cpp:53) [398]  (0 ns)
	'select' operation ('result', compute.cpp:16) [437]  (4.42 ns)
	'select' operation ('result', compute.cpp:16) [438]  (0.978 ns)
	'select' operation ('result', compute.cpp:88) [451]  (0 ns)
	'select' operation ('sel_tmp82', compute.cpp:79) [468]  (0.978 ns)
	'select' operation ('sel_tmp86', compute.cpp:79) [472]  (0 ns)
	'select' operation ('select_ln79_3', compute.cpp:79) [473]  (0.978 ns)
	'select' operation ('result', compute.cpp:79) [475]  (0 ns)
	'select' operation ('e_to_m.result', execute.cpp:116) [501]  (0.978 ns)
	'store' operation ('e_to_m_result_2_write_ln138', rv32i_pp_ip.cpp:138) of variable 'e_to_m.result', execute.cpp:116 on local variable 'val' [707]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 393.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 393.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 393.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 393.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 393.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 395.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.1 seconds. CPU system time: 2.7 seconds. Elapsed time: 33.31 seconds; current allocated memory: 286.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:19:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' (fetch_decode.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>, ap_uint<1>*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:79:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'wb(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:115:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, from_f_to_e_s, ap_uint<1>, from_e_to_m_s, from_m_to_w_s, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:105:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(ap_uint<9>, unsigned int*, ap_uint<9>*, ap_uint<9>*, decoded_instruction_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:88:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:62:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.02 seconds; current allocated memory: 288.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_1' (rv32i_pp_ip.cpp:74) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:65:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:51)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 363.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 382.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_85_2'
WARNING: [HLS 200-871] Estimated clock period (8.332ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' consists of the following:	'shl' operation ('result', compute.cpp:53) [398]  (0 ns)
	'select' operation ('result', compute.cpp:16) [437]  (4.42 ns)
	'select' operation ('result', compute.cpp:16) [438]  (0.978 ns)
	'select' operation ('result', compute.cpp:88) [451]  (0 ns)
	'select' operation ('sel_tmp82', compute.cpp:79) [468]  (0.978 ns)
	'select' operation ('sel_tmp86', compute.cpp:79) [472]  (0 ns)
	'select' operation ('select_ln79_3', compute.cpp:79) [473]  (0.978 ns)
	'select' operation ('result', compute.cpp:79) [475]  (0 ns)
	'select' operation ('e_to_m.result', execute.cpp:116) [501]  (0.978 ns)
	'store' operation ('e_to_m_result_2_write_ln138', rv32i_pp_ip.cpp:138) of variable 'e_to_m.result', execute.cpp:116 on local variable 'val' [707]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 395.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 395.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 395.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 395.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 395.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_85_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 397.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.27 seconds. CPU system time: 2.96 seconds. Elapsed time: 30.78 seconds; current allocated memory: 286.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:53:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:80:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:82:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:81:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:83:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.61 seconds; current allocated memory: 288.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:64:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 363.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 382.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.332ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'shl' operation ('result', compute.cpp:52) [407]  (0 ns)
	'select' operation ('result', compute.cpp:15) [449]  (4.42 ns)
	'select' operation ('result', compute.cpp:15) [450]  (0.978 ns)
	'select' operation ('result', compute.cpp:87) [463]  (0 ns)
	'select' operation ('sel_tmp103', compute.cpp:78) [480]  (0.978 ns)
	'select' operation ('sel_tmp107', compute.cpp:78) [484]  (0 ns)
	'select' operation ('select_ln78_3', compute.cpp:78) [486]  (0.978 ns)
	'select' operation ('result', compute.cpp:78) [488]  (0 ns)
	'select' operation ('e_to_m.result', execute.cpp:108) [503]  (0.978 ns)
	'store' operation ('e_to_m_result_2_write_ln100', rv32i_pp_ip.cpp:100) of variable 'e_to_m.result', execute.cpp:108 on local variable 'val' [707]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 395.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 395.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 395.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 395.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 395.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.16 seconds. CPU system time: 2.94 seconds. Elapsed time: 30.65 seconds; current allocated memory: 286.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:72:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:89:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:83:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.62 seconds; current allocated memory: 289.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 289.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.723 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:64:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 363.262 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 383.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.332ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'shl' operation ('result', compute.cpp:52) [407]  (0 ns)
	'select' operation ('result', compute.cpp:15) [449]  (4.42 ns)
	'select' operation ('result', compute.cpp:15) [450]  (0.978 ns)
	'select' operation ('result', compute.cpp:87) [463]  (0 ns)
	'select' operation ('sel_tmp103', compute.cpp:78) [480]  (0.978 ns)
	'select' operation ('sel_tmp107', compute.cpp:78) [484]  (0 ns)
	'select' operation ('select_ln78_3', compute.cpp:78) [486]  (0.978 ns)
	'select' operation ('result', compute.cpp:78) [488]  (0 ns)
	'select' operation ('e_to_m.result', execute.cpp:100) [503]  (0.978 ns)
	'store' operation ('e_to_m_result_2_write_ln100', rv32i_pp_ip.cpp:100) of variable 'e_to_m.result', execute.cpp:100 on local variable 'val' [707]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 395.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 395.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 395.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 395.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 395.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.1 seconds. CPU system time: 3.06 seconds. Elapsed time: 31.69 seconds; current allocated memory: 286.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:83:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.73 seconds; current allocated memory: 288.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 303.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.297 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:64:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 363.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 383.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_80_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 395.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 395.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 395.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 395.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 395.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 409.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 413.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.06 seconds. CPU system time: 2.88 seconds. Elapsed time: 31.49 seconds; current allocated memory: 286.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:83:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.66 seconds; current allocated memory: 288.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:64:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 363.129 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_80_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 395.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 395.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 395.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 395.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 395.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 409.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 414.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.57 seconds. CPU system time: 3.21 seconds. Elapsed time: 31.31 seconds; current allocated memory: 286.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:95:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_f_to_e_s, from_e_to_f_s, from_e_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_e_to_f_s*, from_f_to_e_s*, from_e_to_e_s*, from_e_to_m_s*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:83:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.86 seconds; current allocated memory: 288.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:64:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 363.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_80_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 395.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 395.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 395.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 395.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 395.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 408.742 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 413.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.92 seconds. CPU system time: 2.62 seconds. Elapsed time: 30.08 seconds; current allocated memory: 286.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.59 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 363.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 383.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency._ZL19running_cond_update7ap_uintILi1EES0_iPS0_.exit.0' (rv32i_pp_ip.cpp:102). Please consider relaxing the latency upper bound of 1.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (14.9299ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('ra_assign_load_1', compute.cpp:7) on local variable 'ra' [403]  (0 ns)
	'mux' operation ('r1', compute.cpp:7) [435]  (3.21 ns)
	multiplexor before 'phi' operation ('r1') with incoming values : ('r1', compute.cpp:7) ('select_ln12', execute.cpp:12) [464]  (1.59 ns)
	'phi' operation ('r1') with incoming values : ('r1', compute.cpp:7) ('select_ln12', execute.cpp:12) [464]  (0 ns)
	'icmp' operation ('icmp_ln25', compute.cpp:25) [494]  (2.47 ns)
	'xor' operation ('xor_ln25', compute.cpp:25) [495]  (0.978 ns)
	multiplexor before 'phi' operation ('ref_tmp_i_0_0_0_05037', compute.cpp:31) with incoming values : ('icmp_ln28', compute.cpp:28) ('xor_ln25', compute.cpp:25) ('icmp_ln23', compute.cpp:23) ('icmp_ln18', compute.cpp:18) ('icmp_ln16', compute.cpp:16) ('xor_ln31', compute.cpp:31) [569]  (2.3 ns)
	'phi' operation ('ref_tmp_i_0_0_0_05037', compute.cpp:31) with incoming values : ('icmp_ln28', compute.cpp:28) ('xor_ln25', compute.cpp:25) ('icmp_ln23', compute.cpp:23) ('icmp_ln18', compute.cpp:18) ('icmp_ln16', compute.cpp:16) ('xor_ln31', compute.cpp:31) [569]  (0 ns)
	'select' operation ('select_ln144', compute.cpp:144) [617]  (0.968 ns)
	multiplexor before 'phi' operation ('j_b_target_pc') with incoming values : ('npc') ('j_b_target_pc') ('select_ln144', compute.cpp:144) ('select_ln138', compute.cpp:138) [626]  (1.83 ns)
	'phi' operation ('j_b_target_pc') with incoming values : ('npc') ('j_b_target_pc') ('select_ln144', compute.cpp:144) ('select_ln138', compute.cpp:138) [626]  (0 ns)
	'store' operation ('f_from_e_target_pc_write_ln102', rv32i_pp_ip.cpp:102) of variable 'j_b_target_pc' on local variable 'f_from_e.target_pc' [756]  (1.59 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.61 seconds. CPU system time: 2.71 seconds. Elapsed time: 29.92 seconds; current allocated memory: 286.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.53 seconds; current allocated memory: 288.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 363.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.3998ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('e_to_m_d_i_func7_V_load_1') on local variable 'e_to_m.d_i.func7.V' [492]  (0 ns)
	'select' operation ('result', compute.cpp:62) [503]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (2.3 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (0 ns)
	'select' operation ('result', execute.cpp:92) [609]  (0.978 ns)
	'select' operation ('e_to_m.result', execute.cpp:103) [637]  (0.698 ns)
	'store' operation ('e_to_m_result_2_write_ln102', rv32i_pp_ip.cpp:102) of variable 'e_to_m.result', execute.cpp:103 on local variable 'mem_result' [757]  (0 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.94 seconds. CPU system time: 2.53 seconds. Elapsed time: 30.04 seconds; current allocated memory: 286.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.48 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.477 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 363.246 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 383.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (14.9299ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('ra_assign_load_1', compute.cpp:7) on local variable 'ra' [402]  (0 ns)
	'mux' operation ('r1', compute.cpp:7) [434]  (3.21 ns)
	multiplexor before 'phi' operation ('r1') with incoming values : ('r1', compute.cpp:7) ('select_ln12', execute.cpp:12) [463]  (1.59 ns)
	'phi' operation ('r1') with incoming values : ('r1', compute.cpp:7) ('select_ln12', execute.cpp:12) [463]  (0 ns)
	'icmp' operation ('icmp_ln31', compute.cpp:31) [559]  (2.47 ns)
	'xor' operation ('xor_ln31', compute.cpp:31) [560]  (0.978 ns)
	multiplexor before 'phi' operation ('ref_tmp_i_0_0_0_05037', compute.cpp:31) with incoming values : ('icmp_ln28', compute.cpp:28) ('xor_ln25', compute.cpp:25) ('icmp_ln23', compute.cpp:23) ('icmp_ln18', compute.cpp:18) ('icmp_ln16', compute.cpp:16) ('xor_ln31', compute.cpp:31) [568]  (2.3 ns)
	'phi' operation ('ref_tmp_i_0_0_0_05037', compute.cpp:31) with incoming values : ('icmp_ln28', compute.cpp:28) ('xor_ln25', compute.cpp:25) ('icmp_ln23', compute.cpp:23) ('icmp_ln18', compute.cpp:18) ('icmp_ln16', compute.cpp:16) ('xor_ln31', compute.cpp:31) [568]  (0 ns)
	'select' operation ('select_ln144', compute.cpp:144) [616]  (0.968 ns)
	multiplexor before 'phi' operation ('j_b_target_pc') with incoming values : ('npc') ('j_b_target_pc') ('select_ln144', compute.cpp:144) ('select_ln138', compute.cpp:138) [625]  (1.83 ns)
	'phi' operation ('j_b_target_pc') with incoming values : ('npc') ('j_b_target_pc') ('select_ln144', compute.cpp:144) ('select_ln138', compute.cpp:138) [625]  (0 ns)
	'store' operation ('f_from_e_target_pc_write_ln102', rv32i_pp_ip.cpp:102) of variable 'j_b_target_pc' on local variable 'f_from_e.target_pc' [753]  (1.59 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.92 seconds. CPU system time: 2.54 seconds. Elapsed time: 30 seconds; current allocated memory: 286.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.56 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 363.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 383.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.3998ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('e_to_m_d_i_func7_V_load_1') on local variable 'e_to_m.d_i.func7.V' [491]  (0 ns)
	'select' operation ('result', compute.cpp:62) [502]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [569]  (2.3 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [569]  (0 ns)
	'select' operation ('result', execute.cpp:92) [608]  (0.978 ns)
	'select' operation ('e_to_m.result', execute.cpp:103) [636]  (0.698 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 397.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 397.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 397.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 397.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 397.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' pipeline 'VITIS_LOOP_80_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.04 seconds. CPU system time: 2.64 seconds. Elapsed time: 30.26 seconds; current allocated memory: 286.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.59 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.465 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 362.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 383.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.3998ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('e_to_m_d_i_func7_V_load_1') on local variable 'e_to_m.d_i.func7.V' [491]  (0 ns)
	'select' operation ('result', compute.cpp:62) [502]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [569]  (2.3 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [569]  (0 ns)
	'select' operation ('result', execute.cpp:92) [608]  (0.978 ns)
	'select' operation ('e_to_m.result', execute.cpp:103) [636]  (0.698 ns)
	'store' operation ('e_to_m_result_2_write_ln102', rv32i_pp_ip.cpp:102) of variable 'e_to_m.result', execute.cpp:103 on local variable 'mem_result' [754]  (0 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.1 seconds. CPU system time: 2.61 seconds. Elapsed time: 30.32 seconds; current allocated memory: 286.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:100:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:90:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:89:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.53 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 363.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 386.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.3998ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('e_to_m_d_i_func7_V_load_1') on local variable 'e_to_m.d_i.func7.V' [492]  (0 ns)
	'select' operation ('result', compute.cpp:62) [503]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (2.3 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (0 ns)
	'select' operation ('result', execute.cpp:92) [609]  (0.978 ns)
	'select' operation ('e_to_m.result', execute.cpp:103) [637]  (0.698 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 398.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 398.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 398.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 398.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 398.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' pipeline 'VITIS_LOOP_80_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.49 seconds. CPU system time: 2.64 seconds. Elapsed time: 30.71 seconds; current allocated memory: 286.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:97:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:93:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:61:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.72 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (rv32i_pp_ip.cpp:72) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:68:17) to (decode.cpp:38:3) in function 'rv32i_pp_ip'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 363.367 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 386.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_80_2'
WARNING: [HLS 200-871] Estimated clock period (8.3998ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_80_2' consists of the following:	'load' operation ('e_to_m_d_i_func7_V_load_1') on local variable 'e_to_m.d_i.func7.V' [492]  (0 ns)
	'select' operation ('result', compute.cpp:62) [503]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (2.3 ns)
	'phi' operation ('result') with incoming values : ('result', compute.cpp:67) ('result', compute.cpp:62) ('result', compute.cpp:60) ('zext_ln56', compute.cpp:56) ('zext_ln58', compute.cpp:58) ('result', compute.cpp:54) ('result', compute.cpp:49) ('result', compute.cpp:69) [570]  (0 ns)
	'select' operation ('result', execute.cpp:92) [609]  (0.978 ns)
	'select' operation ('e_to_m.result', execute.cpp:103) [637]  (0.698 ns)
	'store' operation ('e_to_m_result_2_write_ln106', rv32i_pp_ip.cpp:106) of variable 'e_to_m.result', execute.cpp:103 on local variable 'mem_result' [757]  (0 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.29 seconds. CPU system time: 2.81 seconds. Elapsed time: 31.69 seconds; current allocated memory: 286.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, ap_uint<9>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:73:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.73 seconds; current allocated memory: 288.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 321.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 362.793 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 382.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 395.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 395.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 395.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 395.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 395.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 408.734 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 414.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 419.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.57 seconds. CPU system time: 2.44 seconds. Elapsed time: 29.58 seconds; current allocated memory: 286.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:92:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:87:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.66 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.590 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 361.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 380.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 383.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 393.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 393.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 393.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 393.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 393.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 395.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 407.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 411.594 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 418.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.91 seconds. CPU system time: 2.8 seconds. Elapsed time: 30.3 seconds; current allocated memory: 286.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:74:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:92:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:87:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.78 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 361.129 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 383.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 393.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 393.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 393.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 393.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 393.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 395.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 407.113 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 412.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 418.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.96 seconds. CPU system time: 2.62 seconds. Elapsed time: 30.16 seconds; current allocated memory: 287.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:49:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:47:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:75:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:92:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:88:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:76:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.51 seconds; current allocated memory: 288.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 361.672 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 382.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 393.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 393.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 393.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 393.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 393.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 410.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 413.094 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 419.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.02 seconds. CPU system time: 2.69 seconds. Elapsed time: 31.27 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:50:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:76:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:99:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:94:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:89:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.65 seconds; current allocated memory: 288.879 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 303.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.211 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 362.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 381.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 383.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
WARNING: [HLS 200-871] Estimated clock period (7.973ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' consists of the following:	multiplexor before 'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:112) [179]  (1.59 ns)
	'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:112) [179]  (0 ns)
	'or' operation ('or_ln37', execute.cpp:37) [360]  (0.978 ns)
	'or' operation ('or_ln43', execute.cpp:43) [374]  (0.978 ns)
	'xor' operation ('xor_ln42', execute.cpp:42) [376]  (0 ns)
	'and' operation ('m_bp_2.V', execute.cpp:42) [377]  (0 ns)
	'or' operation ('bypass_rs2.V', execute.cpp:46) [382]  (0.978 ns)
	'select' operation ('rv2', execute.cpp:46) [390]  (0.978 ns)
	'icmp' operation ('icmp_ln31', compute.cpp:31) [391]  (2.47 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 394.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 394.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 394.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 394.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 394.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.33 seconds. CPU system time: 3.22 seconds. Elapsed time: 34.18 seconds; current allocated memory: 287.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:50:11)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int, ap_uint<5>)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:48:11)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:76:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:99:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:94:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:89:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:77:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.01 seconds; current allocated memory: 288.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.637 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_pp_ip.cpp:43:17) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 361.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 382.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
WARNING: [HLS 200-871] Estimated clock period (7.973ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' consists of the following:	multiplexor before 'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:112) [179]  (1.59 ns)
	'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:112) [179]  (0 ns)
	'or' operation ('or_ln37', execute.cpp:37) [360]  (0.978 ns)
	'or' operation ('or_ln38', execute.cpp:38) [362]  (0.978 ns)
	'xor' operation ('xor_ln37', execute.cpp:37) [364]  (0 ns)
	'and' operation ('m_bp_1.V', execute.cpp:37) [365]  (0 ns)
	'or' operation ('bypass_rs1.V', execute.cpp:41) [372]  (0.978 ns)
	'select' operation ('rv1', execute.cpp:41) [386]  (0.978 ns)
	'icmp' operation ('icmp_ln31', compute.cpp:31) [391]  (2.47 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 394.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 394.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 394.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 394.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 394.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.38 seconds. CPU system time: 2.94 seconds. Elapsed time: 31.87 seconds; current allocated memory: 286.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:92:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:87:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:82:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:71:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:70:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.79 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 320.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:43:7) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 361.258 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 382.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 384.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 384.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 395.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 395.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 395.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 395.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 395.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 397.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 411.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 414.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 421.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_pp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.27 seconds. CPU system time: 2.32 seconds. Elapsed time: 30.17 seconds; current allocated memory: 286.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:45:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:17:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:92:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:87:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:86:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:82:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:71:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:70:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:104:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:64:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:40:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.47 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_pp_ip.cpp:51) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (compute.cpp:43:7) to (mem.cpp:98:7) in function 'rv32i_pp_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:100:6) to (mem.cpp:103:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:29)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 361.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 395.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 395.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 395.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 395.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 395.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 411.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 414.746 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 421.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_pp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.27 seconds. CPU system time: 2.58 seconds. Elapsed time: 28.85 seconds; current allocated memory: 138.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:28:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:41:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.54 seconds; current allocated memory: 142.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_pp_ip' (decode.cpp:23).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_pp_ip' (decode.cpp:53).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_pp_ip' (rv32i_pp_ip.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 156.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_pp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_pp_ip rv32i_pp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.9 seconds. CPU system time: 2.79 seconds. Elapsed time: 31.66 seconds; current allocated memory: 138.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:27:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, ap_uint<16>*, unsigned int*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' (fetch_decode.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bypass(ap_uint<1>, int, int)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' (execute.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'compute_result(ap_uint<16>, decoded_instruction_s, int)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, decoded_instruction_s, int, ap_uint<1>)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*)' (execute.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' (mem.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'wb(from_m_to_w_s, int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(ap_uint<1>, unsigned int*, unsigned int*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (rv32i_pp_ip.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_pp_ip.cpp:39:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.03 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.46 seconds; current allocated memory: 142.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_pp_ip' (decode.cpp:22).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_pp_ip' (decode.cpp:50).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_pp_ip' (rv32i_pp_ip.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 156.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.387 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (rv32i_pp_ip.cpp:50) in function 'rv32i_pp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:97:6) to (mem.cpp:100:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (rv32i_pp_ip.cpp:27)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 215.328 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 236.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (7.693ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' consists of the following:	multiplexor before 'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:102->rv32i_pp_ip.cpp:63) [178]  (1.59 ns)
	'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:102->rv32i_pp_ip.cpp:63) [178]  (0 ns)
	'or' operation ('or_ln30', execute.cpp:30) [348]  (0.978 ns)
	'or' operation ('or_ln36', execute.cpp:36) [361]  (0 ns)
	'xor' operation ('xor_ln35', execute.cpp:35) [363]  (0 ns)
	'and' operation ('m_bp_2.V', execute.cpp:35) [364]  (0.978 ns)
	'or' operation ('bypass_rs2.V', execute.cpp:39) [369]  (0.978 ns)
	'select' operation ('rv2', execute.cpp:41) [374]  (0.698 ns)
	'icmp' operation ('icmp_ln23', compute.cpp:23) [380]  (2.47 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 253.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 253.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.964ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:	'load' operation ('reg_file_31_loc_load') on local variable 'reg_file_31_loc' [62]  (0 ns)
	'call' operation ('_ln261') to 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' [95]  (7.96 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 253.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 253.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 253.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 264.801 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 267.445 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
