<true name> <vcd name> 
iwb_biu.biu_ack_cnt	"&	
iwb_biu.biu_err_cnt	#&	
iwb_biu.biu_rty_cnt	$&	
iwb_biu.biu_stb_reg	%&	
iwb_biu.burst_len	&&	
iwb_biu.wb_ack_cnt	'&	
iwb_biu.wb_adr_o	(&	
iwb_biu.wb_bte_o	)&	
iwb_biu.wb_cti_nxt	*&	
iwb_biu.wb_cti_o	+&	
iwb_biu.wb_cyc_nxt	,&	
iwb_biu.wb_cyc_o	-&	
iwb_biu.wb_err_cnt	.&	
iwb_biu.wb_fsm_state_cur	/&	
iwb_biu.wb_fsm_state_nxt	0&	
iwb_biu.wb_rty_cnt	1&	
iwb_biu.wb_sel_o	2&	
iwb_biu.wb_stb_nxt	3&	
iwb_biu.wb_stb_o	4&	
iwb_biu.wb_we_o	5&	
dwb_biu.biu_ack_cnt	D&	
dwb_biu.biu_err_cnt	E&	
dwb_biu.biu_rty_cnt	F&	
dwb_biu.biu_stb_reg	G&	
dwb_biu.burst_len	H&	
dwb_biu.wb_ack_cnt	I&	
dwb_biu.wb_adr_o	J&	
dwb_biu.wb_bte_o	K&	
dwb_biu.wb_cti_nxt	L&	
dwb_biu.wb_cti_o	M&	
dwb_biu.wb_cyc_nxt	N&	
dwb_biu.wb_cyc_o	O&	
dwb_biu.wb_err_cnt	P&	
dwb_biu.wb_fsm_state_cur	Q&	
dwb_biu.wb_fsm_state_nxt	R&	
dwb_biu.wb_rty_cnt	S&	
dwb_biu.wb_sel_o	T&	
dwb_biu.wb_stb_nxt	U&	
dwb_biu.wb_stb_o	V&	
dwb_biu.wb_we_o	W&	
or1200_immu_top.dis_spr_access_frst_clk	m&	
or1200_immu_top.dis_spr_access_scnd_clk	n&	
or1200_immu_top.icpu_adr_default	o&	
or1200_immu_top.icpu_adr_o	p&	
or1200_immu_top.icpu_adr_select	q&	
or1200_immu_top.icpu_vpn_r	r&	
or1200_immu_top.itlb_en_r	s&	
or1200_immu_top.spr_dat_reg	t&	
itlb_mr_ram.addr_reg	*'	
itlb_tr_ram.addr_reg	.'	
or1200_ic_top.ic_inv_q	L'	
or1200_ic_top.tagcomp_miss	M'	
or1200_ic_fsm.cache_inhibit	R'	
or1200_ic_fsm.cnt	S'	
or1200_ic_fsm.hitmiss_eval	T'	
or1200_ic_fsm.last_eval_miss	U'	
or1200_ic_fsm.load	V'	
or1200_ic_fsm.saved_addr_r	W'	
or1200_ic_fsm.state	X'	
ic_ram0.addr_reg	a'	
ic_tag0.addr_reg	h'	
or1200_genpc.ex_branch_taken	U)	
or1200_genpc.genpc_refetch_r	V)	
or1200_genpc.pc	W)	
or1200_genpc.pcreg	X)	
or1200_genpc.pcreg_default	Y)	
or1200_genpc.pcreg_select	Z)	
or1200_genpc.wait_lsu	[)	
or1200_if.addr_saved	c)	
or1200_if.err_saved	d)	
or1200_if.if_bypass_reg	e)	
or1200_if.insn_saved	f)	
or1200_if.saved	g)	
or1200_ctrl.alu_op	t)	
or1200_ctrl.alu_op2	u)	
or1200_ctrl.comp_op	v)	
or1200_ctrl.ex_branch_addrtarget	w)	
or1200_ctrl.ex_branch_op	x)	
or1200_ctrl.ex_delayslot_dsi	y)	
or1200_ctrl.ex_delayslot_nop	z)	
or1200_ctrl.ex_insn	{)	
or1200_ctrl.ex_mac_op	|)	
or1200_ctrl.ex_macrc_op	})	
or1200_ctrl.ex_simm	~)	
or1200_ctrl.except_illegal	!*	
or1200_ctrl.id_branch_op	"*	
or1200_ctrl.id_insn	#*	
or1200_ctrl.id_lsu_op	$*	
or1200_ctrl.id_mac_op	%*	
or1200_ctrl.id_simm	&*	
or1200_ctrl.multicycle	'*	
or1200_ctrl.rf_addrw	(*	
or1200_ctrl.rfwb_op	)*	
or1200_ctrl.sel_a	**	
or1200_ctrl.sel_b	+*	
or1200_ctrl.sel_imm	,*	
or1200_ctrl.sig_syscall	-*	
or1200_ctrl.sig_trap	.*	
or1200_ctrl.spr_read	/*	
or1200_ctrl.spr_write	0*	
or1200_ctrl.wait_on	1*	
or1200_ctrl.wb_insn	2*	
or1200_ctrl.wb_rfaddrw	3*	
or1200_rf.addra_last	J*	
or1200_rf.rf_we_allow	K*	
or1200_rf.spr_du_cs	L*	
rf_a.addr_a_reg	Q*	
get_gpr.get_gpr	R*	
get_gpr.gpr_no	S*	
set_gpr.gpr_no	T*	
set_gpr.set_gpr	U*	
set_gpr.value	V*	
rf_b.addr_a_reg	[*	
get_gpr.get_gpr	\*	
get_gpr.gpr_no	]*	
set_gpr.gpr_no	^*	
set_gpr.set_gpr	_*	
set_gpr.value	`*	
or1200_operandmuxes.muxed_a	h*	
or1200_operandmuxes.muxed_b	i*	
or1200_operandmuxes.operand_a	j*	
or1200_operandmuxes.operand_b	k*	
or1200_operandmuxes.saved_a	l*	
or1200_operandmuxes.saved_b	m*	
or1200_alu.cy_we	#+	
or1200_alu.cyforw	$+	
or1200_alu.extended	%+	
or1200_alu.flag_we	&+	
or1200_alu.flagcomp	'+	
or1200_alu.flagforw	(+	
or1200_alu.ov_we	)+	
or1200_alu.ovforw	*+	
or1200_alu.result	++	
or1200_alu.shifted_rotated	,+	
or1200_fpu.a_b_sign_xor	]+	
or1200_fpu.a_is_inf	^+	
or1200_fpu.a_is_qnan	_+	
or1200_fpu.a_is_snan	`+	
or1200_fpu.a_is_zero	a+	
or1200_fpu.b_is_inf	b+	
or1200_fpu.b_is_qnan	c+	
or1200_fpu.b_is_snan	d+	
or1200_fpu.b_is_zero	e+	
or1200_fpu.flag	f+	
or1200_fpu.fpcsr_r	g+	
or1200_fpu.fpu_conv_shr	h+	
or1200_fpu.fpu_op_r	i+	
or1200_fpu.fpu_op_valid_re	j+	
or1200_fpu.fpu_op_valid_re_r	k+	
fpu_arith.div_zero_o	5,	
fpu_arith.ine_o	6,	
fpu_arith.inf_o	7,	
fpu_arith.output_o	8,	
fpu_arith.overflow_o	9,	
fpu_arith.qnan_o	:,	
fpu_arith.ready_o	;,	
fpu_arith.s_count	<,	
fpu_arith.s_fpu_op_i	=,	
fpu_arith.s_ine_o	>,	
fpu_arith.s_opa_i	?,	
fpu_arith.s_opb_i	@,	
fpu_arith.s_output1	A,	
fpu_arith.s_output_o	B,	
fpu_arith.s_rmode_i	C,	
fpu_arith.s_start_i	D,	
fpu_arith.s_state	E,	
fpu_arith.snan_o	F,	
fpu_arith.underflow_o	G,	
fpu_arith.zero_o	H,	
fpu_prenorm_addsub.exp_o	_,	
fpu_prenorm_addsub.fracta_28_o	`,	
fpu_prenorm_addsub.fractb_28_o	a,	
fpu_prenorm_addsub.s_exp_diff	b,	
fpu_prenorm_addsub.s_exp_o	c,	
fpu_prenorm_addsub.s_rzeros	d,	
fpu_addsub.fract_o	s,	
fpu_addsub.sign_o	t,	
fpu_postnorm_addsub.ine_o	:-	
fpu_postnorm_addsub.lzeroes	;-	
fpu_postnorm_addsub.output_o	<-	
fpu_postnorm_addsub.s_expo9_1	=-	
fpu_postnorm_addsub.s_fracto28_1	>-	
fpu_postnorm_addsub.s_shl1	?-	
fpu_postnorm_addsub.s_shr1	@-	
fpu_pre_norm_mul.exp_10_o	N-	
fpu_mul.fract_o	W-	
fpu_mul.ready_o	X-	
fpu_mul.s_count	Y-	
fpu_mul.s_fract_o	Z-	
fpu_mul.s_fracta_i	[-	
fpu_mul.s_fractb_i	\-	
fpu_mul.s_ready_o	]-	
fpu_mul.s_signa_i	^-	
fpu_mul.s_signb_i	_-	
fpu_mul.s_start_i	`-	
fpu_mul.s_state	a-	
fpu_mul.sign_o	b-	
fpu_post_norm_mul.ine_o	".	
fpu_post_norm_mul.output_o	#.	
fpu_post_norm_mul.s_exp_10_i	$.	
fpu_post_norm_mul.s_expa	%.	
fpu_post_norm_mul.s_expb	&.	
fpu_post_norm_mul.s_expo1	'.	
fpu_post_norm_mul.s_frac2a	(.	
fpu_post_norm_mul.s_frac_rnd	).	
fpu_post_norm_mul.s_fract_48_i	*.	
fpu_post_norm_mul.s_opa_i	+.	
fpu_post_norm_mul.s_opb_i	,.	
fpu_post_norm_mul.s_r_zeros	-.	
fpu_post_norm_mul.s_rmode_i	..	
fpu_post_norm_mul.s_shl2	/.	
fpu_post_norm_mul.s_shr2	0.	
fpu_post_norm_mul.s_sign_i	1.	
fpu_post_norm_mul.s_zeros	2.	
fpu_pre_norm_div.exp_10_o	C.	
fpu_pre_norm_div.s_div_zeros	D.	
fpu_pre_norm_div.s_dvd_zeros	E.	
fpu_pre_norm_div.s_exp_10_o	F.	
fpu_pre_norm_div.s_expa_in	G.	
fpu_pre_norm_div.s_expb_in	H.	
fpu_div.s_count	T.	
fpu_div.s_dvd	U.	
fpu_div.s_dvdnd_i	V.	
fpu_div.s_dvsor_i	W.	
fpu_div.s_qutnt_o	X.	
fpu_div.s_ready_o	Y.	
fpu_div.s_rmndr_o	Z.	
fpu_div.s_sign_div_i	[.	
fpu_div.s_sign_dvd_i	\.	
fpu_div.s_start_i	].	
fpu_div.s_state	^.	
fpu_post_norm_div.ine_o	"/	
fpu_post_norm_div.output_o	#/	
fpu_post_norm_div.s_exp_10_i	$/	
fpu_post_norm_div.s_expa	%/	
fpu_post_norm_div.s_expb	&/	
fpu_post_norm_div.s_expo1	'/	
fpu_post_norm_div.s_expo3	(/	
fpu_post_norm_div.s_fraco1	)/	
fpu_post_norm_div.s_fraco2	*/	
fpu_post_norm_div.s_opa_i	+/	
fpu_post_norm_div.s_opb_i	,/	
fpu_post_norm_div.s_qutnt_i	-/	
fpu_post_norm_div.s_r_zeros	./	
fpu_post_norm_div.s_rmndr_i	//	
fpu_post_norm_div.s_rmode_i	0/	
fpu_post_norm_div.s_shl1	1/	
fpu_post_norm_div.s_shr1	2/	
fpu_post_norm_div.s_sign_i	3/	
fpu_intfloat_conv.exp_r	L/	
fpu_intfloat_conv.fpu_op_r1	M/	
fpu_intfloat_conv.fpu_op_r2	N/	
fpu_intfloat_conv.fpu_op_r3	O/	
fpu_intfloat_conv.fract_i2f	P/	
fpu_intfloat_conv.ine	Q/	
fpu_intfloat_conv.opa_r	R/	
fpu_intfloat_conv.opa_r1	S/	
fpu_intfloat_conv.opa_sign_r	T/	
fpu_intfloat_conv.opas_r1	U/	
fpu_intfloat_conv.opas_r2	V/	
fpu_intfloat_conv.out	W/	
fpu_intfloat_conv.rmode_r1	X/	
fpu_intfloat_conv.rmode_r2	Y/	
fpu_intfloat_conv.rmode_r3	Z/	
fpu_intfloat_conv.sign	[/	
fpu_intfloat_conv.sign_fasu_r	\/	
fpu_intfloat_conv.snan	]/	
fpu_intfloat_conv.zero	^/	
u0.expa_00	e/	
u0.expa_ff	f/	
u0.expb_00	g/	
u0.expb_ff	h/	
u0.fracta_00	i/	
u0.fractb_00	j/	
u0.ind	k/	
u0.inf	l/	
u0.infa_f_r	m/	
u0.infb_f_r	n/	
u0.opa_00	o/	
u0.opa_dn	p/	
u0.opa_inf	q/	
u0.opa_nan	r/	
u0.opb_00	s/	
u0.opb_dn	t/	
u0.opb_inf	u/	
u0.opb_nan	v/	
u0.qnan	w/	
u0.qnan_r_a	x/	
u0.qnan_r_b	y/	
u0.snan	z/	
u0.snan_r_a	{/	
u0.snan_r_b	|/	
u4.exp_out	m0	
u4.exp_out_rnd	n0	
u4.fi_ldz	o0	
u4.fract_in_00	p0	
u4.fract_out	q0	
u4.fract_out_rnd	r0	
u4.fract_trunc	s0	
fpu_fcmp.aeqb	31	
fpu_fcmp.altb	41	
fpu_fcmp.blta	51	
or1200_mult_mac.div_cntr	M1	
or1200_mult_mac.div_free	N1	
or1200_mult_mac.div_quot_r	O1	
or1200_mult_mac.ex_freeze_r	P1	
or1200_mult_mac.mac_op_r1	Q1	
or1200_mult_mac.mac_op_r2	R1	
or1200_mult_mac.mac_op_r3	S1	
or1200_mult_mac.mac_r	T1	
or1200_mult_mac.mac_stall_r	U1	
or1200_mult_mac.mul_prod_r	V1	
or1200_mult_mac.mul_stall_count	W1	
or1200_mult_mac.ov_we	X1	
or1200_mult_mac.ovforw	Y1	
or1200_mult_mac.result	Z1	
or1200_gmultp2_32x32.p0	^1	
or1200_gmultp2_32x32.p1	_1	
or1200_sprs.sr	-2	
or1200_sprs.sr_reg	.2	
or1200_sprs.sr_reg_bit_eph	/2	
or1200_sprs.sr_reg_bit_eph_select	02	
or1200_sprs.to_wbmux	12	
or1200_sprs.unqualified_cs	22	
or1200_lsu.dcpu_adr_r	@2	
or1200_lsu.dcpu_sel_o	A2	
or1200_lsu.ex_lsu_op	B2	
or1200_lsu.except_align	C2	
or1200_mem2reg.aligned	G2	
or1200_mem2reg.regdata	H2	
or1200_reg2mem.memdata_hh	M2	
or1200_reg2mem.memdata_hl	N2	
or1200_reg2mem.memdata_lh	O2	
or1200_reg2mem.memdata_ll	P2	
or1200_wbmux.muxout	W2	
or1200_wbmux.muxreg	X2	
or1200_wbmux.muxreg_valid	Y2	
or1200_freeze.flushpipe_r	]2	
or1200_freeze.multicycle_cnt	^2	
or1200_freeze.waiting_on	_2	
or1200_except.delayed1_ex_dslot	v2	
or1200_except.delayed2_ex_dslot	w2	
or1200_except.delayed_iee	x2	
or1200_except.delayed_tee	y2	
or1200_except.dl_pc	z2	
or1200_except.dmr1_bt_prev	{2	
or1200_except.dmr1_st_prev	|2	
or1200_except.dsr_te_prev	}2	
or1200_except.dsx	~2	
or1200_except.eear	!3	
or1200_except.epcr	"3	
or1200_except.esr	#3	
or1200_except.ex_dslot	$3	
or1200_except.ex_exceptflags	%3	
or1200_except.ex_freeze_prev	&3	
or1200_except.ex_pc	'3	
or1200_except.ex_pc_val	(3	
or1200_except.except_type	)3	
or1200_except.extend_flush	*3	
or1200_except.extend_flush_last	+3	
or1200_except.id_exceptflags	,3	
or1200_except.id_pc	-3	
or1200_except.id_pc_val	.3	
or1200_except.sr_ted_prev	/3	
or1200_except.state	03	
or1200_except.trace_trap	13	
or1200_except.wb_pc	23	
or1200_cfgr.spr_dat_o	43	
or1200_dmmu_top.dcpu_vpn_r	I3	
or1200_dmmu_top.dtlb_done	J3	
dtlb_ram.addr_reg	^3	
dtlb_tr_ram.addr_reg	b3	
or1200_dc_top.tagcomp_miss	-4	
or1200_dc_fsm.addr_r	E4	
or1200_dc_fsm.cache_dirty_needs_writeback	F4	
or1200_dc_fsm.cache_inhibit	G4	
or1200_dc_fsm.cache_miss	H4	
or1200_dc_fsm.cache_spr_block_flush	I4	
or1200_dc_fsm.cache_spr_block_writeback	J4	
or1200_dc_fsm.cnt	K4	
or1200_dc_fsm.did_early_load_ack	L4	
or1200_dc_fsm.hitmiss_eval	M4	
or1200_dc_fsm.load	N4	
or1200_dc_fsm.state	O4	
or1200_dc_fsm.store	P4	
dc_ram.addr_reg	Y4	
dc_tag0.addr_reg	`4	
or1200_du.dbg_ack	P5	
or1200_du.dbg_ack_o	Q5	
or1200_du.dbg_bp_r	R5	
or1200_du.dbg_dat_o	S5	
or1200_du.dbg_is_o	T5	
or1200_du.dmr1	U5	
or1200_du.drr	V5	
or1200_du.dsr	W5	
or1200_du.du_hwbkpt_hold	X5	
or1200_du.ex_freeze_q	Y5	
or1200_du.except_stop	Z5	
or1200_du.spr_dat_o	[5	
or1200_pic.picmr	c5	
or1200_pic.picsr	d5	
or1200_pic.spr_dat_o	e5	
or1200_tt.spr_dat_o	n5	
or1200_tt.ttcr	o5	
or1200_tt.ttmr	p5	
