
;; Function void __tcf_2() (__tcf_2, funcdef_no=6108, decl_uid=80894, symbol_order=3645)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


void __tcf_2()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r6={1d,4u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,2u} 
;;    total ref usage 106{85d,21u,0e} in 5{4 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 6[6,6] 7[7,7] 8[8,8] 9[9,9] 10[10,10] 11[11,11] 12[12,12] 13[13,13] 14[14,14] 15[15,15] 16[16,16] 17[17,18] 18[19,19] 19[20,20] 20[21,21] 21[22,23] 22[24,25] 23[26,27] 24[28,28] 25[29,29] 26[30,30] 27[31,31] 28[32,32] 29[33,34] 30[35,36] 31[37,38] 32[39,39] 33[40,40] 34[41,41] 35[42,42] 36[43,43] 37[44,44] 38[45,45] 39[46,46] 40[47,47] 41[48,48] 42[49,49] 43[50,50] 44[51,51] 45[52,52] 46[53,53] 47[54,54] 48[55,55] 49[56,56] 50[57,57] 51[58,58] 52[59,59] 53[60,60] 54[61,61] 55[62,62] 56[63,63] 57[64,64] 58[65,65] 59[66,66] 60[67,67] 61[68,68] 62[69,69] 63[70,70] 64[71,71] 65[72,72] 66[73,73] 67[74,74] 68[75,75] 69[76,76] 70[77,77] 71[78,78] 72[79,79] 73[80,80] 74[81,81] 75[82,82] 76[83,83] 83[84,84] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d6(6){ }d7(7){ }d16(16){ }d21(20){ }d23(21){ }d25(22){ }d27(23){ }d34(29){ }d36(30){ }d38(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[1],1[3],2[5],6[6],7[7],16[16],20[21],21[23],22[25],23[27],29[34],30[36],31[38]
;; rd  kill	(22) 0[0,1],1[2,3],2[4,5],6[6],7[7],16[16],20[21],21[22,23],22[24,25],23[26,27],29[33,34],30[35,36],31[37,38]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[16],20[21]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d16(bb 0 insn -1) }u3(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[16],20[21]
;; rd  gen 	(2) 17[18],83[84]
;; rd  kill	(3) 17[17,18],83[84]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; rd  out 	(5) 6[6],7[7],16[16],20[21],83[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d16(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d6(bb 0 insn -1) }u7(7){ d7(bb 0 insn -1) }u8(16){ d16(bb 0 insn -1) }u9(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[6],7[7],16[16],20[21],83[84]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[16],20[21]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d16(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ d6(bb 0 insn -1) }u15(7){ d7(bb 0 insn -1) }u16(16){ d16(bb 0 insn -1) }u17(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[6],7[7],16[16],20[21],83[84]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[16],20[21]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d16(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u18(6){ d6(bb 0 insn -1) }u19(7){ d7(bb 0 insn -1) }u20(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[16],20[21]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 83 [ D.83037 ]) in insn 10:
  Adding insn 6 to worklist
Processing use of (reg 7 sp) in insn 11:
Processing use of (reg 7 sp) in insn 11:
Processing use of (reg 17 flags) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 83 [ D.83037 ]) in insn 7:
starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_2()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r6={1d,4u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,2u} 
;;    total ref usage 106{85d,21u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 83 [ D.83037 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83037 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 14)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 14)
;;  succ:       3 [78.3%]  (FALLTHRU)
;;              4 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	
;; live  kill	
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 83 [ D.83037 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 83 [ D.83037 ])
        (nil)))
(call_insn 11 10 14 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 14 11 15 4 1 "" [1 uses])
(note 15 14 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int printf(const char*, ...) (_ZL6printfPKcz, funcdef_no=417, decl_uid=944, symbol_order=134)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


int printf(const char*, ...)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u,1e} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,1u} r86={1d,1u} r87={1d,1u} 
;;    total ref usage 109{88d,20u,1e} in 8{7 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 6[7,7] 7[8,8] 8[9,9] 9[10,10] 10[11,11] 11[12,12] 12[13,13] 13[14,14] 14[15,15] 15[16,16] 16[17,17] 17[18,19] 18[20,20] 19[21,21] 20[22,22] 21[23,24] 22[25,26] 23[27,28] 24[29,29] 25[30,30] 26[31,31] 27[32,32] 28[33,33] 29[34,35] 30[36,37] 31[38,39] 32[40,40] 33[41,41] 34[42,42] 35[43,43] 36[44,44] 37[45,45] 38[46,46] 39[47,47] 40[48,48] 41[49,49] 42[50,50] 43[51,51] 44[52,52] 45[53,53] 46[54,54] 47[55,55] 48[56,56] 49[57,57] 50[58,58] 51[59,59] 52[60,60] 53[61,61] 54[62,62] 55[63,63] 56[64,64] 57[65,65] 58[66,66] 59[67,67] 60[68,68] 61[69,69] 62[70,70] 63[71,71] 64[72,72] 65[73,73] 66[74,74] 67[75,75] 68[76,76] 69[77,77] 70[78,78] 71[79,79] 72[80,80] 73[81,81] 74[82,82] 75[83,83] 76[84,84] 83[85,85] 86[86,86] 87[87,87] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d7(6){ }d8(7){ }d17(16){ }d22(20){ }d24(21){ }d26(22){ }d28(23){ }d35(29){ }d37(30){ }d39(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[2],1[4],2[6],6[7],7[8],16[17],20[22],21[24],22[26],23[28],29[35],30[37],31[39]
;; rd  kill	(23) 0[0,1,2],1[3,4],2[5,6],6[7],7[8],16[17],20[22],21[23,24],22[25,26],23[27,28],29[34,35],30[36,37],31[38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[8],16[17],20[22]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d7(bb 0 insn -1) }u1(7){ d8(bb 0 insn -1) }u2(16){ d17(bb 0 insn -1) }u3(20){ d22(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 83 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 83 86 87
;; live  kill	 17 [flags]
;; rd  in  	(4) 6[7],7[8],16[17],20[22]
;; rd  gen 	(4) 0[0],83[85],86[86],87[87]
;; rd  kill	(6) 0[0,1,2],83[85],86[86],87[87]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[7],7[8],16[17],20[22]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 16 { d17(bb 0 insn -1) }
;;   reg 20 { d22(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(0){ d0(bb 2 insn 16) }u18(6){ d7(bb 0 insn -1) }u19(7){ d8(bb 0 insn -1) }u20(20){ d22(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[7],7[8],16[17],20[22]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 16) }
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 20 { d22(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 16 to worklist
Processing use of (reg 83 [ __retval ]) in insn 16:
  Adding insn 11 to worklist
Processing use of (reg 0 ax) in insn 11:
Processing use of (reg 7 sp) in insn 8:
Processing use of (reg 87) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 16 argp) in insn 6:
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 86 [ __format ]) in insn 9:
  Adding insn 2 to worklist
Processing use of (reg 16 argp) in insn 2:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 0 ax) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


int printf(const char*, ...)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u,1e} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,1u} r86={1d,1u} r87={1d,1u} 
;;    total ref usage 109{88d,20u,1e} in 8{7 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 83 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 83 86 87
;; live  kill	 17 [flags]
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 86 [ __format ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:297 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (parallel [
            (set (reg/f:SI 87)
                (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 8 6 9 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 87)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __format ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 86 [ __format ])
        (nil)))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 11 10 16 2 (set (reg/v:SI 83 [ __retval ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 16 11 17 2 (set (reg/i:SI 0 ax)
        (reg/v:SI 83 [ __retval ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ __retval ])
        (nil)))
(insn 17 16 0 2 (use (reg/i:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void __tcf_0() (__tcf_0, funcdef_no=6103, decl_uid=80872, symbol_order=3640)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void __tcf_0()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 93{84d,9u,0e} in 2{1 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,6] 6[7,7] 7[8,8] 8[9,9] 9[10,10] 10[11,11] 11[12,12] 12[13,13] 13[14,14] 14[15,15] 15[16,16] 16[17,17] 17[18,18] 18[19,19] 19[20,20] 20[21,21] 21[22,23] 22[24,25] 23[26,27] 24[28,28] 25[29,29] 26[30,30] 27[31,31] 28[32,32] 29[33,34] 30[35,36] 31[37,38] 32[39,39] 33[40,40] 34[41,41] 35[42,42] 36[43,43] 37[44,44] 38[45,45] 39[46,46] 40[47,47] 41[48,48] 42[49,49] 43[50,50] 44[51,51] 45[52,52] 46[53,53] 47[54,54] 48[55,55] 49[56,56] 50[57,57] 51[58,58] 52[59,59] 53[60,60] 54[61,61] 55[62,62] 56[63,63] 57[64,64] 58[65,65] 59[66,66] 60[67,67] 61[68,68] 62[69,69] 63[70,70] 64[71,71] 65[72,72] 66[73,73] 67[74,74] 68[75,75] 69[76,76] 70[77,77] 71[78,78] 72[79,79] 73[80,80] 74[81,81] 75[82,82] 76[83,83] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d6(2){ }d7(6){ }d8(7){ }d17(16){ }d21(20){ }d23(21){ }d25(22){ }d27(23){ }d34(29){ }d36(30){ }d38(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[1],1[3],2[6],6[7],7[8],16[17],20[21],21[23],22[25],23[27],29[34],30[36],31[38]
;; rd  kill	(23) 0[0,1],1[2,3],2[4,5,6],6[7],7[8],16[17],20[21],21[22,23],22[24,25],23[26,27],29[33,34],30[35,36],31[37,38]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[8],16[17],20[21]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d7(bb 0 insn -1) }u1(7){ d8(bb 0 insn -1) }u2(16){ d17(bb 0 insn -1) }u3(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
;; rd  in  	(4) 6[7],7[8],16[17],20[21]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[8],16[17],20[21]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 16 { d17(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(6){ d7(bb 0 insn -1) }u7(7){ d8(bb 0 insn -1) }u8(20){ d21(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[7],7[8],16[17],20[21]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 20 { d21(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 6:
Processing use of (reg 2 cx) in insn 6:
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_0()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 93{84d,9u,0e} in 2{1 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn/j 6 5 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 644 {*sibcall}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function long long unsigned int qpow(long long unsigned int, long long unsigned int) (_Z4qpowyy, funcdef_no=5705, decl_uid=72664, symbol_order=3171)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 12 (  1.3)


long long unsigned int qpow(long long unsigned int, long long unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={2d,2u} r2={1d} r6={1d,8u} r7={1d,8u} r16={1d,9u} r17={16d,3u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r29={1d} r30={1d} r31={1d} r83={4d,6u} r86={3d,9u} r87={2d,6u} r88={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} 
;;    total ref usage 121{50d,71u,0e} in 27{27 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,4] 6[5,5] 7[6,6] 16[7,7] 17[8,23] 20[24,24] 21[25,25] 22[26,26] 23[27,27] 29[28,28] 30[29,29] 31[30,30] 83[31,34] 86[35,37] 87[38,39] 88[40,40] 91[41,41] 92[42,42] 93[43,43] 94[44,44] 95[45,45] 97[46,46] 98[47,47] 99[48,48] 101[49,49] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d4(2){ }d5(6){ }d6(7){ }d7(16){ }d24(20){ }d25(21){ }d26(22){ }d27(23){ }d28(29){ }d29(30){ }d30(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[1],1[3],2[4],6[5],7[6],16[7],20[24],21[25],22[26],23[27],29[28],30[29],31[30]
;; rd  kill	(15) 0[0,1],1[2,3],2[4],6[5],7[6],16[7],20[24],21[25],22[26],23[27],29[28],30[29],31[30]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 87 88
;; live  kill	 17 [flags]
;; rd  in  	(4) 6[5],7[6],16[7],20[24]
;; rd  gen 	(4) 17[22],86[37],87[39],88[40]
;; rd  kill	(22) 17[8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23],86[35,36,37],87[38,39],88[40]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; rd  out 	(6) 6[5],7[6],16[7],20[24],86[37],87[39]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d5(bb 0 insn -1) }u11(7){ d6(bb 0 insn -1) }u12(16){ d7(bb 0 insn -1) }u13(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  gen 	 83
;; live  kill	
;; rd  in  	(6) 6[5],7[6],16[7],20[24],86[37],87[39]
;; rd  gen 	(1) 83[34]
;; rd  kill	(4) 83[31,32,33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; rd  out 	(7) 6[5],7[6],16[7],20[24],83[34],86[37],87[39]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 3 6 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ d5(bb 0 insn -1) }u15(7){ d6(bb 0 insn -1) }u16(16){ d7(bb 0 insn -1) }u17(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 17 [flags] 101
;; live  kill	 17 [flags]
;; rd  in  	(15) 6[5],7[6],16[7],17[10],20[24],83[32,34],86[35,37],87[38,39],95[45],97[46],98[47],99[48]
;; rd  gen 	(2) 17[9],101[49]
;; rd  kill	(17) 17[8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23],101[49]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; rd  out 	(10) 6[5],7[6],16[7],20[24],83[32,34],86[35,37],87[38,39]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ d5(bb 0 insn -1) }u22(7){ d6(bb 0 insn -1) }u23(16){ d7(bb 0 insn -1) }u24(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 83 91 92 93 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 83 91 92 93 94
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[5],7[6],16[7],20[24],83[32,34],86[35,37],87[38,39]
;; rd  gen 	(5) 83[32],91[41],92[42],93[43],94[44]
;; rd  kill	(20) 17[8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23],91[41],92[42],93[43],94[44]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; rd  out 	(10) 6[5],7[6],16[7],20[24],83[32,34],86[35,37],87[38,39]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 4 5 )->[6]->( 4 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ d5(bb 0 insn -1) }u38(7){ d6(bb 0 insn -1) }u39(16){ d7(bb 0 insn -1) }u40(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  def 	 17 [flags] 86 87 95 97 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 17 [flags] 86 87 95 97 98 99
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[5],7[6],16[7],20[24],83[32,34],86[35,37],87[38,39]
;; rd  gen 	(7) 17[10],86[35],87[38],95[45],97[46],98[47],99[48]
;; rd  kill	(22) 17[8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23],87[38,39],95[45],97[46],98[47],99[48]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; rd  out 	(9) 6[5],7[6],16[7],20[24],83[32,34],86[35,37],87[38]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(6){ d5(bb 0 insn -1) }u56(7){ d6(bb 0 insn -1) }u57(16){ d7(bb 0 insn -1) }u58(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 83
;; live  kill	
;; rd  in  	(6) 6[5],7[6],16[7],20[24],86[37],87[39]
;; rd  gen 	(1) 83[31]
;; rd  kill	(4) 83[31,32,33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; rd  out 	(5) 6[5],7[6],16[7],20[24],83[31]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ d5(bb 0 insn -1) }u60(7){ d6(bb 0 insn -1) }u61(16){ d7(bb 0 insn -1) }u62(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
;; rd  in  	(10) 6[5],7[6],16[7],20[24],83[31,32,34],86[35,37],87[38]
;; rd  gen 	(2) 0[0],1[2]
;; rd  kill	(4) 0[0,1],1[2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 0[0],1[2],6[5],7[6],16[7],20[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u66(0){ d0(bb 8 insn 47) }u67(1){ d2(bb 8 insn 47) }u68(6){ d5(bb 0 insn -1) }u69(7){ d6(bb 0 insn -1) }u70(20){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],1[2],6[5],7[6],16[7],20[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 47) }
;;   reg 1 { d2(bb 8 insn 47) }
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 18 to worklist
  Adding insn 40 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 47 to worklist
Processing use of (reg 83 [ re ]) in insn 47:
  Adding insn 5 to worklist
  Adding insn 25 to worklist
  Adding insn 6 to worklist
Processing use of (reg 83 [ re ]) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 94) in insn 25:
  Adding insn 24 to worklist
Processing use of (subreg (reg 83 [ re ]) 4) in insn 24:
Processing use of (reg 93) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 91) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 92) in insn 22:
  Adding insn 21 to worklist
Processing use of (subreg (reg 83 [ re ]) 0) in insn 21:
Processing use of (subreg (reg 86 [ a ]) 4) in insn 21:
  Adding insn 2 to worklist
  Adding insn 34 to worklist
Processing use of (reg 86 [ a ]) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 98) in insn 34:
  Adding insn 33 to worklist
Processing use of (subreg (reg 86 [ a ]) 4) in insn 33:
Processing use of (reg 97) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 95) in insn 31:
  Adding insn 29 to worklist
Processing use of (subreg (reg 86 [ a ]) 0) in insn 29:
Processing use of (subreg (reg 86 [ a ]) 4) in insn 29:
Processing use of (subreg (reg 86 [ a ]) 0) in insn 32:
Processing use of (subreg (reg 86 [ a ]) 0) in insn 32:
Processing use of (reg 16 argp) in insn 2:
Processing use of (subreg (reg 83 [ re ]) 4) in insn 20:
Processing use of (subreg (reg 86 [ a ]) 0) in insn 20:
Processing use of (subreg (reg 83 [ re ]) 0) in insn 23:
Processing use of (subreg (reg 86 [ a ]) 0) in insn 23:
Processing use of (reg 0 ax) in insn 48:
Processing use of (reg 1 dx) in insn 48:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 99) in insn 39:
  Adding insn 38 to worklist
Processing use of (subreg (reg 87 [ b ]) 0) in insn 38:
  Adding insn 36 to worklist
Processing use of (subreg (reg 87 [ b ]) 4) in insn 38:
Processing use of (reg 87 [ b ]) in insn 36:
  Adding insn 3 to worklist
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 17 flags) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 101 [ D.83044 ]) in insn 17:
  Adding insn 14 to worklist
Processing use of (subreg (reg 87 [ b ]) 0) in insn 14:
Processing use of (reg 17 flags) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 88) in insn 10:
  Adding insn 9 to worklist
Processing use of (subreg (reg 87 [ b ]) 0) in insn 9:
Processing use of (subreg (reg 87 [ b ]) 4) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


long long unsigned int qpow(long long unsigned int, long long unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={2d,2u} r2={1d} r6={1d,8u} r7={1d,8u} r16={1d,9u} r17={16d,3u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r29={1d} r30={1d} r31={1d} r83={4d,6u} r86={3d,9u} r87={2d,6u} r88={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} 
;;    total ref usage 121{50d,71u,0e} in 27{27 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 87 88
;; live  kill	 17 [flags]
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:DI 86 [ a ])
        (mem/c:DI (reg/f:SI 16 argp) [34 a+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 87 [ b ])
        (mem/c:DI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [34 b+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (parallel [
            (set (reg:SI 88)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 54)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              7 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  gen 	 83
;; live  kill	
(note 12 11 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 12 37 3 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 4, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              6 [91.0%]  (DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 17 [flags] 101
;; live  kill	 17 [flags]
(code_label 37 5 13 4 16 "" [1 uses])
(note 13 37 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 17 4 (parallel [
            (set (reg:SI 101 [ D.83044 ])
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 14 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ D.83044 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.83044 ])
        (nil)))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 27)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 5, loop depth 0, count 0, freq 4550, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 83 91 92 93 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 83 91 92 93 94
;; live  kill	 17 [flags]
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 21 20 22 5 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 5 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 92)
        (expr_list:REG_DEAD (reg:SI 91)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 23 22 24 5 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 24 23 25 5 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 27 5 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 6, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  def 	 17 [flags] 86 87 95 97 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	 17 [flags] 86 87 95 97 98 99
;; live  kill	 17 [flags]
(code_label 27 25 28 6 15 "" [1 uses])
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 31 6 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 29 32 6 (parallel [
            (set (reg:SI 97)
                (ashift:SI (reg:SI 95)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 32 31 33 6 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 33 32 34 6 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 97)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 33 36 6 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98)
        (nil)))
(insn 36 34 38 6 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 38 36 39 6 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 40 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
(jump_insn 40 39 54 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 37)
;;  succ:       4 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 7, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 83
;; live  kill	
(code_label 54 40 53 7 17 "" [1 uses])
(note 53 54 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 53 41 7 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 41 6 42 8 14 "" [0 uses])
(note 42 41 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 42 48 8 (set (reg/i:DI 0 ax)
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:31 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 83 [ re ])
        (nil)))
(insn 48 47 0 8 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_, funcdef_no=5879, decl_uid=75856, symbol_order=3371)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 30 count 23 (    1)


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d} r2={3d,1u} r6={1d,21u} r7={1d,27u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,21u,1e} r17={28d,9u} r18={2d} r19={2d} r20={1d,21u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r85={1d,1u} r87={1d,2u} r91={2d,6u} r92={2d,3u} r93={2d,7u} r94={1d,1u} r95={1d,1u} r97={2d,3u} r98={2d,5u} r104={4d,2u} r105={1d,3u} r109={3d,1u} r111={2d,2u,1e} r115={1d,7u} r116={1d,1u} r117={1d,4u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 370{212d,156u,2e} in 60{58 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,8] 6[9,9] 7[10,10] 8[11,12] 9[13,14] 10[15,16] 11[17,18] 12[19,20] 13[21,22] 14[23,24] 15[25,26] 16[27,27] 17[28,55] 18[56,57] 19[58,59] 20[60,60] 21[61,63] 22[64,66] 23[67,69] 24[70,71] 25[72,73] 26[74,75] 27[76,77] 28[78,79] 29[80,82] 30[83,85] 31[86,88] 32[89,90] 33[91,92] 34[93,94] 35[95,96] 36[97,98] 37[99,100] 38[101,102] 39[103,104] 40[105,106] 41[107,108] 42[109,110] 43[111,112] 44[113,114] 45[115,116] 46[117,118] 47[119,120] 48[121,122] 49[123,124] 50[125,126] 51[127,128] 52[129,130] 53[131,132] 54[133,134] 55[135,136] 56[137,138] 57[139,140] 58[141,142] 59[143,144] 60[145,146] 61[147,148] 62[149,150] 63[151,152] 64[153,154] 65[155,156] 66[157,158] 67[159,160] 68[161,162] 69[163,164] 70[165,166] 71[167,168] 72[169,170] 73[171,172] 74[173,174] 75[175,176] 76[177,178] 85[179,179] 87[180,180] 91[181,182] 92[183,184] 93[185,186] 94[187,187] 95[188,188] 97[189,190] 98[191,192] 104[193,196] 105[197,197] 109[198,200] 111[201,202] 115[203,203] 116[204,204] 117[205,205] 118[206,206] 119[207,207] 120[208,208] 121[209,209] 122[210,210] 123[211,211] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d9(6){ }d10(7){ }d27(16){ }d60(20){ }d63(21){ }d66(22){ }d69(23){ }d82(29){ }d85(30){ }d88(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[2],1[5],2[8],6[9],7[10],16[27],20[60],21[63],22[66],23[69],29[82],30[85],31[88]
;; rd  kill	(31) 0[0,1,2],1[3,4,5],2[6,7,8],6[9],7[10],16[27],20[60],21[61,62,63],22[64,65,66],23[67,68,69],29[80,81,82],30[83,84,85],31[86,87,88]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 2[8],6[9],7[10],16[27],20[60]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d9(bb 0 insn -1) }u1(7){ d10(bb 0 insn -1) }u2(16){ d27(bb 0 insn -1) }u3(20){ d60(bb 0 insn -1) }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 93 98 111 115 116 117
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 93 98 111 115 116 117
;; live  kill	 17 [flags]
;; rd  in  	(5) 2[8],6[9],7[10],16[27],20[60]
;; rd  gen 	(7) 17[31],93[186],98[192],111[202],115[203],116[204],117[205]
;; rd  kill	(37) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],93[185,186],98[191,192],111[201,202],115[203],116[204],117[205]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; rd  out 	(10) 6[9],7[10],16[27],20[60],93[186],98[192],111[202],115[203],116[204],117[205]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ d9(bb 0 insn -1) }u16(7){ d10(bb 0 insn -1) }u17(16){ d27(bb 0 insn -1) }u18(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  def 	 17 [flags] 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  gen 	 17 [flags] 105
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[9],7[10],16[27],20[60],93[186],98[192],111[202],115[203],116[204],117[205]
;; rd  gen 	(2) 17[29],105[197]
;; rd  kill	(29) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],105[197]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; rd  out 	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ d9(bb 0 insn -1) }u24(7){ d10(bb 0 insn -1) }u25(16){ d27(bb 0 insn -1) }u26(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;; rd  gen 	(1) 17[53]
;; rd  kill	(28) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; rd  out 	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 4 )->[5]->( 9 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(6){ d9(bb 0 insn -1) }u30(7){ d10(bb 0 insn -1) }u31(16){ d27(bb 0 insn -1) }u32(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 117
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags] 104
;; live  kill	 17 [flags]
;; rd  in  	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;; rd  gen 	(2) 17[52],104[193]
;; rd  kill	(32) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],104[193,194,195,196]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; rd  out 	(10) 6[9],7[10],16[27],20[60],93[186],98[192],104[193],111[202],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 2 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(6){ d9(bb 0 insn -1) }u37(7){ d10(bb 0 insn -1) }u38(16){ d27(bb 0 insn -1) }u39(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
;; rd  in  	(10) 6[9],7[10],16[27],20[60],93[186],98[192],111[202],115[203],116[204],117[205]
;; rd  gen 	(1) 104[196]
;; rd  kill	(4) 104[193,194,195,196]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; rd  out 	(7) 6[9],7[10],16[27],20[60],104[196],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 3 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(6){ d9(bb 0 insn -1) }u41(7){ d10(bb 0 insn -1) }u42(16){ d27(bb 0 insn -1) }u43(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
;; rd  in  	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;; rd  gen 	(1) 104[195]
;; rd  kill	(4) 104[193,194,195,196]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; rd  out 	(7) 6[9],7[10],16[27],20[60],104[195],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 4 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(6){ d9(bb 0 insn -1) }u45(7){ d10(bb 0 insn -1) }u46(16){ d27(bb 0 insn -1) }u47(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
;; rd  in  	(11) 6[9],7[10],16[27],20[60],93[186],98[192],105[197],111[202],115[203],116[204],117[205]
;; rd  gen 	(1) 104[194]
;; rd  kill	(4) 104[193,194,195,196]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; rd  out 	(7) 6[9],7[10],16[27],20[60],104[194],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 8 5 6 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u48(6){ d9(bb 0 insn -1) }u49(7){ d10(bb 0 insn -1) }u50(16){ d27(bb 0 insn -1) }u51(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 91 93 98 109 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  gen 	 0 [ax] 91 93 98 109 111
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[9],7[10],16[27],20[60],93[186],98[192],104[193,194,195,196],111[202],115[203],116[204]
;; rd  gen 	(6) 0[1],91[182],93[185],98[191],109[200],111[201]
;; rd  kill	(42) 0[0,1,2],17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],91[181,182],93[185,186],98[191,192],109[198,199,200],111[201,202]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; rd  out 	(15) 6[9],7[10],16[27],20[60],91[182],93[185],98[191],104[193,194,195,196],109[200],111[201],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 5 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(6){ d9(bb 0 insn -1) }u63(7){ d10(bb 0 insn -1) }u64(16){ d27(bb 0 insn -1) }u65(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  gen 	 91 109
;; live  kill	
;; rd  in  	(10) 6[9],7[10],16[27],20[60],93[186],98[192],104[193],111[202],115[203],116[204]
;; rd  gen 	(2) 91[181],109[199]
;; rd  kill	(5) 91[181,182],109[198,199,200]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; rd  out 	(12) 6[9],7[10],16[27],20[60],91[181],93[186],98[192],104[193],109[199],111[202],115[203],116[204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(6){ d9(bb 0 insn -1) }u67(7){ d10(bb 0 insn -1) }u68(16){ d27(bb 0 insn -1) }u69(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 111 116
;; lr  def 	 17 [flags] 87 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  gen 	 17 [flags] 87 94
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],98[191,192],104[193,194,195,196],109[199,200],111[201,202],115[203],116[204]
;; rd  gen 	(3) 17[47],87[180],94[187]
;; rd  kill	(30) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],87[180],94[187]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; rd  out 	(19) 6[9],7[10],16[27],20[60],87[180],91[181,182],93[185,186],94[187],98[191,192],104[193,194,195,196],109[199,200],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(6){ d9(bb 0 insn -1) }u76(7){ d10(bb 0 insn -1) }u77(16){ d27(bb 0 insn -1) }u78(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 6[9],7[10],16[27],20[60],87[180],91[181,182],93[185,186],94[187],98[191,192],104[193,194,195,196],109[199,200],115[203]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; rd  out 	(17) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],98[191,192],104[193,194,195,196],109[199,200],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 11 12 )->[13]->( 14 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(6){ d9(bb 0 insn -1) }u82(7){ d10(bb 0 insn -1) }u83(16){ d27(bb 0 insn -1) }u84(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 6[9],7[10],16[27],20[60],87[180],91[181,182],93[185,186],94[187],98[191,192],104[193,194,195,196],109[199,200],115[203]
;; rd  gen 	(1) 17[46]
;; rd  kill	(28) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; rd  out 	(17) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],98[191,192],104[193,194,195,196],109[199,200],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(6){ d9(bb 0 insn -1) }u89(7){ d10(bb 0 insn -1) }u90(16){ d27(bb 0 insn -1) }u91(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 92 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 92 97
;; live  kill	
;; rd  in  	(17) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],98[191,192],104[193,194,195,196],109[199,200],115[203]
;; rd  gen 	(2) 92[184],97[190]
;; rd  kill	(4) 92[183,184],97[189,190]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; rd  out 	(17) 6[9],7[10],16[27],20[60],91[181,182],92[184],93[185,186],97[190],98[191,192],104[193,194,195,196],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 14 17 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u94(6){ d9(bb 0 insn -1) }u95(7){ d10(bb 0 insn -1) }u96(16){ d27(bb 0 insn -1) }u97(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97
;; lr  def 	 17 [flags] 95
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  gen 	 17 [flags] 95
;; live  kill	
;; rd  in  	(20) 6[9],7[10],16[27],17[42],20[60],91[181,182],92[183,184],93[185,186],97[189,190],98[191,192],104[193,194,195,196],115[203]
;; rd  gen 	(2) 17[45],95[188]
;; rd  kill	(29) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],95[188]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; rd  out 	(20) 6[9],7[10],16[27],20[60],91[181,182],92[183,184],93[185,186],95[188],97[189,190],98[191,192],104[193,194,195,196],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u101(6){ d9(bb 0 insn -1) }u102(7){ d10(bb 0 insn -1) }u103(16){ d27(bb 0 insn -1) }u104(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; live  gen 	
;; live  kill	
;; rd  in  	(20) 6[9],7[10],16[27],20[60],91[181,182],92[183,184],93[185,186],95[188],97[189,190],98[191,192],104[193,194,195,196],115[203]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; rd  out 	(19) 6[9],7[10],16[27],20[60],91[181,182],92[183,184],93[185,186],97[189,190],98[191,192],104[193,194,195,196],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 15 16 )->[17]->( 15 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u107(6){ d9(bb 0 insn -1) }u108(7){ d10(bb 0 insn -1) }u109(16){ d27(bb 0 insn -1) }u110(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  def 	 17 [flags] 92 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  gen 	 17 [flags] 92 97
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[9],7[10],16[27],20[60],91[181,182],92[183,184],93[185,186],95[188],97[189,190],98[191,192],104[193,194,195,196],115[203]
;; rd  gen 	(3) 17[42],92[183],97[189]
;; rd  kill	(32) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],92[183,184],97[189,190]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; rd  out 	(17) 6[9],7[10],16[27],20[60],91[181,182],92[183],93[185,186],97[189],98[191,192],104[193,194,195,196],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u116(6){ d9(bb 0 insn -1) }u117(7){ d10(bb 0 insn -1) }u118(16){ d27(bb 0 insn -1) }u119(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98
;; lr  def 	 17 [flags] 85 109 118 119 120 121 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 85 109 118 119 120 121 122
;; live  kill	 17 [flags]
;; rd  in  	(17) 6[9],7[10],16[27],20[60],91[181,182],92[183],93[185,186],97[189],98[191,192],104[193,194,195,196],115[203]
;; rd  gen 	(7) 85[179],109[198],118[206],119[207],120[208],121[209],122[210]
;; rd  kill	(37) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],85[179],109[198,199,200],118[206],119[207],120[208],121[209],122[210]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; rd  out 	(14) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],104[193,194,195,196],109[198],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 18 13 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u129(6){ d9(bb 0 insn -1) }u130(7){ d10(bb 0 insn -1) }u131(16){ d27(bb 0 insn -1) }u132(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],98[191,192],104[193,194,195,196],109[198,199,200],115[203]
;; rd  gen 	(1) 17[34]
;; rd  kill	(28) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; rd  out 	(16) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],104[193,194,195,196],109[198,199,200],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u135(6){ d9(bb 0 insn -1) }u136(7){ d10(bb 0 insn -1) }u137(16){ d27(bb 0 insn -1) }u138(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],104[193,194,195,196],109[198,199,200],115[203]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; rd  out 	(14) 6[9],7[10],16[27],20[60],91[181,182],104[193,194,195,196],109[198,199,200],115[203]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 20 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u143(6){ d9(bb 0 insn -1) }u144(7){ d10(bb 0 insn -1) }u145(16){ d27(bb 0 insn -1) }u146(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  def 	 17 [flags] 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  gen 	 123
;; live  kill	 17 [flags]
;; rd  in  	(16) 6[9],7[10],16[27],20[60],91[181,182],93[185,186],104[193,194,195,196],109[198,199,200],115[203]
;; rd  gen 	(1) 123[211]
;; rd  kill	(29) 17[28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],123[211]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[9],7[10],16[27],20[60]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 16 { d27(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u155(6){ d9(bb 0 insn -1) }u156(7){ d10(bb 0 insn -1) }u157(20){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[9],7[10],16[27],20[60]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d9(bb 0 insn -1) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 20 { d60(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 23 to worklist
  Adding insn 26 to worklist
  Adding insn 30 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 45 to worklist
  Adding insn 47 to worklist
  Adding insn 51 to worklist
  Adding insn 57 to worklist
  Adding insn 59 to worklist
  Adding insn 66 to worklist
  Adding insn 79 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
Finished finding needed instructions:
Processing use of (reg 91 [ __new_finish ]) in insn 85:
  Adding insn 35 to worklist
  Adding insn 9 to worklist
Processing use of (reg 115 [ this ]) in insn 85:
  Adding insn 2 to worklist
Processing use of (reg 2 cx) in insn 2:
Processing use of (reg 0 ax) in insn 35:
Processing use of (reg 109 [ D.83071 ]) in insn 86:
  Adding insn 39 to worklist
  Adding insn 8 to worklist
  Adding insn 75 to worklist
Processing use of (reg 115 [ this ]) in insn 86:
Processing use of (reg 91 [ __new_finish ]) in insn 75:
Processing use of (reg 122 [ D.83064 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 85 [ D.83064 ]) in insn 74:
  Adding insn 72 to worklist
Processing use of (reg 121 [ D.83064 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 120 [ D.83067 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 119 [ D.83067 ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 98 [ D.83068 ]) in insn 69:
  Adding insn 14 to worklist
  Adding insn 37 to worklist
Processing use of (reg 118 [ D.83066 ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 68:
  Adding insn 13 to worklist
  Adding insn 36 to worklist
Processing use of (reg 115 [ this ]) in insn 36:
Processing use of (reg 115 [ this ]) in insn 13:
Processing use of (reg 115 [ this ]) in insn 37:
Processing use of (reg 115 [ this ]) in insn 14:
Processing use of (reg 91 [ __new_finish ]) in insn 39:
Processing use of (reg 115 [ this ]) in insn 88:
Processing use of (reg 123) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 91 [ __new_finish ]) in insn 87:
Processing use of (reg 104 [ D.83065 ]) in insn 87:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 28 to worklist
Processing use of (reg 117 [ D.83069 ]) in insn 28:
  Adding insn 16 to worklist
Processing use of (reg 111 [ D.83069 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 15:
Processing use of (reg 98 [ D.83068 ]) in insn 15:
Processing use of (reg 7 sp) in insn 81:
Processing use of (reg 93 [ D.83068 ]) in insn 81:
Processing use of (reg 7 sp) in insn 82:
Processing use of (reg 7 sp) in insn 82:
Processing use of (reg 17 flags) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 78:
Processing use of (reg 17 flags) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 92 [ ivtmp.296 ]) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 98 [ D.83068 ]) in insn 65:
Processing use of (reg 92 [ ivtmp.296 ]) in insn 63:
  Adding insn 53 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 53:
Processing use of (reg 95 [ D.83069 ]) in insn 59:
  Adding insn 55 to worklist
Processing use of (reg 97 [ __new_finish ]) in insn 59:
  Adding insn 10 to worklist
  Adding insn 62 to worklist
Processing use of (reg 97 [ __new_finish ]) in insn 62:
Processing use of (reg 91 [ __new_finish ]) in insn 10:
Processing use of (reg 92 [ ivtmp.296 ]) in insn 55:
Processing use of (reg 17 flags) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 97 [ __new_finish ]) in insn 56:
Processing use of (reg 17 flags) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 50:
Processing use of (reg 98 [ D.83068 ]) in insn 50:
Processing use of (reg 87 [ D.83066 ]) in insn 47:
  Adding insn 42 to worklist
Processing use of (reg 94 [ D.83069 ]) in insn 47:
  Adding insn 43 to worklist
Processing use of (reg 116 [ __args#0 ]) in insn 43:
  Adding insn 3 to worklist
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 91 [ __new_finish ]) in insn 42:
Processing use of (reg 111 [ D.83069 ]) in insn 42:
  Adding insn 38 to worklist
Processing use of (reg 93 [ D.83068 ]) in insn 38:
Processing use of (reg 98 [ D.83068 ]) in insn 38:
Processing use of (reg 17 flags) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 87 [ D.83066 ]) in insn 44:
Processing use of (reg 7 sp) in insn 33:
Processing use of (reg 104 [ D.83065 ]) in insn 33:
Processing use of (reg 7 sp) in insn 34:
Processing use of (reg 7 sp) in insn 34:
Processing use of (reg 17 flags) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 105 [ __len ]) in insn 29:
  Adding insn 21 to worklist
Processing use of (reg 117 [ D.83069 ]) in insn 21:
Processing use of (reg 17 flags) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 105 [ __len ]) in insn 25:
Processing use of (reg 17 flags) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 105 [ __len ]) in insn 22:
Processing use of (reg 117 [ D.83069 ]) in insn 22:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 117 [ D.83069 ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d} r2={3d,1u} r6={1d,21u} r7={1d,27u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,21u,1e} r17={28d,9u} r18={2d} r19={2d} r20={1d,21u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r85={1d,1u} r87={1d,2u} r91={2d,6u} r92={2d,3u} r93={2d,7u} r94={1d,1u} r95={1d,1u} r97={2d,3u} r98={2d,5u} r104={4d,2u} r105={1d,3u} r109={3d,1u} r111={2d,2u,1e} r115={1d,7u} r116={1d,1u} r117={1d,4u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 370{212d,156u,2e} in 60{58 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 93 98 111 115 116 117
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 93 98 111 115 116 117
;; live  kill	 17 [flags]
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 115 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 116 [ __args#0 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 16 15 18 2 (parallel [
            (set (reg:SI 117 [ D.83069 ])
                (ashiftrt:SI (reg:SI 111 [ D.83069 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 111 [ D.83069 ])
                (const_int 4 [0x4]))
            (nil))))
(insn 18 16 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ D.83069 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;;  succ:       6 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117

;; basic block 3, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  def 	 17 [flags] 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  gen 	 17 [flags] 105
;; live  kill	 17 [flags]
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (parallel [
            (set (reg/v:SI 105 [ __len ])
                (ashift:SI (reg:SI 117 [ D.83069 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 117 [ D.83069 ])
            (reg/v:SI 105 [ __len ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 99)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 99)
;;  succ:       7 [100.0%] 
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags]
;; live  kill	
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 105 [ __len ])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 103)
;;  succ:       8 [100.0%] 
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 117
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags] 104
;; live  kill	 17 [flags]
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (parallel [
            (set (reg:SI 104 [ D.83065 ])
                (ashift:SI (reg:SI 117 [ D.83069 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 117 [ D.83069 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ __len ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v:SI 105 [ __len ])
        (nil)))
(jump_insn 30 29 95 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 107)
;;  succ:       9 (FALLTHRU)
;;              10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116

;; basic block 6, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 95 30 94 6 31 "" [1 uses])
(note 94 95 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 99 6 (set (reg:SI 104 [ D.83065 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 7, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 99 7 98 7 32 "" [1 uses])
(note 98 99 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 98 103 7 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 103 6 102 8 33 "" [1 uses])
(note 102 103 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 8 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 9, loop depth 0, count 0, freq 261, maybe hot
;; Invalid sum of incoming frequencies 900, should be 261
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              5 (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 91 93 98 109 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  gen 	 0 [ax] 91 93 98 109 111
;; live  kill	 17 [flags]
(code_label 31 5 32 9 24 "" [0 uses])
(note 32 31 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 9 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 104 [ D.83065 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 34 33 35 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 35 34 36 9 (set (reg/v/f:SI 91 [ __new_finish ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 36 35 37 9 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 37 36 38 9 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 38 37 39 9 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 107 9 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  gen 	 91 109
;; live  kill	
(code_label 107 39 106 10 34 "" [1 uses])
(note 106 107 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 9 10 (set (reg/f:SI 109 [ D.83071 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
(insn 9 8 40 10 (set (reg/v/f:SI 91 [ __new_finish ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116

;; basic block 11, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 261, should be 900
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(6){ }u67(7){ }u68(16){ }u69(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 111 116
;; lr  def 	 17 [flags] 87 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  gen 	 17 [flags] 87 94
;; live  kill	 17 [flags]
(code_label 40 9 41 11 25 "" [0 uses])
(note 41 40 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 11 (parallel [
            (set (reg/f:SI 87 [ D.83066 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 111 [ D.83069 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:417 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 111 [ D.83069 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 11 (set (reg:SI 94 [ D.83069 ])
        (mem:SI (reg/v/f:SI 116 [ __args#0 ]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ __args#0 ])
        (nil)))
(insn 44 43 45 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 87 [ D.83066 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 45 44 46 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 48)
;;  succ:       12 [85.0%]  (FALLTHRU)
;;              13 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115

;; basic block 12, loop depth 0, count 0, freq 765, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [85.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  gen 	
;; live  kill	
(note 46 45 47 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 12 (set (mem:SI (reg/f:SI 87 [ D.83066 ]) [21 *_9+0 S4 A32])
        (reg:SI 94 [ D.83069 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.83069 ])
        (expr_list:REG_DEAD (reg/f:SI 87 [ D.83066 ])
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [15.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 48 47 49 13 26 "" [1 uses])
(note 49 48 50 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (reg/f:SI 98 [ D.83068 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 76)
;;  succ:       14 [91.0%]  (FALLTHRU)
;;              19 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 92 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 92 97
;; live  kill	
(note 52 51 53 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 14 (set (reg:SI 92 [ ivtmp.296 ])
        (reg/f:SI 93 [ D.83068 ])) 90 {*movsi_internal}
     (nil))
(insn 10 53 64 14 (set (reg/v/f:SI 97 [ __new_finish ])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 90 {*movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115

;; basic block 15, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              17 [91.0%]  (DFS_BACK)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u94(6){ }u95(7){ }u96(16){ }u97(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97
;; lr  def 	 17 [flags] 95
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  gen 	 17 [flags] 95
;; live  kill	
(code_label 64 10 54 15 29 "" [1 uses])
(note 54 64 55 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 15 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
(insn 56 55 57 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 60)
;;  succ:       16 [85.0%]  (FALLTHRU)
;;              17 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115

;; basic block 16, loop depth 0, count 0, freq 7735, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [85.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u101(6){ }u102(7){ }u103(16){ }u104(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 95 97 98 104 115
;; live  gen 	
;; live  kill	
(note 58 57 59 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 16 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.83069 ])
        (nil)))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115

;; basic block 17, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [15.0%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  def 	 17 [flags] 92 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  gen 	 17 [flags] 92 97
;; live  kill	 17 [flags]
(code_label 60 59 61 17 28 "" [1 uses])
(note 61 60 62 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 17 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 63 62 65 17 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 65 63 66 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 66 65 67 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 64)
;;  succ:       15 [91.0%]  (DFS_BACK)
;;              18 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115

;; basic block 18, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98
;; lr  def 	 17 [flags] 85 109 118 119 120 121 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 85 109 118 119 120 121 122
;; live  kill	 17 [flags]
(note 67 66 68 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 18 (parallel [
            (set (reg/f:SI 118 [ D.83066 ])
                (plus:SI (reg/f:SI 93 [ D.83068 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 69 68 70 18 (parallel [
            (set (reg:SI 119 [ D.83067 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 118 [ D.83066 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 118 [ D.83066 ])
        (expr_list:REG_DEAD (reg/f:SI 98 [ D.83068 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 70 69 71 18 (parallel [
            (set (reg:SI 120 [ D.83067 ])
                (lshiftrt:SI (reg:SI 119 [ D.83067 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 529 {*lshrsi3_1}
     (expr_list:REG_DEAD (reg:SI 119 [ D.83067 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 18 (parallel [
            (set (reg:SI 121 [ D.83064 ])
                (plus:SI (reg:SI 120 [ D.83067 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.83067 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 72 71 74 18 (parallel [
            (set (reg:SI 85 [ D.83064 ])
                (ashift:SI (reg:SI 121 [ D.83064 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 121 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 74 72 75 18 (parallel [
            (set (reg:SI 122 [ D.83064 ])
                (plus:SI (reg:SI 85 [ D.83064 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 85 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 75 74 76 18 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 122 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 122 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115

;; basic block 19, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              13 [9.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 76 75 77 19 27 "" [1 uses])
(note 77 76 78 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 83)
;;  succ:       20 [78.3%]  (FALLTHRU)
;;              21 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115

;; basic block 20, loop depth 0, count 0, freq 705, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [78.3%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	
;; live  kill	
(note 80 79 81 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 20 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 93 [ D.83068 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93 [ D.83068 ])
        (nil)))
(call_insn 82 81 83 20 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              19 [21.6%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u143(6){ }u144(7){ }u145(16){ }u146(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  def 	 17 [flags] 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  gen 	 123
;; live  kill	 17 [flags]
(code_label 83 82 84 21 30 "" [1 uses])
(note 84 83 85 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 21 (set (mem/f:SI (reg/f:SI 115 [ this ]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 90 {*movsi_internal}
     (nil))
(insn 86 85 87 21 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 109 [ D.83071 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109 [ D.83071 ])
        (nil)))
(insn 87 86 88 21 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 104 [ D.83065 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 104 [ D.83065 ])
        (expr_list:REG_DEAD (reg/v/f:SI 91 [ __new_finish ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 88 87 0 21 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 123)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 115 [ this ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (_ZNSt6vectorIiSaIiEE9push_backERKi, funcdef_no=5790, decl_uid=72197, symbol_order=3279)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,7u} r7={2d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={4d,2u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,4u} r86={1d,1u} r87={1d,4u} r88={1d,2u} r89={1d,1u} 
;;    total ref usage 142{93d,49u,0e} in 14{13 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,6] 6[7,7] 7[8,9] 8[10,10] 9[11,11] 10[12,12] 11[13,13] 12[14,14] 13[15,15] 14[16,16] 15[17,17] 16[18,18] 17[19,22] 18[23,23] 19[24,24] 20[25,25] 21[26,27] 22[28,29] 23[30,31] 24[32,32] 25[33,33] 26[34,34] 27[35,35] 28[36,36] 29[37,38] 30[39,40] 31[41,42] 32[43,43] 33[44,44] 34[45,45] 35[46,46] 36[47,47] 37[48,48] 38[49,49] 39[50,50] 40[51,51] 41[52,52] 42[53,53] 43[54,54] 44[55,55] 45[56,56] 46[57,57] 47[58,58] 48[59,59] 49[60,60] 50[61,61] 51[62,62] 52[63,63] 53[64,64] 54[65,65] 55[66,66] 56[67,67] 57[68,68] 58[69,69] 59[70,70] 60[71,71] 61[72,72] 62[73,73] 63[74,74] 64[75,75] 65[76,76] 66[77,77] 67[78,78] 68[79,79] 69[80,80] 70[81,81] 71[82,82] 72[83,83] 73[84,84] 74[85,85] 75[86,86] 76[87,87] 83[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d6(2){ }d7(6){ }d9(7){ }d18(16){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d38(29){ }d40(30){ }d42(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[1],1[3],2[6],6[7],7[9],16[18],20[25],21[27],22[29],23[31],29[38],30[40],31[42]
;; rd  kill	(24) 0[0,1],1[2,3],2[4,5,6],6[7],7[8,9],16[18],20[25],21[26,27],22[28,29],23[30,31],29[37,38],30[39,40],31[41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 2[6],6[7],7[9],16[18],20[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d7(bb 0 insn -1) }u1(7){ d9(bb 0 insn -1) }u2(16){ d18(bb 0 insn -1) }u3(20){ d25(bb 0 insn -1) }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83 87 88
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83 87 88
;; live  kill	
;; rd  in  	(5) 2[6],6[7],7[9],16[18],20[25]
;; rd  gen 	(4) 17[22],83[88],87[90],88[91]
;; rd  kill	(7) 17[19,20,21,22],83[88],87[90],88[91]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; rd  out 	(7) 6[7],7[9],16[18],20[25],83[88],87[90],88[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d7(bb 0 insn -1) }u11(7){ d9(bb 0 insn -1) }u12(16){ d18(bb 0 insn -1) }u13(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 88
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  gen 	 17 [flags] 86
;; live  kill	
;; rd  in  	(7) 6[7],7[9],16[18],20[25],83[88],87[90],88[91]
;; rd  gen 	(2) 17[21],86[89]
;; rd  kill	(5) 17[19,20,21,22],86[89]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; rd  out 	(7) 6[7],7[9],16[18],20[25],83[88],86[89],87[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ d7(bb 0 insn -1) }u18(7){ d9(bb 0 insn -1) }u19(16){ d18(bb 0 insn -1) }u20(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 6[7],7[9],16[18],20[25],83[88],86[89],87[90]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; rd  out 	(6) 6[7],7[9],16[18],20[25],83[88],87[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ d7(bb 0 insn -1) }u24(7){ d9(bb 0 insn -1) }u25(16){ d18(bb 0 insn -1) }u26(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  gen 	 89
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[7],7[9],16[18],20[25],83[88],86[89],87[90]
;; rd  gen 	(1) 89[92]
;; rd  kill	(5) 17[19,20,21,22],89[92]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[9],16[18],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ d7(bb 0 insn -1) }u31(7){ d8(bb 6 insn 26) }u32(16){ d18(bb 0 insn -1) }u33(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; live  gen 	 2 [cx] 7 [sp]
;; live  kill	
;; rd  in  	(7) 6[7],7[9],16[18],20[25],83[88],87[90],88[91]
;; rd  gen 	(1) 7[8]
;; rd  kill	(2) 7[8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[8],16[18],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 6 insn 26) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(6){ d7(bb 0 insn -1) }u43(7){ d9(bb 0 insn -1) }u44(16){ d18(bb 0 insn -1) }u45(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[7],7[9],16[18],20[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[9],16[18],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 6 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u46(6){ d7(bb 0 insn -1) }u47(7){ d9(bb 0 insn -1) d8(bb 6 insn 26) }u48(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[7],7[8,9],16[18],20[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) d8(bb 6 insn 26) }
;;   reg 20 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 13 to worklist
  Adding insn 15 to worklist
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
Processing use of (reg 16 argp) in insn 24:
Processing use of (reg 88 [ __x ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 7 sp) in insn 26:
Processing use of (reg 7 sp) in insn 26:
Processing use of (reg 2 cx) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 7 sp) in insn 26:
Processing use of (reg 16 argp) in insn 26:
Processing use of (reg 87 [ this ]) in insn 25:
  Adding insn 2 to worklist
Processing use of (reg 2 cx) in insn 2:
Processing use of (reg 87 [ this ]) in insn 19:
Processing use of (reg 89) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 83 [ D.83074 ]) in insn 18:
  Adding insn 7 to worklist
Processing use of (reg 87 [ this ]) in insn 7:
Processing use of (reg 83 [ D.83074 ]) in insn 15:
Processing use of (reg 86 [ D.83075 ]) in insn 15:
  Adding insn 11 to worklist
Processing use of (reg 88 [ __x ]) in insn 11:
Processing use of (reg 17 flags) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 83 [ D.83074 ]) in insn 12:
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 83 [ D.83074 ]) in insn 8:
Processing use of (reg 87 [ this ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,7u} r7={2d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={4d,2u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,4u} r86={1d,1u} r87={1d,4u} r88={1d,2u} r89={1d,1u} 
;;    total ref usage 142{93d,49u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83 87 88
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83 87 88
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 87 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 88 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 83 [ D.83074 ])
        (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 22)
;;  succ:       3 [93.3%]  (FALLTHRU)
;;              6 [6.7%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88

;; basic block 3, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 88
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  gen 	 17 [flags] 86
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:SI 86 [ D.83075 ])
        (mem:SI (reg/v/f:SI 88 [ __x ]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 88 [ __x ])
        (nil)))
(insn 12 11 13 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 16)
;;  succ:       4 [89.9%]  (FALLTHRU)
;;              5 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 4, loop depth 0, count 0, freq 8382, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	
;; live  kill	
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:SI (reg/f:SI 83 [ D.83074 ]) [21 *_4+0 S4 A32])
        (reg:SI 86 [ D.83075 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 86 [ D.83075 ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87

;; basic block 5, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [10.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  gen 	 89
;; live  kill	 17 [flags]
(code_label 16 15 17 5 49 "" [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (parallel [
            (set (reg/f:SI 89)
                (plus:SI (reg/f:SI 83 [ D.83074 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 220 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 83 [ D.83074 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 19 18 22 5 (set (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 89)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 89)
        (expr_list:REG_DEAD (reg/f:SI 87 [ this ])
            (nil))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [6.7%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; live  gen 	 2 [cx] 7 [sp]
;; live  kill	
(code_label 22 19 23 6 48 "" [1 uses])
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (mem:SI (reg/f:SI 16 argp) [0  S4 A32])
        (reg/v/f:SI 88 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 88 [ __x ])
        (nil)))
(insn 25 24 26 6 (set (reg:SI 2 cx)
        (reg/f:SI 87 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ this ])
        (nil)))
(call_insn/j 26 25 32 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 647 {*sibcall_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 16 argp) [0  S4 A32]))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 32 26 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=5921, decl_uid=70302, symbol_order=3414)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 6 count 6 (  1.2)


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={4d,2u} r6={1d,4u} r7={3d,14u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u,1e} r17={5d,2u} r18={2d} r19={2d} r20={1d,4u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r84={1d,1u} r85={1d,1u} r86={2d,5u} r87={1d,1u} 
;;    total ref usage 203{164d,38u,1e} in 15{13 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,9] 6[10,10] 7[11,13] 8[14,15] 9[16,17] 10[18,19] 11[20,21] 12[22,23] 13[24,25] 14[26,27] 15[28,29] 16[30,30] 17[31,35] 18[36,37] 19[38,39] 20[40,40] 21[41,43] 22[44,46] 23[47,49] 24[50,51] 25[52,53] 26[54,55] 27[56,57] 28[58,59] 29[60,62] 30[63,65] 31[66,68] 32[69,70] 33[71,72] 34[73,74] 35[75,76] 36[77,78] 37[79,80] 38[81,82] 39[83,84] 40[85,86] 41[87,88] 42[89,90] 43[91,92] 44[93,94] 45[95,96] 46[97,98] 47[99,100] 48[101,102] 49[103,104] 50[105,106] 51[107,108] 52[109,110] 53[111,112] 54[113,114] 55[115,116] 56[117,118] 57[119,120] 58[121,122] 59[123,124] 60[125,126] 61[127,128] 62[129,130] 63[131,132] 64[133,134] 65[135,136] 66[137,138] 67[139,140] 68[141,142] 69[143,144] 70[145,146] 71[147,148] 72[149,150] 73[151,152] 74[153,154] 75[155,156] 76[157,158] 84[159,159] 85[160,160] 86[161,162] 87[163,163] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d9(2){ }d10(6){ }d13(7){ }d30(16){ }d40(20){ }d43(21){ }d46(22){ }d49(23){ }d62(29){ }d65(30){ }d68(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[2],1[5],2[9],6[10],7[13],16[30],20[40],21[43],22[46],23[49],29[62],30[65],31[68]
;; rd  kill	(34) 0[0,1,2],1[3,4,5],2[6,7,8,9],6[10],7[11,12,13],16[30],20[40],21[41,42,43],22[44,45,46],23[47,48,49],29[60,61,62],30[63,64,65],31[66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 2[9],6[10],7[13],16[30],20[40]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d10(bb 0 insn -1) }u1(7){ d13(bb 0 insn -1) }u2(16){ d30(bb 0 insn -1) }u3(20){ d40(bb 0 insn -1) }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
;; rd  in  	(5) 2[9],6[10],7[13],16[30],20[40]
;; rd  gen 	(3) 17[35],85[160],86[162]
;; rd  kill	(8) 17[31,32,33,34,35],85[160],86[161,162]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; rd  out 	(6) 6[10],7[13],16[30],20[40],85[160],86[162]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d30(bb 0 insn -1) }
;;   reg 20 { d40(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ d10(bb 0 insn -1) }u10(7){ d11(bb 3 insn 19) }u11(16){ d30(bb 0 insn -1) }u12(20){ d40(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 84 86 87
;; live  kill	 17 [flags]
;; rd  in  	(11) 6[10],7[11,13],16[30],17[31],20[40],84[159],85[160],86[161,162],87[163]
;; rd  gen 	(5) 7[11],17[31],84[159],86[161],87[163]
;; rd  kill	(12) 7[11,12,13],17[31,32,33,34,35],84[159],86[161,162],87[163]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; rd  out 	(6) 6[10],7[11],16[30],20[40],85[160],86[161]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 3 insn 19) }
;;   reg 16 { d30(bb 0 insn -1) }
;;   reg 20 { d40(bb 0 insn -1) }

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(6){ d10(bb 0 insn -1) }u33(7){ d13(bb 0 insn -1) d11(bb 3 insn 19) }u34(16){ d30(bb 0 insn -1) }u35(20){ d40(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 6[10],7[11,13],16[30],20[40],85[160],86[161,162]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 6[10],7[11,13],16[30],20[40]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) d11(bb 3 insn 19) }
;;   reg 16 { d30(bb 0 insn -1) }
;;   reg 20 { d40(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u36(6){ d10(bb 0 insn -1) }u37(7){ d13(bb 0 insn -1) d11(bb 3 insn 19) }u38(20){ d40(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[10],7[11,13],16[30],20[40]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) d11(bb 3 insn 19) }
;;   reg 20 { d40(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
  Adding insn 19 to worklist
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 7 sp) in insn 16:
Processing use of (reg 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 86 [ __x ]) in insn 15:
  Adding insn 3 to worklist
  Adding insn 23 to worklist
Processing use of (reg 84 [ __x ]) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 86 [ __x ]) in insn 20:
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 2 cx) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 85 [ this ]) in insn 17:
  Adding insn 2 to worklist
Processing use of (reg 2 cx) in insn 2:
Processing use of (reg 7 sp) in insn 21:
Processing use of (reg 86 [ __x ]) in insn 21:
Processing use of (reg 7 sp) in insn 22:
Processing use of (reg 7 sp) in insn 22:
Processing use of (reg 17 flags) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 86 [ __x ]) in insn 25:
Processing use of (reg 17 flags) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 86 [ __x ]) in insn 7:
starting the processing of deferred insns
ending the processing of deferred insns


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={4d,2u} r6={1d,4u} r7={3d,14u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u,1e} r17={5d,2u} r18={2d} r19={2d} r20={1d,4u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r84={1d,1u} r85={1d,1u} r86={2d,5u} r87={1d,1u} 
;;    total ref usage 203{164d,38u,1e} in 15{13 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 85 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 38 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 38)
;;  succ:       3 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86

;; basic block 3, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;;              3 [91.0%]  (DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 84 86 87
;; live  kill	 17 [flags]
(code_label 38 8 37 3 60 "" [2 uses])
(note 37 38 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 37 16 3 (set (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(call_insn 18 17 19 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 19 18 20 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 20 19 21 3 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 86 [ __x ])
        (nil)))
(call_insn 22 21 23 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 23 22 25 3 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 84 [ __x ])
        (nil)))
(insn 25 23 26 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 31 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 38)
;;  succ:       3 [91.0%]  (DFS_BACK)
;;              4 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              3 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 31 26 32 4 56 "" [0 uses])
(note 32 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void __tcf_1() (__tcf_1, funcdef_no=6107, decl_uid=80892, symbol_order=3644)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void __tcf_1()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r85={1d,1u} 
;;    total ref usage 104{88d,16u,0e} in 5{4 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,6] 6[7,7] 7[8,10] 8[11,11] 9[12,12] 10[13,13] 11[14,14] 12[15,15] 13[16,16] 14[17,17] 15[18,18] 16[19,19] 17[20,21] 18[22,22] 19[23,23] 20[24,24] 21[25,26] 22[27,28] 23[29,30] 24[31,31] 25[32,32] 26[33,33] 27[34,34] 28[35,35] 29[36,37] 30[38,39] 31[40,41] 32[42,42] 33[43,43] 34[44,44] 35[45,45] 36[46,46] 37[47,47] 38[48,48] 39[49,49] 40[50,50] 41[51,51] 42[52,52] 43[53,53] 44[54,54] 45[55,55] 46[56,56] 47[57,57] 48[58,58] 49[59,59] 50[60,60] 51[61,61] 52[62,62] 53[63,63] 54[64,64] 55[65,65] 56[66,66] 57[67,67] 58[68,68] 59[69,69] 60[70,70] 61[71,71] 62[72,72] 63[73,73] 64[74,74] 65[75,75] 66[76,76] 67[77,77] 68[78,78] 69[79,79] 70[80,80] 71[81,81] 72[82,82] 73[83,83] 74[84,84] 75[85,85] 76[86,86] 85[87,87] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d6(2){ }d7(6){ }d10(7){ }d19(16){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d37(29){ }d39(30){ }d41(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[1],1[3],2[6],6[7],7[10],16[19],20[24],21[26],22[28],23[30],29[37],30[39],31[41]
;; rd  kill	(25) 0[0,1],1[2,3],2[4,5,6],6[7],7[8,9,10],16[19],20[24],21[25,26],22[27,28],23[29,30],29[36,37],30[38,39],31[40,41]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[10],16[19],20[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d7(bb 0 insn -1) }u1(7){ d8(bb 2 insn 10) }u2(16){ d19(bb 0 insn -1) }u3(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx] 7 [sp] 85
;; live  kill	 17 [flags]
;; rd  in  	(4) 6[7],7[10],16[19],20[24]
;; rd  gen 	(2) 7[8],85[87]
;; rd  kill	(6) 7[8,9,10],17[20,21],85[87]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[7],7[8],16[19],20[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 2 insn 10) }
;;   reg 16 { d19(bb 0 insn -1) }
;;   reg 20 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(6){ d7(bb 0 insn -1) }u14(7){ d8(bb 2 insn 10) }u15(20){ d24(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[7],7[8],16[19],20[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d7(bb 0 insn -1) }
;;   reg 7 { d8(bb 2 insn 10) }
;;   reg 20 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 7 sp) in insn 7:
Processing use of (reg 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ]) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 2 cx) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 7 sp) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_1()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r85={1d,1u} 
;;    total ref usage 104{88d,16u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx] 7 [sp] 85
;; live  kill	 17 [flags]
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(call_insn 9 8 10 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 10 9 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_, funcdef_no=5998, decl_uid=70242, symbol_order=3498)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 24 (  1.1)


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={2d,1u} r6={1d,21u} r7={1d,24u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,21u,1e} r17={10d,10u} r18={1d} r19={1d} r20={1d,21u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={2d,1u} r84={2d,2u} r85={1d,1u} r86={4d,11u} r88={1d,3u} r90={2d,1u} r93={1d,3u} r94={1d,4u} r96={2d,2u} r97={2d,2u} r98={2d,2u} r99={2d,2u} r100={3d,1u} r101={3d,1u} 
;;    total ref usage 262{122d,139u,1e} in 51{50 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 6[8,8] 7[9,9] 8[10,10] 9[11,11] 10[12,12] 11[13,13] 12[14,14] 13[15,15] 14[16,16] 15[17,17] 16[18,18] 17[19,28] 18[29,29] 19[30,30] 20[31,31] 21[32,33] 22[34,35] 23[36,37] 24[38,38] 25[39,39] 26[40,40] 27[41,41] 28[42,42] 29[43,44] 30[45,46] 31[47,48] 32[49,49] 33[50,50] 34[51,51] 35[52,52] 36[53,53] 37[54,54] 38[55,55] 39[56,56] 40[57,57] 41[58,58] 42[59,59] 43[60,60] 44[61,61] 45[62,62] 46[63,63] 47[64,64] 48[65,65] 49[66,66] 50[67,67] 51[68,68] 52[69,69] 53[70,70] 54[71,71] 55[72,72] 56[73,73] 57[74,74] 58[75,75] 59[76,76] 60[77,77] 61[78,78] 62[79,79] 63[80,80] 64[81,81] 65[82,82] 66[83,83] 67[84,84] 68[85,85] 69[86,86] 70[87,87] 71[88,88] 72[89,89] 73[90,90] 74[91,91] 75[92,92] 76[93,93] 83[94,95] 84[96,97] 85[98,98] 86[99,102] 88[103,103] 90[104,105] 93[106,106] 94[107,107] 96[108,109] 97[110,111] 98[112,113] 99[114,115] 100[116,118] 101[119,121] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d8(6){ }d9(7){ }d18(16){ }d31(20){ }d33(21){ }d35(22){ }d37(23){ }d44(29){ }d46(30){ }d48(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[2],1[5],2[7],6[8],7[9],16[18],20[31],21[33],22[35],23[37],29[44],30[46],31[48]
;; rd  kill	(24) 0[0,1,2],1[3,4,5],2[6,7],6[8],7[9],16[18],20[31],21[32,33],22[34,35],23[36,37],29[43,44],30[45,46],31[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 2[7],6[8],7[9],16[18],20[31]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d8(bb 0 insn -1) }u1(7){ d9(bb 0 insn -1) }u2(16){ d18(bb 0 insn -1) }u3(20){ d31(bb 0 insn -1) }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 93 94
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 93 94
;; live  kill	
;; rd  in  	(5) 2[7],6[8],7[9],16[18],20[31]
;; rd  gen 	(4) 17[28],86[102],93[106],94[107]
;; rd  kill	(16) 17[19,20,21,22,23,24,25,26,27,28],86[99,100,101,102],93[106],94[107]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; rd  out 	(7) 6[8],7[9],16[18],20[31],86[102],93[106],94[107]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 2 )->[3]->( 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d8(bb 0 insn -1) }u11(7){ d9(bb 0 insn -1) }u12(16){ d18(bb 0 insn -1) }u13(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; live  gen 	 86
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[8],7[9],16[18],20[31],86[102],93[106],94[107]
;; rd  gen 	(1) 86[101]
;; rd  kill	(14) 17[19,20,21,22,23,24,25,26,27,28],86[99,100,101,102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; rd  out 	(7) 6[8],7[9],16[18],20[31],86[101],93[106],94[107]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 2 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ d8(bb 0 insn -1) }u16(7){ d9(bb 0 insn -1) }u17(16){ d18(bb 0 insn -1) }u18(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 96 97
;; live  kill	
;; rd  in  	(7) 6[8],7[9],16[18],20[31],86[102],93[106],94[107]
;; rd  gen 	(2) 96[109],97[111]
;; rd  kill	(4) 96[108,109],97[110,111]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; rd  out 	(9) 6[8],7[9],16[18],20[31],86[102],93[106],94[107],96[109],97[111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 11 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ d8(bb 0 insn -1) }u22(7){ d9(bb 0 insn -1) }u23(16){ d18(bb 0 insn -1) }u24(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 94 96 97
;; live  gen 	 86
;; live  kill	
;; rd  in  	(17) 6[8],7[9],16[18],17[24],20[31],83[94,95],84[96,97],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(1) 86[100]
;; rd  kill	(4) 86[99,100,101,102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; rd  out 	(9) 6[8],7[9],16[18],20[31],86[100],93[106],94[107],96[109],97[111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 5 4 )->[6]->( 10 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(6){ d8(bb 0 insn -1) }u27(7){ d9(bb 0 insn -1) }u28(16){ d18(bb 0 insn -1) }u29(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 97
;; lr  def 	 17 [flags] 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  gen 	 17 [flags] 98 99
;; live  kill	
;; rd  in  	(10) 6[8],7[9],16[18],20[31],86[100,102],93[106],94[107],96[109],97[111]
;; rd  gen 	(3) 17[26],98[113],99[115]
;; rd  kill	(14) 17[19,20,21,22,23,24,25,26,27,28],98[112,113],99[114,115]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; rd  out 	(13) 6[8],7[9],16[18],17[26],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ d8(bb 0 insn -1) }u36(7){ d9(bb 0 insn -1) }u37(16){ d18(bb 0 insn -1) }u38(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 6[8],7[9],16[18],17[26],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; rd  out 	(12) 6[8],7[9],16[18],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u40(6){ d8(bb 0 insn -1) }u41(7){ d9(bb 0 insn -1) }u42(16){ d18(bb 0 insn -1) }u43(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 6[8],7[9],16[18],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(1) 17[25]
;; rd  kill	(10) 17[19,20,21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; rd  out 	(12) 6[8],7[9],16[18],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 8 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u47(6){ d8(bb 0 insn -1) }u48(7){ d9(bb 0 insn -1) }u49(16){ d18(bb 0 insn -1) }u50(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 83 84
;; live  kill	
;; rd  in  	(12) 6[8],7[9],16[18],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(2) 83[95],84[97]
;; rd  kill	(4) 83[94,95],84[96,97]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; rd  out 	(14) 6[8],7[9],16[18],20[31],83[95],84[97],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 6 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u52(6){ d8(bb 0 insn -1) }u53(7){ d9(bb 0 insn -1) }u54(16){ d18(bb 0 insn -1) }u55(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 83 84
;; live  kill	
;; rd  in  	(13) 6[8],7[9],16[18],17[26],20[31],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(2) 83[94],84[96]
;; rd  kill	(4) 83[94,95],84[96,97]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; rd  out 	(14) 6[8],7[9],16[18],20[31],83[94],84[96],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 9 10 )->[11]->( 5 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(6){ d8(bb 0 insn -1) }u58(7){ d9(bb 0 insn -1) }u59(16){ d18(bb 0 insn -1) }u60(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 6[8],7[9],16[18],20[31],83[94,95],84[96,97],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(1) 17[24]
;; rd  kill	(10) 17[19,20,21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; rd  out 	(16) 6[8],7[9],16[18],20[31],83[94,95],84[96,97],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 11 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u63(6){ d8(bb 0 insn -1) }u64(7){ d9(bb 0 insn -1) }u65(16){ d18(bb 0 insn -1) }u66(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(16) 6[8],7[9],16[18],20[31],83[94,95],84[96,97],86[100,102],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(2) 17[23],90[104]
;; rd  kill	(12) 17[19,20,21,22,23,24,25,26,27,28],90[104,105]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99
;; rd  out 	(13) 6[8],7[9],16[18],20[31],86[100,102],90[104],93[106],94[107],96[109],97[111],98[113],99[115]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 12 3 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u70(6){ d8(bb 0 insn -1) }u71(7){ d9(bb 0 insn -1) }u72(16){ d18(bb 0 insn -1) }u73(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93
;; lr  def 	 17 [flags] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 17 [flags] 85
;; live  kill	
;; rd  in  	(14) 6[8],7[9],16[18],20[31],86[100,101,102],90[104],93[106],94[107],96[109],97[111],98[113],99[115]
;; rd  gen 	(2) 17[22],85[98]
;; rd  kill	(11) 17[19,20,21,22,23,24,25,26,27,28],85[98]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; rd  out 	(8) 6[8],7[9],16[18],20[31],86[100,101,102],94[107]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 13 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u78(6){ d8(bb 0 insn -1) }u79(7){ d9(bb 0 insn -1) }u80(16){ d18(bb 0 insn -1) }u81(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
;; rd  in  	(8) 6[8],7[9],16[18],20[31],86[100,101,102],94[107]
;; rd  gen 	(2) 100[118],101[119]
;; rd  kill	(6) 100[116,117,118],101[119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; rd  out 	(6) 6[8],7[9],16[18],20[31],100[118],101[119]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u83(6){ d8(bb 0 insn -1) }u84(7){ d9(bb 0 insn -1) }u85(16){ d18(bb 0 insn -1) }u86(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 86 88 90 96 97 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  gen 	 0 [ax] 86 88 90 96 97 98 99
;; live  kill	
;; rd  in  	(8) 6[8],7[9],16[18],20[31],86[100,101,102],94[107]
;; rd  gen 	(8) 0[1],86[99],88[103],90[105],96[108],97[110],98[112],99[114]
;; rd  kill	(18) 0[0,1,2],86[99,100,101,102],88[103],90[104,105],96[108,109],97[110,111],98[112,113],99[114,115]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; rd  out 	(10) 6[8],7[9],16[18],20[31],86[99],90[105],96[108],97[110],98[112],99[114]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 12 15 )->[16]->( 20 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u98(6){ d8(bb 0 insn -1) }u99(7){ d9(bb 0 insn -1) }u100(16){ d18(bb 0 insn -1) }u101(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 6[8],7[9],16[18],20[31],86[99,100,102],90[104,105],93[106],94[107],96[108,109],97[110,111],98[112,113],99[114,115]
;; rd  gen 	(1) 17[20]
;; rd  kill	(10) 17[19,20,21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; rd  out 	(14) 6[8],7[9],16[18],17[20],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u105(6){ d8(bb 0 insn -1) }u106(7){ d9(bb 0 insn -1) }u107(16){ d18(bb 0 insn -1) }u108(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; live  gen 	
;; live  kill	
;; rd  in  	(14) 6[8],7[9],16[18],17[20],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; rd  out 	(13) 6[8],7[9],16[18],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 17 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u110(6){ d8(bb 0 insn -1) }u111(7){ d9(bb 0 insn -1) }u112(16){ d18(bb 0 insn -1) }u113(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 6[8],7[9],16[18],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;; rd  gen 	(1) 17[19]
;; rd  kill	(10) 17[19,20,21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90
;; rd  out 	(9) 6[8],7[9],16[18],20[31],86[99,100,102],90[104,105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 18 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u117(6){ d8(bb 0 insn -1) }u118(7){ d9(bb 0 insn -1) }u119(16){ d18(bb 0 insn -1) }u120(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; live  gen 	 100 101
;; live  kill	
;; rd  in  	(13) 6[8],7[9],16[18],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;; rd  gen 	(2) 100[117],101[121]
;; rd  kill	(6) 100[116,117,118],101[119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; rd  out 	(6) 6[8],7[9],16[18],20[31],100[117],101[121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 16 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u122(6){ d8(bb 0 insn -1) }u123(7){ d9(bb 0 insn -1) }u124(16){ d18(bb 0 insn -1) }u125(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
;; rd  in  	(14) 6[8],7[9],16[18],17[20],20[31],86[99,100,102],90[104,105],96[108,109],98[112,113]
;; rd  gen 	(2) 100[116],101[120]
;; rd  kill	(6) 100[116,117,118],101[119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; rd  out 	(6) 6[8],7[9],16[18],20[31],100[116],101[120]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 14 19 20 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u127(6){ d8(bb 0 insn -1) }u128(7){ d9(bb 0 insn -1) }u129(16){ d18(bb 0 insn -1) }u130(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
;; rd  in  	(10) 6[8],7[9],16[18],20[31],100[116,117,118],101[119,120,121]
;; rd  gen 	(2) 0[0],1[3]
;; rd  kill	(6) 0[0,1,2],1[3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 0[0],1[3],6[8],7[9],16[18],20[31]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 16 { d18(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u135(0){ d0(bb 21 insn 117) }u136(1){ d3(bb 21 insn 118) }u137(6){ d8(bb 0 insn -1) }u138(7){ d9(bb 0 insn -1) }u139(20){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],1[3],6[8],7[9],16[18],20[31]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 21 insn 117) }
;;   reg 1 { d3(bb 21 insn 118) }
;;   reg 6 { d8(bb 0 insn -1) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 26 to worklist
  Adding insn 28 to worklist
  Adding insn 30 to worklist
  Adding insn 43 to worklist
  Adding insn 46 to worklist
  Adding insn 51 to worklist
  Adding insn 67 to worklist
  Adding insn 69 to worklist
  Adding insn 71 to worklist
  Adding insn 89 to worklist
Finished finding needed instructions:
  Adding insn 117 to worklist
  Adding insn 118 to worklist
Processing use of (reg 101 [ D.81357+4 ]) in insn 118:
  Adding insn 75 to worklist
  Adding insn 81 to worklist
  Adding insn 54 to worklist
Processing use of (reg 86 [ __j ]) in insn 54:
  Adding insn 13 to worklist
  Adding insn 17 to worklist
  Adding insn 5 to worklist
Processing use of (reg 84 [ __j ]) in insn 5:
  Adding insn 33 to worklist
  Adding insn 38 to worklist
Processing use of (reg 86 [ __j ]) in insn 38:
Processing use of (reg 86 [ __j ]) in insn 33:
Processing use of (reg 93 [ this ]) in insn 17:
  Adding insn 2 to worklist
Processing use of (reg 2 cx) in insn 2:
Processing use of (reg 93 [ this ]) in insn 13:
Processing use of (reg 90 [ __j ]) in insn 75:
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 86 [ __j ]) in insn 8:
Processing use of (reg 86 [ __j ]) in insn 9:
Processing use of (reg 100 [ D.81357 ]) in insn 117:
  Adding insn 53 to worklist
  Adding insn 74 to worklist
  Adding insn 80 to worklist
Processing use of (reg 86 [ __j ]) in insn 80:
  Adding insn 10 to worklist
Processing use of (reg 88 [ __j ]) in insn 10:
  Adding insn 61 to worklist
Processing use of (reg 0 ax) in insn 61:
  Adding insn 60 to worklist
  Adding insn 59 to worklist
Processing use of (reg 7 sp) in insn 59:
Processing use of (reg 86 [ __j ]) in insn 59:
Processing use of (reg 7 sp) in insn 60:
Processing use of (reg 7 sp) in insn 60:
Processing use of (reg 0 ax) in insn 89:
Processing use of (reg 1 dx) in insn 89:
Processing use of (reg 17 flags) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 96 [ D.83085 ]) in insn 70:
  Adding insn 107 to worklist
  Adding insn 111 to worklist
Processing use of (reg 98 [ D.83085 ]) in insn 70:
  Adding insn 109 to worklist
  Adding insn 113 to worklist
Processing use of (reg 88 [ __j ]) in insn 113:
Processing use of (reg 86 [ __j ]) in insn 109:
Processing use of (reg 94 [ __k ]) in insn 111:
  Adding insn 3 to worklist
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 94 [ __k ]) in insn 107:
Processing use of (reg 17 flags) in insn 69:
  Adding insn 66 to worklist
Processing use of (reg 97 [ D.83085+4 ]) in insn 66:
  Adding insn 108 to worklist
  Adding insn 112 to worklist
Processing use of (reg 99 [ D.83085+4 ]) in insn 66:
  Adding insn 110 to worklist
  Adding insn 114 to worklist
Processing use of (reg 88 [ __j ]) in insn 114:
Processing use of (reg 86 [ __j ]) in insn 110:
Processing use of (reg 94 [ __k ]) in insn 112:
Processing use of (reg 94 [ __k ]) in insn 108:
Processing use of (reg 17 flags) in insn 67:
Processing use of (reg 17 flags) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 85 [ D.83084 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 86 [ __j ]) in insn 50:
Processing use of (reg 93 [ this ]) in insn 49:
Processing use of (reg 17 flags) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 83 [ __comp ]) in insn 45:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
Processing use of (reg 17 flags) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 84 [ __j ]) in insn 42:
Processing use of (reg 17 flags) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 96 [ D.83085 ]) in insn 29:
Processing use of (reg 98 [ D.83085 ]) in insn 29:
Processing use of (reg 17 flags) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 97 [ D.83085+4 ]) in insn 25:
Processing use of (reg 99 [ D.83085+4 ]) in insn 25:
Processing use of (reg 17 flags) in insn 26:
Processing use of (reg 17 flags) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 86 [ __j ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={2d,1u} r6={1d,21u} r7={1d,24u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,21u,1e} r17={10d,10u} r18={1d} r19={1d} r20={1d,21u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={2d,1u} r84={2d,2u} r85={1d,1u} r86={4d,11u} r88={1d,3u} r90={2d,1u} r93={1d,3u} r94={1d,4u} r96={2d,2u} r97={2d,2u} r98={2d,2u} r99={2d,2u} r100={3d,1u} r101={3d,1u} 
;;    total ref usage 262{122d,139u,1e} in 51{50 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 93 94
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 93 94
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 93 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 94 [ __k ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 86 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 86 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 20)
;;  succ:       4 [91.0%] 
;;              3 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94

;; basic block 3, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; live  gen 	 86
;; live  kill	 17 [flags]
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 20 3 (parallel [
            (set (reg/f:SI 86 [ __j ])
                (plus:SI (reg/f:SI 93 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 96 97
;; live  kill	
(code_label 20 17 21 4 66 "" [1 uses])
(note 21 20 107 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 107 21 108 4 (set (reg:SI 96 [ D.83085 ])
        (mem:SI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 108 107 94 4 (set (reg:SI 97 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 94 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97

;; basic block 5, loop depth 0, count 0, freq 8281, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [91.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 94 96 97
;; live  gen 	 86
;; live  kill	
(code_label 94 108 93 5 77 "" [1 uses])
(note 93 94 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 5 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 84 [ __j ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84 [ __j ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97

;; basic block 6, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 97
;; lr  def 	 17 [flags] 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  gen 	 17 [flags] 98 99
;; live  kill	
(code_label 41 5 23 6 71 "" [0 uses])
(note 23 41 109 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 109 23 110 6 (set (reg:SI 98 [ D.83085 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 110 109 25 6 (set (reg:SI 99 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 25 110 26 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 99 6 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       10 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99

;; basic block 7, loop depth 0, count 0, freq 4550, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	
;; live  kill	
(note 99 26 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 28 99 100 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 105)
;;  succ:       9 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99

;; basic block 8, loop depth 0, count 0, freq 2275, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(note 100 28 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98 [ D.83085 ])
            (reg:SI 96 [ D.83085 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 105 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99

;; basic block 9, loop depth 0, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 3413, should be 4550
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 83 84
;; live  kill	
(code_label 105 30 32 9 79 "" [1 uses])
(note 32 105 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 9 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 6 33 36 9 (set (reg/v:QI 83 [ __comp ])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99

;; basic block 10, loop depth 0, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 5688, should be 4550
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97 98 99
;; live  gen 	 83 84
;; live  kill	
(code_label 36 6 37 10 68 "" [2 uses])
(note 37 36 38 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 7 10 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 38 39 10 (set (reg/v:QI 83 [ __comp ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 93 {*movqi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99

;; basic block 11, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 39 7 40 11 70 "" [0 uses])
(note 40 39 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 43 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 43 42 44 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 94)
;;  succ:       5 [91.0%] 
;;              12 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 86 93 94 96 97 98 99

;; basic block 12, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; live  gen 	 17 [flags] 90
;; live  kill	
(note 44 43 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 44 45 12 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) 90 {*movsi_internal}
     (nil))
(insn 45 8 46 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 83 [ __comp ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:QI 83 [ __comp ])
        (nil)))
(jump_insn 46 45 47 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5495 (nil)))
 -> 64)
;;  succ:       13 [45.0%]  (FALLTHRU)
;;              16 [55.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99

;; basic block 13, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [45.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93
;; lr  def 	 17 [flags] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 17 [flags] 85
;; live  kill	
(code_label 47 46 48 13 67 "" [0 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg/f:SI 85 [ D.83084 ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93 [ this ])
        (nil)))
(insn 50 49 51 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.83084 ])
            (reg/f:SI 86 [ __j ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 85 [ D.83084 ])
        (nil)))
(jump_insn 51 50 52 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 57)
;;  succ:       14 [10.1%]  (FALLTHRU)
;;              15 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94

;; basic block 14, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [10.1%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
(note 52 51 53 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 14 (set (reg:SI 100 [ D.81357 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (nil))
(insn 54 53 57 14 (set (reg:SI 101 [ D.81357+4 ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 15, loop depth 0, count 0, freq 404, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [89.9%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u83(6){ }u84(7){ }u85(16){ }u86(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 86 88 90 96 97 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  gen 	 0 [ax] 86 88 90 96 97 98 99
;; live  kill	
(code_label 57 54 58 15 73 "" [1 uses])
(note 58 57 59 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 15 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 60 59 61 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 61 60 111 15 (set (reg/f:SI 88 [ __j ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 111 61 112 15 (set (reg:SI 96 [ D.83085 ])
        (mem:SI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 112 111 113 15 (set (reg:SI 97 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 94 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 94 [ __k ])
        (nil)))
(insn 113 112 114 15 (set (reg:SI 98 [ D.83085 ])
        (mem:SI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 114 113 9 15 (set (reg:SI 99 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 9 114 10 15 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
(insn 10 9 64 15 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 88 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 88 [ __j ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99

;; basic block 16, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [55.0%] 
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 64 10 65 16 72 "" [1 uses])
(note 65 64 66 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 99 [ D.83085+4 ])
        (expr_list:REG_DEAD (reg:SI 97 [ D.83085+4 ])
            (nil))))
(jump_insn 67 66 102 16 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       20 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98

;; basic block 17, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 86 90 96 98
;; live  gen 	
;; live  kill	
(note 102 67 69 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 69 102 103 17 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 106)
;;  succ:       19 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98

;; basic block 18, loop depth 0, count 0, freq 214, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u110(6){ }u111(7){ }u112(16){ }u113(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 103 69 70 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98 [ D.83085 ])
            (reg:SI 96 [ D.83085 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 98 [ D.83085 ])
        (expr_list:REG_DEAD (reg:SI 96 [ D.83085 ])
            (nil))))
(jump_insn 71 70 106 18 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       20 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90

;; basic block 19, loop depth 0, count 0, freq 333, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u117(6){ }u118(7){ }u119(16){ }u120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; live  gen 	 100 101
;; live  kill	
(code_label 106 71 73 19 80 "" [1 uses])
(note 73 106 74 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 19 (set (reg:SI 100 [ D.81357 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
(insn 75 74 78 19 (set (reg:SI 101 [ D.81357+4 ])
        (reg/f:SI 90 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90 [ __j ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 20, loop depth 0, count 0, freq 521, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              18 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u122(6){ }u123(7){ }u124(16){ }u125(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
(code_label 78 75 79 20 75 "" [2 uses])
(note 79 78 80 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 20 (set (reg:SI 100 [ D.81357 ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
(insn 81 80 82 20 (set (reg:SI 101 [ D.81357+4 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u127(6){ }u128(7){ }u129(16){ }u130(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 82 81 83 21 74 "" [0 uses])
(note 83 82 117 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 117 83 118 21 (set (reg:SI 0 ax)
        (reg:SI 100 [ D.81357 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100 [ D.81357 ])
        (nil)))
(insn 118 117 89 21 (set (reg:SI 1 dx [+4 ])
        (reg:SI 101 [ D.81357+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101 [ D.81357+4 ])
        (nil)))
(insn 89 118 0 21 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_, funcdef_no=5939, decl_uid=70248, symbol_order=3443)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 28 n_edges 45 count 28 (    1)


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r6={1d,27u} r7={3d,40u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,28u,2e} r17={23d,22u} r18={3d} r19={3d} r20={1d,27u} r21={4d} r22={4d} r23={4d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={4d} r30={4d} r31={4d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r85={1d,3u} r90={1d,1u} r93={1d,1u} r97={1d,5u} r98={1d,4u} r101={1d,6u} r102={1d,15u} r103={1d,5u} r104={1d,1u} r107={1d,4u} r108={1d,4u} r109={1d,2u} r110={1d,2u} r111={7d,2u} r112={7d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 496{280d,214u,2e} in 78{75 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
;;  reg->defs[] map:	0[0,4] 1[5,10] 2[11,15] 6[16,16] 7[17,19] 8[20,22] 9[23,25] 10[26,28] 11[29,31] 12[32,34] 13[35,37] 14[38,40] 15[41,43] 16[44,44] 17[45,67] 18[68,70] 19[71,73] 20[74,74] 21[75,78] 22[79,82] 23[83,86] 24[87,89] 25[90,92] 26[93,95] 27[96,98] 28[99,101] 29[102,105] 30[106,109] 31[110,113] 32[114,116] 33[117,119] 34[120,122] 35[123,125] 36[126,128] 37[129,131] 38[132,134] 39[135,137] 40[138,140] 41[141,143] 42[144,146] 43[147,149] 44[150,152] 45[153,155] 46[156,158] 47[159,161] 48[162,164] 49[165,167] 50[168,170] 51[171,173] 52[174,176] 53[177,179] 54[180,182] 55[183,185] 56[186,188] 57[189,191] 58[192,194] 59[195,197] 60[198,200] 61[201,203] 62[204,206] 63[207,209] 64[210,212] 65[213,215] 66[216,218] 67[219,221] 68[222,224] 69[225,227] 70[228,230] 71[231,233] 72[234,236] 73[237,239] 74[240,242] 75[243,245] 76[246,248] 85[249,249] 90[250,250] 93[251,251] 97[252,252] 98[253,253] 101[254,254] 102[255,255] 103[256,256] 104[257,257] 107[258,258] 108[259,259] 109[260,260] 110[261,261] 111[262,268] 112[269,275] 115[276,276] 116[277,277] 117[278,278] 118[279,279] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d10(1){ }d15(2){ }d16(6){ }d19(7){ }d44(16){ }d74(20){ }d78(21){ }d82(22){ }d86(23){ }d105(29){ }d109(30){ }d113(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[4],1[10],2[15],6[16],7[19],16[44],20[74],21[78],22[82],23[86],29[105],30[109],31[113]
;; rd  kill	(46) 0[0,1,2,3,4],1[5,6,7,8,9,10],2[11,12,13,14,15],6[16],7[17,18,19],16[44],20[74],21[75,76,77,78],22[79,80,81,82],23[83,84,85,86],29[102,103,104,105],30[106,107,108,109],31[110,111,112,113]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 2[15],6[16],7[19],16[44],20[74]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d16(bb 0 insn -1) }u1(7){ d19(bb 0 insn -1) }u2(16){ d44(bb 0 insn -1) }u3(20){ d74(bb 0 insn -1) }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101 102 103 104
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 101 102 103 104
;; live  kill	 17 [flags]
;; rd  in  	(5) 2[15],6[16],7[19],16[44],20[74]
;; rd  gen 	(5) 17[51],101[254],102[255],103[256],104[257]
;; rd  kill	(27) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],101[254],102[255],103[256],104[257]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; rd  out 	(7) 6[16],7[19],16[44],20[74],101[254],102[255],103[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 2 )->[3]->( 4 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ d16(bb 0 insn -1) }u14(7){ d19(bb 0 insn -1) }u15(16){ d44(bb 0 insn -1) }u16(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[16],7[19],16[44],20[74],101[254],102[255],103[256]
;; rd  gen 	(1) 17[66]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; rd  out 	(6) 6[16],7[19],16[44],20[74],101[254],103[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 3 )->[4]->( 26 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ d16(bb 0 insn -1) }u20(7){ d19(bb 0 insn -1) }u21(16){ d44(bb 0 insn -1) }u22(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags] 85 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags] 85 115 116
;; live  kill	
;; rd  in  	(6) 6[16],7[19],16[44],20[74],101[254],103[256]
;; rd  gen 	(4) 17[65],85[249],115[276],116[277]
;; rd  kill	(26) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],85[249],115[276],116[277]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; rd  out 	(9) 6[16],7[19],16[44],17[65],20[74],85[249],101[254],103[256],115[276]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 4 )->[5]->( 16 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(6){ d16(bb 0 insn -1) }u30(7){ d19(bb 0 insn -1) }u31(16){ d44(bb 0 insn -1) }u32(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],17[65],20[74],85[249],101[254],103[256],115[276]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; rd  out 	(8) 6[16],7[19],16[44],20[74],85[249],101[254],103[256],115[276]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 5 )->[6]->( 26 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ d16(bb 0 insn -1) }u35(7){ d19(bb 0 insn -1) }u36(16){ d44(bb 0 insn -1) }u37(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 6[16],7[19],16[44],20[74],85[249],101[254],103[256],115[276]
;; rd  gen 	(1) 17[64]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103
;; rd  out 	(7) 6[16],7[19],16[44],20[74],85[249],101[254],103[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 2 )->[7]->( 19 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(6){ d16(bb 0 insn -1) }u42(7){ d19(bb 0 insn -1) }u43(16){ d44(bb 0 insn -1) }u44(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 17 [flags] 107 108 109 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  gen 	 17 [flags] 107 108 109 110
;; live  kill	
;; rd  in  	(7) 6[16],7[19],16[44],20[74],101[254],102[255],103[256]
;; rd  gen 	(5) 17[63],107[258],108[259],109[260],110[261]
;; rd  kill	(27) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],107[258],108[259],109[260],110[261]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; rd  out 	(12) 6[16],7[19],16[44],17[63],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ d16(bb 0 insn -1) }u53(7){ d19(bb 0 insn -1) }u54(16){ d44(bb 0 insn -1) }u55(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 6[16],7[19],16[44],17[63],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; rd  out 	(11) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 8 )->[9]->( 17 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(6){ d16(bb 0 insn -1) }u58(7){ d19(bb 0 insn -1) }u59(16){ d44(bb 0 insn -1) }u60(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;; rd  gen 	(1) 17[62]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; rd  out 	(11) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(6){ d16(bb 0 insn -1) }u65(7){ d19(bb 0 insn -1) }u66(16){ d44(bb 0 insn -1) }u67(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(11) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;; rd  gen 	(2) 17[50],90[250]
;; rd  kill	(24) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],90[250]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; rd  out 	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 10 )->[11]->( 27 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(6){ d16(bb 0 insn -1) }u73(7){ d19(bb 0 insn -1) }u74(16){ d44(bb 0 insn -1) }u75(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;; rd  gen 	(2) 111[265],112[269]
;; rd  kill	(14) 111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[265],112[269]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 10 )->[12]->( 16 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(6){ d16(bb 0 insn -1) }u79(7){ d19(bb 0 insn -1) }u80(16){ d44(bb 0 insn -1) }u81(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 97
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;; rd  gen 	(3) 0[3],17[60],97[252]
;; rd  kill	(29) 0[0,1,2,3,4],17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],97[252]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; rd  out 	(10) 6[16],7[19],16[44],17[60],20[74],97[252],101[254],102[255],103[256],107[258]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 12 )->[13]->( 15 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(6){ d16(bb 0 insn -1) }u91(7){ d19(bb 0 insn -1) }u92(16){ d44(bb 0 insn -1) }u93(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 6[16],7[19],16[44],17[60],20[74],97[252],101[254],102[255],103[256],107[258]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; rd  out 	(9) 6[16],7[19],16[44],20[74],97[252],101[254],102[255],103[256],107[258]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(6){ d16(bb 0 insn -1) }u96(7){ d19(bb 0 insn -1) }u97(16){ d44(bb 0 insn -1) }u98(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],97[252],101[254],102[255],103[256],107[258]
;; rd  gen 	(1) 17[59]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103
;; rd  out 	(8) 6[16],7[19],16[44],20[74],97[252],101[254],102[255],103[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 14 13 )->[15]->( 27 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(6){ d16(bb 0 insn -1) }u103(7){ d19(bb 0 insn -1) }u104(16){ d44(bb 0 insn -1) }u105(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  def 	 17 [flags] 111 112 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; live  gen 	 17 [flags] 111 112 117
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],97[252],101[254],102[255],103[256],107[258]
;; rd  gen 	(4) 17[47],111[263],112[271],117[278]
;; rd  kill	(38) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275],117[278]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[263],112[271]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 6 3 12 14 21 23 5 )->[16]->( 27 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(6){ d16(bb 0 insn -1) }u115(7){ d17(bb 16 insn 79) }u116(16){ d44(bb 0 insn -1) }u117(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 111 112
;; live  kill	 17 [flags]
;; rd  in  	(14) 6[16],7[19],16[44],17[53,60],20[74],85[249],97[252],98[253],101[254],102[255],103[256],107[258],115[276]
;; rd  gen 	(5) 0[2],1[7],7[17],111[268],112[275]
;; rd  kill	(45) 0[0,1,2,3,4],7[17,18,19],17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[17],16[44],20[74],111[268],112[275]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d17(bb 16 insn 79) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 9 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u130(6){ d16(bb 0 insn -1) }u131(7){ d19(bb 0 insn -1) }u132(16){ d44(bb 0 insn -1) }u133(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;; rd  gen 	(1) 17[56]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; rd  out 	(10) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 17 )->[18]->( 25 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u137(6){ d16(bb 0 insn -1) }u138(7){ d19(bb 0 insn -1) }u139(16){ d44(bb 0 insn -1) }u140(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259],109[260]
;; rd  gen 	(1) 17[55]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; rd  out 	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 18 17 7 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u144(6){ d16(bb 0 insn -1) }u145(7){ d19(bb 0 insn -1) }u146(16){ d44(bb 0 insn -1) }u147(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 93
;; live  kill	
;; rd  in  	(12) 6[16],7[19],16[44],17[63],20[74],101[254],102[255],103[256],107[258],108[259],109[260],110[261]
;; rd  gen 	(2) 17[49],93[251]
;; rd  kill	(24) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],93[251]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; rd  out 	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 19 )->[20]->( 27 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u152(6){ d16(bb 0 insn -1) }u153(7){ d19(bb 0 insn -1) }u154(16){ d44(bb 0 insn -1) }u155(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;; rd  gen 	(2) 111[267],112[272]
;; rd  kill	(14) 111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[267],112[272]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 19 )->[21]->( 16 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u157(6){ d16(bb 0 insn -1) }u158(7){ d19(bb 0 insn -1) }u159(16){ d44(bb 0 insn -1) }u160(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 98
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;; rd  gen 	(3) 0[1],17[53],98[253]
;; rd  kill	(29) 0[0,1,2,3,4],17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],98[253]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; rd  out 	(10) 6[16],7[19],16[44],17[53],20[74],98[253],101[254],102[255],103[256],107[258]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 21 )->[22]->( 24 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u169(6){ d16(bb 0 insn -1) }u170(7){ d19(bb 0 insn -1) }u171(16){ d44(bb 0 insn -1) }u172(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 6[16],7[19],16[44],17[53],20[74],98[253],101[254],102[255],103[256],107[258]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; rd  out 	(9) 6[16],7[19],16[44],20[74],98[253],101[254],102[255],103[256],107[258]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 22 )->[23]->( 16 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(6){ d16(bb 0 insn -1) }u175(7){ d19(bb 0 insn -1) }u176(16){ d44(bb 0 insn -1) }u177(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],98[253],101[254],102[255],103[256],107[258]
;; rd  gen 	(1) 17[52]
;; rd  kill	(23) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103
;; rd  out 	(8) 6[16],7[19],16[44],20[74],98[253],101[254],102[255],103[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 23 22 )->[24]->( 27 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u181(6){ d16(bb 0 insn -1) }u182(7){ d19(bb 0 insn -1) }u183(16){ d44(bb 0 insn -1) }u184(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  def 	 17 [flags] 111 112 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; live  gen 	 17 [flags] 111 112 118
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],98[253],101[254],102[255],103[256],107[258]
;; rd  gen 	(4) 17[45],111[262],112[270],118[279]
;; rd  kill	(38) 17[45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275],118[279]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[262],112[270]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 18 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(6){ d16(bb 0 insn -1) }u194(7){ d19(bb 0 insn -1) }u195(16){ d44(bb 0 insn -1) }u196(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],20[74],101[254],102[255],103[256],107[258],108[259]
;; rd  gen 	(2) 111[264],112[274]
;; rd  kill	(14) 111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[264],112[274]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 4 6 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u198(6){ d16(bb 0 insn -1) }u199(7){ d19(bb 0 insn -1) }u200(16){ d44(bb 0 insn -1) }u201(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; live  gen 	 111 112
;; live  kill	
;; rd  in  	(9) 6[16],7[19],16[44],17[65],20[74],85[249],101[254],103[256],115[276]
;; rd  gen 	(2) 111[266],112[273]
;; rd  kill	(14) 111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; rd  out 	(6) 6[16],7[19],16[44],20[74],111[266],112[273]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 26 11 15 25 16 20 24 )->[27]->( 1 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u203(6){ d16(bb 0 insn -1) }u204(7){ d19(bb 0 insn -1) d17(bb 16 insn 79) }u205(16){ d44(bb 0 insn -1) }u206(20){ d74(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
;; rd  in  	(19) 6[16],7[17,19],16[44],20[74],111[262,263,264,265,266,267,268],112[269,270,271,272,273,274,275]
;; rd  gen 	(2) 0[0],1[5]
;; rd  kill	(11) 0[0,1,2,3,4],1[5,6,7,8,9,10]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(7) 0[0],1[5],6[16],7[17,19],16[44],20[74]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) d17(bb 16 insn 79) }
;;   reg 16 { d44(bb 0 insn -1) }
;;   reg 20 { d74(bb 0 insn -1) }

( 27 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u211(0){ d0(bb 27 insn 175) }u212(1){ d5(bb 27 insn 176) }u213(6){ d16(bb 0 insn -1) }u214(7){ d19(bb 0 insn -1) d17(bb 16 insn 79) }u215(20){ d74(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[0],1[5],6[16],7[17,19],16[44],20[74]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 27 insn 175) }
;;   reg 1 { d5(bb 27 insn 176) }
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) d17(bb 16 insn 79) }
;;   reg 20 { d74(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 14 to worklist
  Adding insn 19 to worklist
  Adding insn 21 to worklist
  Adding insn 23 to worklist
  Adding insn 33 to worklist
  Adding insn 35 to worklist
  Adding insn 37 to worklist
  Adding insn 42 to worklist
  Adding insn 54 to worklist
  Adding insn 56 to worklist
  Adding insn 58 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 88 to worklist
  Adding insn 90 to worklist
  Adding insn 95 to worklist
  Adding insn 107 to worklist
  Adding insn 109 to worklist
  Adding insn 111 to worklist
  Adding insn 144 to worklist
Finished finding needed instructions:
  Adding insn 79 to worklist
  Adding insn 175 to worklist
  Adding insn 176 to worklist
Processing use of (reg 112 [ D.81243+4 ]) in insn 176:
  Adding insn 172 to worklist
  Adding insn 130 to worklist
  Adding insn 139 to worklist
  Adding insn 98 to worklist
  Adding insn 182 to worklist
  Adding insn 187 to worklist
  Adding insn 45 to worklist
Processing use of (reg 111 [ D.81243 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 102 [ __position ]) in insn 44:
  Adding insn 3 to worklist
Processing use of (reg 16 argp) in insn 3:
Processing use of (reg 17 flags) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 98 [ D.83090 ]) in insn 187:
  Adding insn 105 to worklist
Processing use of (reg 102 [ __position ]) in insn 187:
Processing use of (reg 0 ax) in insn 105:
  Adding insn 104 to worklist
  Adding insn 103 to worklist
Processing use of (reg 7 sp) in insn 103:
Processing use of (reg 102 [ __position ]) in insn 103:
Processing use of (reg 7 sp) in insn 104:
Processing use of (reg 7 sp) in insn 104:
Processing use of (reg 102 [ __position ]) in insn 186:
Processing use of (reg 17 flags) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 97 [ D.83090 ]) in insn 182:
  Adding insn 52 to worklist
Processing use of (reg 102 [ __position ]) in insn 182:
Processing use of (reg 0 ax) in insn 52:
  Adding insn 51 to worklist
  Adding insn 50 to worklist
Processing use of (reg 7 sp) in insn 50:
Processing use of (reg 102 [ __position ]) in insn 50:
Processing use of (reg 7 sp) in insn 51:
Processing use of (reg 7 sp) in insn 51:
Processing use of (reg 97 [ D.83090 ]) in insn 181:
Processing use of (reg 102 [ __position ]) in insn 98:
Processing use of (reg 85 [ D.83090 ]) in insn 139:
  Adding insn 16 to worklist
Processing use of (reg 101 [ this ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 2 cx) in insn 2:
Processing use of (reg 1 dx) in insn 172:
Processing use of (reg 111 [ D.81243 ]) in insn 175:
  Adding insn 171 to worklist
  Adding insn 97 to worklist
  Adding insn 138 to worklist
  Adding insn 129 to worklist
  Adding insn 180 to worklist
  Adding insn 185 to worklist
Processing use of (reg 17 flags) in insn 185:
  Adding insn 183 to worklist
Processing use of (reg 98 [ D.83090 ]) in insn 185:
Processing use of (reg 118) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 102 [ __position ]) in insn 183:
Processing use of (reg 17 flags) in insn 180:
  Adding insn 178 to worklist
Processing use of (reg 102 [ __position ]) in insn 180:
Processing use of (reg 117) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 97 [ D.83090 ]) in insn 178:
Processing use of (reg 102 [ __position ]) in insn 129:
Processing use of (reg 0 ax) in insn 171:
Processing use of (reg 7 sp) in insn 79:
Processing use of (reg 7 sp) in insn 79:
Processing use of (reg 0 ax) in insn 144:
Processing use of (reg 1 dx) in insn 144:
Processing use of (reg 17 flags) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 98 [ D.83090 ]) in insn 110:
Processing use of (reg 107 [ D.83091 ]) in insn 110:
  Adding insn 167 to worklist
Processing use of (reg 103 [ __k ]) in insn 167:
  Adding insn 4 to worklist
Processing use of (reg 16 argp) in insn 4:
Processing use of (reg 17 flags) in insn 109:
  Adding insn 106 to worklist
Processing use of (reg 98 [ D.83090 ]) in insn 106:
Processing use of (reg 108 [ D.83091+4 ]) in insn 106:
  Adding insn 168 to worklist
Processing use of (reg 103 [ __k ]) in insn 168:
Processing use of (reg 17 flags) in insn 107:
Processing use of (reg 17 flags) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 93 [ D.83090 ]) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 102 [ __position ]) in insn 94:
Processing use of (reg 101 [ this ]) in insn 93:
Processing use of (reg 17 flags) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 107 [ D.83091 ]) in insn 89:
Processing use of (reg 109 [ D.83091 ]) in insn 89:
  Adding insn 169 to worklist
Processing use of (reg 102 [ __position ]) in insn 169:
Processing use of (reg 17 flags) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 108 [ D.83091+4 ]) in insn 87:
Processing use of (reg 110 [ D.83091+4 ]) in insn 87:
  Adding insn 170 to worklist
Processing use of (reg 102 [ __position ]) in insn 170:
Processing use of (reg 7 sp) in insn 76:
Processing use of (reg 103 [ __k ]) in insn 76:
Processing use of (reg 7 sp) in insn 78:
Processing use of (reg 7 sp) in insn 78:
Processing use of (reg 2 cx) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 7 sp) in insn 78:
Processing use of (reg 7 sp) in insn 78:
Processing use of (reg 101 [ this ]) in insn 77:
Processing use of (reg 17 flags) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 97 [ D.83090 ]) in insn 57:
Processing use of (reg 107 [ D.83091 ]) in insn 57:
Processing use of (reg 17 flags) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 97 [ D.83090 ]) in insn 53:
Processing use of (reg 108 [ D.83091+4 ]) in insn 53:
Processing use of (reg 17 flags) in insn 54:
Processing use of (reg 17 flags) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 90 [ D.83090 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 102 [ __position ]) in insn 41:
Processing use of (reg 101 [ this ]) in insn 40:
Processing use of (reg 17 flags) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 107 [ D.83091 ]) in insn 36:
Processing use of (reg 109 [ D.83091 ]) in insn 36:
Processing use of (reg 17 flags) in insn 35:
  Adding insn 32 to worklist
Processing use of (reg 108 [ D.83091+4 ]) in insn 32:
Processing use of (reg 110 [ D.83091+4 ]) in insn 32:
Processing use of (reg 17 flags) in insn 33:
Processing use of (reg 17 flags) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 103 [ __k ]) in insn 22:
Processing use of (reg 115 [ MEM[(const long long unsigned int &)_7 + 16] ]) in insn 22:
  Adding insn 165 to worklist
Processing use of (reg 85 [ D.83090 ]) in insn 165:
Processing use of (reg 17 flags) in insn 21:
  Adding insn 18 to worklist
Processing use of (reg 103 [ __k ]) in insn 18:
Processing use of (reg 116 [+4 ]) in insn 18:
  Adding insn 166 to worklist
Processing use of (reg 85 [ D.83090 ]) in insn 166:
Processing use of (reg 17 flags) in insn 19:
Processing use of (reg 17 flags) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 101 [ this ]) in insn 13:
Processing use of (reg 17 flags) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 102 [ __position ]) in insn 10:
Processing use of (reg 104 [ D.83088 ]) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 101 [ this ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r6={1d,27u} r7={3d,40u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,28u,2e} r17={23d,22u} r18={3d} r19={3d} r20={1d,27u} r21={4d} r22={4d} r23={4d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={4d} r30={4d} r31={4d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r85={1d,3u} r90={1d,1u} r93={1d,1u} r97={1d,5u} r98={1d,4u} r101={1d,6u} r102={1d,15u} r103={1d,5u} r104={1d,1u} r107={1d,4u} r108={1d,4u} r109={1d,2u} r110={1d,2u} r111={7d,2u} r112={7d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 496{280d,214u,2e} in 78{75 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101 102 103 104
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 101 102 103 104
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 101 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 102 [ __position ])
        (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 103 [ __k ])
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])
        (nil)))
(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 5 10 2 (parallel [
            (set (reg/f:SI 104 [ D.83088 ])
                (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 102 [ __position ])
            (reg/f:SI 104 [ D.83088 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 104 [ D.83088 ])
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 28)
;;  succ:       3 [15.0%]  (FALLTHRU)
;;              7 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103

;; basic block 3, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags]
;; live  kill	
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103

;; basic block 4, loop depth 0, count 0, freq 750, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags] 85 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags] 85 115 116
;; live  kill	
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 165 4 (set (reg/f:SI 85 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 90 {*movsi_internal}
     (nil))
(insn 165 16 166 4 (set (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 166 165 18 4 (set (reg:SI 116 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_7 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 18 166 19 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 116 [+4 ])
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 116 [+4 ])
        (nil)))
(jump_insn 19 18 146 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       26 [50.0%] 
;;              5 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115

;; basic block 5, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 85 101 103 115
;; live  gen 	
;; live  kill	
(note 146 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 21 146 147 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115

;; basic block 6, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  gen 	 17 [flags]
;; live  kill	
(note 147 21 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 22 147 23 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
            (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
        (nil)))
(jump_insn 23 22 28 6 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 136)
;;  succ:       26 [50.0%] 
;;              16 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103

;; basic block 7, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(6){ }u42(7){ }u43(16){ }u44(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 17 [flags] 107 108 109 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  gen 	 17 [flags] 107 108 109 110
;; live  kill	
(code_label 28 23 29 7 89 "" [1 uses])
(note 29 28 167 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 167 29 168 7 (set (reg:SI 107 [ D.83091 ])
        (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 168 167 169 7 (set (reg:SI 108 [ D.83091+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 169 168 170 7 (set (reg:SI 109 [ D.83091 ])
        (mem:SI (plus:SI (reg/v:SI 102 [ __position ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 170 169 32 7 (set (reg:SI 110 [ D.83091+4 ])
        (mem:SI (plus:SI (reg/v:SI 102 [ __position ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_33 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 32 170 33 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (reg:SI 110 [ D.83091+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 149 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 163)
;;  succ:       19 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110

;; basic block 8, loop depth 0, count 0, freq 4250, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	
;; live  kill	
(note 149 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 149 150 8 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 161)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110

;; basic block 9, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
(note 150 35 36 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (reg:SI 109 [ D.83091 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 37 36 161 9 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 83)
;;  succ:       17 [50.0%] 
;;              10 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110

;; basic block 10, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 3188, should be 4250
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 90
;; live  kill	
(code_label 161 37 39 10 104 "" [1 uses])
(note 39 161 40 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 10 (set (reg/f:SI 90 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 90 {*movsi_internal}
     (nil))
(insn 41 40 42 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 90 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 90 [ D.83090 ])
        (nil)))
(jump_insn 42 41 43 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 48)
;;  succ:       11 [10.1%]  (FALLTHRU)
;;              12 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 11, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [10.1%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(6){ }u73(7){ }u74(16){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(note 43 42 44 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 11 (set (reg:SI 111 [ D.81243 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
        (nil)))
(insn 45 44 48 11 (set (reg:SI 112 [ D.81243+4 ])
        (reg:SI 111 [ D.81243 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 12, loop depth 0, count 0, freq 3819, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [89.9%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 97
;; live  kill	
(code_label 48 45 49 12 95 "" [1 uses])
(note 49 48 50 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 12 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 51 50 52 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 12 (set (reg/f:SI 97 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 108 [ D.83091+4 ])
        (nil)))
(jump_insn 54 53 152 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       16 [50.0%] 
;;              13 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107

;; basic block 13, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(6){ }u91(7){ }u92(16){ }u93(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 97 101 102 103 107
;; live  gen 	
;; live  kill	
(note 152 54 56 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 152 153 13 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 162)
;;  succ:       15 [50.0%] 
;;              14 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107

;; basic block 14, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
(note 153 56 57 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 107 [ D.83091 ])
        (nil)))
(jump_insn 58 57 162 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              15 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103

;; basic block 15, loop depth 0, count 0, freq 3028, maybe hot
;; Invalid sum of incoming frequencies 1433, should be 3028
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  def 	 17 [flags] 111 112 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; live  gen 	 17 [flags] 111 112 117
;; live  kill	
(code_label 162 58 60 15 105 "" [1 uses])
(note 60 162 179 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 179 60 178 15 (set (reg:SI 117)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(insn 178 179 180 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 180 178 181 15 (set (reg:SI 111 [ D.81243 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 102 [ __position ])
            (reg:SI 117))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil))))
(insn 181 180 182 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 182 181 74 15 (set (reg:SI 112 [ D.81243+4 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 97 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
        (expr_list:REG_DEAD (reg/f:SI 97 [ D.83090 ])
            (expr_list:REG_DEAD (reg:CCZ 17 flags)
                (nil)))))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 16, loop depth 0, count 0, freq 2311, maybe hot
;; Invalid sum of incoming frequencies 4614, should be 2311
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;;              3 [50.0%] 
;;              12 [50.0%] 
;;              14 [50.0%] 
;;              21 [50.0%] 
;;              23 [50.0%] 
;;              5 [50.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(6){ }u115(7){ }u116(16){ }u117(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 111 112
;; live  kill	 17 [flags]
(code_label 74 182 75 16 90 "" [6 uses])
(note 75 74 76 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 16 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 103 [ __k ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 103 [ __k ])
        (nil)))
(insn 77 76 78 16 (set (reg:SI 2 cx)
        (reg/f:SI 101 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 101 [ this ])
        (nil)))
(call_insn 78 77 79 16 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 79 78 171 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 171 79 172 16 (set (reg:SI 111 [ D.81243 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 172 171 83 16 (set (reg:SI 112 [ D.81243+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 17, loop depth 0, count 0, freq 0
;; Invalid sum of incoming frequencies 1063, should be 0
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 83 172 84 17 93 "" [1 uses])
(note 84 83 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 87 84 88 17 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (reg:SI 110 [ D.83091+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 110 [ D.83091+4 ])
        (nil)))
(jump_insn 88 87 156 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 163)
;;  succ:       19
;;              18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109

;; basic block 18, loop depth 0, count 0, freq 1063, maybe hot
;; Invalid sum of incoming frequencies 0, should be 1063
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  gen 	 17 [flags]
;; live  kill	
(note 156 88 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (reg:SI 109 [ D.83091 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 109 [ D.83091 ])
        (nil)))
(jump_insn 90 89 163 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 127)
;;  succ:       25 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 19, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 4782, should be 2125
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;;              17
;;              7 [50.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 93
;; live  kill	
(code_label 163 90 92 19 106 "" [2 uses])
(note 92 163 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 19 (set (reg/f:SI 93 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 90 {*movsi_internal}
     (nil))
(insn 94 93 95 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 93 [ D.83090 ])
        (nil)))
(jump_insn 95 94 96 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 101)
;;  succ:       20 [10.1%]  (FALLTHRU)
;;              21 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 20, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [10.1%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u152(6){ }u153(7){ }u154(16){ }u155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(note 96 95 97 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 20 (set (reg:SI 111 [ D.81243 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (nil))
(insn 98 97 101 20 (set (reg:SI 112 [ D.81243+4 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 21, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [89.9%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 98
;; live  kill	
(code_label 101 98 102 21 101 "" [1 uses])
(note 102 101 103 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 21 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(call_insn/i 104 103 105 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 105 104 106 21 (set (reg/f:SI 98 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 106 105 107 21 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 108 [ D.83091+4 ])
        (nil)))
(jump_insn 107 106 158 21 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       16 [50.0%] 
;;              22 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107

;; basic block 22, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u169(6){ }u170(7){ }u171(16){ }u172(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 98 101 102 103 107
;; live  gen 	
;; live  kill	
(note 158 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(jump_insn 109 158 159 22 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 164)
;;  succ:       24 [50.0%] 
;;              23 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107

;; basic block 23, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(6){ }u175(7){ }u176(16){ }u177(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
(note 159 109 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 107 [ D.83091 ])
        (nil)))
(jump_insn 111 110 164 23 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              24 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103

;; basic block 24, loop depth 0, count 0, freq 1514, maybe hot
;; Invalid sum of incoming frequencies 717, should be 1514
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  def 	 17 [flags] 111 112 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; live  gen 	 17 [flags] 111 112 118
;; live  kill	
(code_label 164 111 113 24 107 "" [1 uses])
(note 113 164 184 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 184 113 183 24 (set (reg:SI 118)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(insn 183 184 185 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/v:SI 102 [ __position ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 185 183 186 24 (set (reg:SI 111 [ D.81243 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 98 [ D.83090 ])
            (reg:SI 118))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil))))
(insn 186 185 187 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/v:SI 102 [ __position ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 187 186 127 24 (set (reg:SI 112 [ D.81243+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 98 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
        (expr_list:REG_DEAD (reg/f:SI 98 [ D.83090 ])
            (expr_list:REG_DEAD (reg:CCZ 17 flags)
                (nil)))))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 25, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 532, should be 2125
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(6){ }u194(7){ }u195(16){ }u196(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(code_label 127 187 128 25 99 "" [1 uses])
(note 128 127 129 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 25 (set (reg:SI 111 [ D.81243 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
        (nil)))
(insn 130 129 136 25 (set (reg:SI 112 [ D.81243+4 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 26, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              6 [50.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u198(6){ }u199(7){ }u200(16){ }u201(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; live  gen 	 111 112
;; live  kill	
(code_label 136 130 137 26 91 "" [2 uses])
(note 137 136 138 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 26 (set (reg:SI 111 [ D.81243 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (nil))
(insn 139 138 177 26 (set (reg:SI 112 [ D.81243+4 ])
        (reg/f:SI 85 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85 [ D.83090 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 27, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 26, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              25 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u203(6){ }u204(7){ }u205(16){ }u206(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 177 139 145 27 108 "" [0 uses])
(note 145 177 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 175 145 176 27 (set (reg:SI 0 ax)
        (reg:SI 111 [ D.81243 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111 [ D.81243 ])
        (nil)))
(insn 176 175 144 27 (set (reg:SI 1 dx [+4 ])
        (reg:SI 112 [ D.81243+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 112 [ D.81243+4 ])
        (nil)))
(insn 144 176 0 27 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int main() (main, funcdef_no=5706, decl_uid=72670, symbol_order=3172) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 120 n_edges 190 count 296 (  2.5)


int main()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,119u} r7={13d,231u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,118u} r17={191d,81u,4e} r18={24d} r19={24d} r20={1d,128u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r104={2d,5u} r106={2d,2u} r112={1d,10u} r113={1d,1u} r117={1d,5u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,3u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,7u} r166={1d,2u} r167={3d,3u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,12u} r183={1d,1u} r186={3d,5u} r187={3d,6u} r189={4d,7u} r201={1d,1u} r203={5d,12u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u,1e} r430={3d,2u,1e} r431={3d,3u,1e} r432={3d,2u,1e} r433={1d,2u} r434={1d,5u} r435={1d,2u} r436={1d,5u} r437={1d,2u} r438={1d,5u} r439={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r456={1d,2u} r457={1d,1u} r458={1d,1u} r460={1d,2u} r461={1d,2u} 
;;    total ref usage 3196{2123d,1057u,16e} in 476{452 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881
;;  reg->defs[] map:	0[0,25] 1[26,53] 2[54,84] 6[85,85] 7[86,98] 8[99,122] 9[123,146] 10[147,170] 11[171,194] 12[195,218] 13[219,242] 14[243,266] 15[267,290] 16[291,291] 17[292,482] 18[483,506] 19[507,530] 20[531,531] 21[532,556] 22[557,581] 23[582,606] 24[607,630] 25[631,654] 26[655,678] 27[679,702] 28[703,726] 29[727,751] 30[752,776] 31[777,801] 32[802,825] 33[826,849] 34[850,873] 35[874,897] 36[898,921] 37[922,945] 38[946,969] 39[970,993] 40[994,1017] 41[1018,1041] 42[1042,1065] 43[1066,1089] 44[1090,1113] 45[1114,1137] 46[1138,1161] 47[1162,1185] 48[1186,1209] 49[1210,1233] 50[1234,1257] 51[1258,1281] 52[1282,1305] 53[1306,1329] 54[1330,1353] 55[1354,1377] 56[1378,1401] 57[1402,1425] 58[1426,1449] 59[1450,1473] 60[1474,1497] 61[1498,1521] 62[1522,1545] 63[1546,1569] 64[1570,1593] 65[1594,1617] 66[1618,1641] 67[1642,1665] 68[1666,1689] 69[1690,1713] 70[1714,1737] 71[1738,1761] 72[1762,1785] 73[1786,1809] 74[1810,1833] 75[1834,1857] 76[1858,1881] 83[1882,1884] 84[1885,1885] 85[1886,1886] 87[1887,1888] 94[1889,1890] 101[1891,1892] 104[1893,1894] 106[1895,1896] 112[1897,1897] 113[1898,1898] 117[1899,1899] 120[1900,1902] 123[1903,1904] 125[1905,1906] 129[1907,1908] 132[1909,1910] 135[1911,1913] 136[1914,1917] 149[1918,1918] 150[1919,1919] 151[1920,1922] 158[1923,1923] 159[1924,1925] 160[1926,1926] 165[1927,1930] 166[1931,1931] 167[1932,1934] 174[1935,1935] 175[1936,1937] 176[1938,1938] 181[1939,1943] 183[1944,1944] 186[1945,1947] 187[1948,1950] 189[1951,1954] 201[1955,1955] 203[1956,1960] 209[1961,1962] 212[1963,1965] 218[1966,1966] 229[1967,1969] 240[1970,1970] 252[1971,1975] 254[1976,1976] 258[1977,1977] 261[1978,1978] 262[1979,1979] 263[1980,1980] 264[1981,1981] 265[1982,1982] 266[1983,1983] 267[1984,1984] 268[1985,1985] 269[1986,1986] 270[1987,1987] 271[1988,1988] 272[1989,1990] 273[1991,1991] 274[1992,1992] 275[1993,1993] 276[1994,1994] 277[1995,1995] 278[1996,1996] 279[1997,1997] 280[1998,1998] 281[1999,1999] 283[2000,2000] 284[2001,2001] 285[2002,2002] 286[2003,2004] 287[2005,2005] 290[2006,2006] 291[2007,2007] 293[2008,2008] 294[2009,2009] 298[2010,2011] 300[2012,2012] 301[2013,2013] 304[2014,2014] 305[2015,2015] 307[2016,2016] 308[2017,2017] 312[2018,2019] 314[2020,2020] 315[2021,2021] 317[2022,2022] 318[2023,2023] 320[2024,2024] 325[2025,2025] 328[2026,2026] 329[2027,2027] 330[2028,2028] 331[2029,2029] 332[2030,2030] 334[2031,2031] 335[2032,2032] 336[2033,2033] 339[2034,2034] 340[2035,2035] 341[2036,2036] 342[2037,2037] 343[2038,2038] 344[2039,2039] 345[2040,2041] 346[2042,2042] 347[2043,2043] 352[2044,2044] 354[2045,2045] 356[2046,2046] 361[2047,2047] 362[2048,2048] 363[2049,2049] 364[2050,2050] 365[2051,2051] 366[2052,2053] 367[2054,2054] 370[2055,2055] 372[2056,2056] 374[2057,2057] 379[2058,2058] 380[2059,2059] 382[2060,2060] 384[2061,2061] 386[2062,2062] 391[2063,2063] 392[2064,2064] 397[2065,2065] 403[2066,2066] 404[2067,2067] 406[2068,2068] 409[2069,2069] 410[2070,2070] 412[2071,2071] 414[2072,2072] 417[2073,2073] 418[2074,2074] 420[2075,2075] 421[2076,2076] 422[2077,2077] 424[2078,2078] 427[2079,2079] 428[2080,2080] 429[2081,2083] 430[2084,2086] 431[2087,2089] 432[2090,2092] 433[2093,2093] 434[2094,2094] 435[2095,2095] 436[2096,2096] 437[2097,2097] 438[2098,2098] 439[2099,2099] 441[2100,2100] 442[2101,2101] 443[2102,2102] 444[2103,2103] 445[2104,2104] 446[2105,2105] 448[2106,2106] 449[2107,2110] 450[2111,2112] 451[2113,2117] 456[2118,2118] 457[2119,2119] 458[2120,2120] 460[2121,2121] 461[2122,2122] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d25(0){ }d53(1){ }d84(2){ }d85(6){ }d98(7){ }d291(16){ }d531(20){ }d556(21){ }d581(22){ }d606(23){ }d751(29){ }d776(30){ }d801(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[25],1[53],2[84],6[85],7[98],16[291],20[531],21[556],22[581],23[606],29[751],30[776],31[801]
;; rd  kill	(251) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],1[26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53],2[54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84],6[85],7[86,87,88,89,90,91,92,93,94,95,96,97,98],16[291],20[531],21[532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556],22[557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581],23[582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606],29[727,728,729,730,731,732,733,734,735,736,737,738,739,740,741,742,743,744,745,746,747,748,749,750,751],30[752,753,754,755,756,757,758,759,760,761,762,763,764,765,766,767,768,769,770,771,772,773,774,775,776],31[777,778,779,780,781,782,783,784,785,786,787,788,789,790,791,792,793,794,795,796,797,798,799,800,801]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[85],7[98],16[291],20[531]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 112 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d85(bb 0 insn -1) }u1(7){ d98(bb 0 insn -1) }u2(16){ d291(bb 0 insn -1) }u3(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 149 151 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags] 149 151 261
;; live  kill	 17 [flags]
;; rd  in  	(4) 6[85],7[98],16[291],20[531]
;; rd  gen 	(5) 0[23],17[479],149[1918],151[1922],261[1978]
;; rd  kill	(31) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],149[1918],151[1920,1921,1922],261[1978]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; rd  out 	(5) 6[85],7[98],16[291],20[531],151[1922]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ d85(bb 0 insn -1) }u12(7){ d98(bb 0 insn -1) }u13(16){ d291(bb 0 insn -1) }u14(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430 461
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430 461
;; live  kill	
;; rd  in  	(5) 6[85],7[98],16[291],20[531],151[1922]
;; rd  gen 	(3) 429[2083],430[2086],461[2122]
;; rd  kill	(7) 429[2081,2082,2083],430[2084,2085,2086],461[2122]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; rd  out 	(8) 6[85],7[98],16[291],20[531],151[1922],429[2083],430[2086],461[2122]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 3 4 )->[4]->( 4 113 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ d85(bb 0 insn -1) }u16(7){ d98(bb 0 insn -1) }u17(16){ d291(bb 0 insn -1) }u18(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 150 151 262 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  gen 	 0 [ax] 17 [flags] 150 151 262 429 430
;; live  kill	 17 [flags]
;; rd  in  	(15) 0[22],6[85],7[98],16[291],17[476],20[531],150[1919],151[1921,1922],262[1979],429[2081,2083],430[2084,2086],461[2122]
;; rd  gen 	(7) 0[22],17[476],150[1919],151[1921],262[1979],429[2081],430[2084]
;; rd  kill	(37) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],150[1919],151[1920,1921,1922],262[1979],429[2081,2082,2083],430[2084,2085,2086]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; rd  out 	(8) 6[85],7[98],16[291],20[531],151[1921],429[2081],430[2084],461[2122]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 113 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ d85(bb 0 insn -1) }u38(7){ d98(bb 0 insn -1) }u39(16){ d291(bb 0 insn -1) }u40(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 151 158 159 160 263 264 265 266 267 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  gen 	 0 [ax] 17 [flags] 151 158 159 160 263 264 265 266 267 268
;; live  kill	 17 [flags]
;; rd  in  	(23) 0[21],6[85],7[98],16[291],17[467],20[531],151[1920,1921,1922],158[1923],159[1924,1925],160[1926],263[1980],264[1981],265[1982],266[1983],267[1984],268[1985],429[2081,2082],430[2084,2085]
;; rd  gen 	(12) 0[21],17[467],151[1920],158[1923],159[1925],160[1926],263[1980],264[1981],265[1982],266[1983],267[1984],268[1985]
;; rd  kill	(39) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],151[1920,1921,1922],158[1923],159[1924,1925],160[1926],263[1980],264[1981],265[1982],266[1983],267[1984],268[1985]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; rd  out 	(10) 6[85],7[98],16[291],20[531],151[1920],159[1925],429[2081,2082],430[2084,2085]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 5 )->[6]->( 7 116 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u56(6){ d85(bb 0 insn -1) }u57(7){ d98(bb 0 insn -1) }u58(16){ d291(bb 0 insn -1) }u59(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  def 	 17 [flags] 85 269 270 271 272 273
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; live  gen 	 17 [flags] 85 269 270 271 272 273
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[85],7[98],16[291],20[531],151[1920],159[1925],429[2081,2082],430[2084,2085]
;; rd  gen 	(7) 17[461],85[1886],269[1986],270[1987],271[1988],272[1989],273[1991]
;; rd  kill	(5) 85[1886],269[1986],270[1987],271[1988],273[1991]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[85],7[98],16[291],20[531]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u76(6){ d85(bb 0 insn -1) }u77(7){ d98(bb 0 insn -1) }u78(16){ d291(bb 0 insn -1) }u79(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 460
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 460
;; live  kill	
;; rd  in  	(4) 6[85],7[98],16[291],20[531]
;; rd  gen 	(2) 87[1888],460[2121]
;; rd  kill	(3) 87[1887,1888],460[2121]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; rd  out 	(6) 6[85],7[98],16[291],20[531],87[1888],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 7 12 )->[8]->( 9 114 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(6){ d85(bb 0 insn -1) }u81(7){ d98(bb 0 insn -1) }u82(16){ d291(bb 0 insn -1) }u83(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 167 274
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; live  gen 	 0 [ax] 17 [flags] 84 167 274
;; live  kill	 17 [flags]
;; rd  in  	(14) 6[85],7[98],16[291],17[312],20[531],87[1887,1888],283[2000],284[2001],285[2002],286[2003],287[2005],449[2110],460[2121]
;; rd  gen 	(5) 0[20],17[458],84[1885],167[1934],274[1992]
;; rd  kill	(31) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],84[1885],167[1932,1933,1934],274[1992]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; rd  out 	(8) 6[85],7[98],16[291],20[531],87[1887,1888],167[1934],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(6){ d85(bb 0 insn -1) }u91(7){ d98(bb 0 insn -1) }u92(16){ d291(bb 0 insn -1) }u93(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  gen 	 431 432
;; live  kill	
;; rd  in  	(8) 6[85],7[98],16[291],20[531],87[1887,1888],167[1934],460[2121]
;; rd  gen 	(2) 431[2089],432[2092]
;; rd  kill	(6) 431[2087,2088,2089],432[2090,2091,2092]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; rd  out 	(10) 6[85],7[98],16[291],20[531],87[1887,1888],167[1934],431[2089],432[2092],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 9 10 )->[10]->( 10 115 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(6){ d85(bb 0 insn -1) }u95(7){ d98(bb 0 insn -1) }u96(16){ d291(bb 0 insn -1) }u97(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432 460
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 166 167 275 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  gen 	 0 [ax] 17 [flags] 166 167 275 431 432
;; live  kill	 17 [flags]
;; rd  in  	(17) 0[19],6[85],7[98],16[291],17[455],20[531],87[1887,1888],166[1931],167[1933,1934],275[1993],431[2087,2089],432[2090,2092],460[2121]
;; rd  gen 	(7) 0[19],17[455],166[1931],167[1933],275[1993],431[2087],432[2090]
;; rd  kill	(37) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],166[1931],167[1932,1933,1934],275[1993],431[2087,2088,2089],432[2090,2091,2092]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; rd  out 	(10) 6[85],7[98],16[291],20[531],87[1887,1888],167[1933],431[2087],432[2090],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 115 11 )->[11]->( 11 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(6){ d85(bb 0 insn -1) }u117(7){ d98(bb 0 insn -1) }u118(16){ d291(bb 0 insn -1) }u119(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 167 174 175 176 276 277 278 279 280 281
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  gen 	 0 [ax] 17 [flags] 167 174 175 176 276 277 278 279 280 281
;; live  kill	 17 [flags]
;; rd  in  	(26) 0[18],6[85],7[98],16[291],17[446],20[531],87[1887,1888],167[1932,1933,1934],174[1935],175[1936,1937],176[1938],276[1994],277[1995],278[1996],279[1997],280[1998],281[1999],431[2087,2088],432[2090,2091],460[2121]
;; rd  gen 	(12) 0[18],17[446],167[1932],174[1935],175[1937],176[1938],276[1994],277[1995],278[1996],279[1997],280[1998],281[1999]
;; rd  kill	(39) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],167[1932,1933,1934],174[1935],175[1936,1937],176[1938],276[1994],277[1995],278[1996],279[1997],280[1998],281[1999]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; rd  out 	(13) 6[85],7[98],16[291],20[531],87[1887,1888],167[1932],175[1937],431[2087,2088],432[2090,2091],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 11 )->[12]->( 8 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u135(6){ d85(bb 0 insn -1) }u136(7){ d98(bb 0 insn -1) }u137(16){ d291(bb 0 insn -1) }u138(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  def 	 17 [flags] 87 283 284 285 286 287 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432 460
;; live  gen 	 17 [flags] 87 283 284 285 286 287 449
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[85],7[98],16[291],20[531],87[1887,1888],167[1932],175[1937],431[2087,2088],432[2090,2091],460[2121]
;; rd  gen 	(8) 17[312],87[1887],283[2000],284[2001],285[2002],286[2003],287[2005],449[2110]
;; rd  kill	(10) 87[1887,1888],283[2000],284[2001],285[2002],287[2005],449[2107,2108,2109,2110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 449 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 449 460
;; rd  out 	(7) 6[85],7[98],16[291],20[531],87[1887],449[2110],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 12 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u157(6){ d85(bb 0 insn -1) }u158(7){ d98(bb 0 insn -1) }u159(16){ d291(bb 0 insn -1) }u160(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[85],7[98],16[291],20[531],87[1887],449[2110],460[2121]
;; rd  gen 	(1) 17[303]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; rd  out 	(5) 6[85],7[98],16[291],20[531],449[2110]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u163(6){ d85(bb 0 insn -1) }u164(7){ d98(bb 0 insn -1) }u165(16){ d291(bb 0 insn -1) }u166(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 94 240 458
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 94 240 458
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[85],7[98],16[291],20[531],449[2110]
;; rd  gen 	(3) 94[1890],240[1970],458[2120]
;; rd  kill	(4) 94[1889,1890],240[1970],458[2120]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; rd  out 	(8) 6[85],7[98],16[291],20[531],94[1890],240[1970],449[2110],458[2120]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 14 15 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u168(6){ d85(bb 0 insn -1) }u169(7){ d98(bb 0 insn -1) }u170(16){ d291(bb 0 insn -1) }u171(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 458
;; lr  def 	 17 [flags] 94 290 291 293 294 298 300 301
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  gen 	 17 [flags] 94 290 291 293 294 298 300 301
;; live  kill	 17 [flags]
;; rd  in  	(17) 6[85],7[98],16[291],17[435],20[531],94[1889,1890],240[1970],290[2006],291[2007],293[2008],294[2009],298[2011],300[2012],301[2013],449[2110],458[2120]
;; rd  gen 	(9) 17[435],94[1889],290[2006],291[2007],293[2008],294[2009],298[2011],300[2012],301[2013]
;; rd  kill	(8) 94[1889,1890],290[2006],291[2007],293[2008],294[2009],300[2012],301[2013]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; rd  out 	(8) 6[85],7[98],16[291],20[531],94[1889],240[1970],449[2110],458[2120]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u191(6){ d85(bb 0 insn -1) }u192(7){ d98(bb 0 insn -1) }u193(16){ d291(bb 0 insn -1) }u194(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 101 457
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 101 457
;; live  kill	
;; rd  in  	(8) 6[85],7[98],16[291],20[531],94[1889],240[1970],449[2110],458[2120]
;; rd  gen 	(2) 101[1891],457[2119]
;; rd  kill	(3) 101[1891,1892],457[2119]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; rd  out 	(7) 6[85],7[98],16[291],20[531],101[1891],449[2110],457[2119]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 16 17 )->[17]->( 17 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u196(6){ d85(bb 0 insn -1) }u197(7){ d98(bb 0 insn -1) }u198(16){ d291(bb 0 insn -1) }u199(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 457
;; lr  def 	 17 [flags] 101 304 305 307 308 312 314 315
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  gen 	 17 [flags] 101 304 305 307 308 312 314 315
;; live  kill	 17 [flags]
;; rd  in  	(16) 6[85],7[98],16[291],17[430],20[531],101[1891,1892],304[2014],305[2015],307[2016],308[2017],312[2019],314[2020],315[2021],449[2110],457[2119]
;; rd  gen 	(9) 17[430],101[1892],304[2014],305[2015],307[2016],308[2017],312[2019],314[2020],315[2021]
;; rd  kill	(8) 101[1891,1892],304[2014],305[2015],307[2016],308[2017],314[2020],315[2021]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; rd  out 	(7) 6[85],7[98],16[291],20[531],101[1892],449[2110],457[2119]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 17 13 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u218(6){ d85(bb 0 insn -1) }u219(7){ d98(bb 0 insn -1) }u220(16){ d291(bb 0 insn -1) }u221(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 125 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags] 125 252
;; live  kill	
;; rd  in  	(7) 6[85],7[98],16[291],20[531],101[1892],449[2110],457[2119]
;; rd  gen 	(3) 17[301],125[1906],252[1974]
;; rd  kill	(7) 125[1905,1906],252[1971,1972,1973,1974,1975]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; rd  out 	(7) 6[85],7[98],16[291],20[531],125[1906],252[1974],449[2110]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 18 116 )->[19]->( 103 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u225(6){ d85(bb 0 insn -1) }u226(7){ d98(bb 0 insn -1) }u227(16){ d291(bb 0 insn -1) }u228(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 252
;; live  kill	
;; rd  in  	(7) 6[85],7[98],16[291],20[531],125[1906],252[1974],449[2110]
;; rd  gen 	(1) 252[1975]
;; rd  kill	(5) 252[1971,1972,1973,1974,1975]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; rd  out 	(5) 6[85],7[98],16[291],20[531],252[1975]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u229(6){ d85(bb 0 insn -1) }u230(7){ d98(bb 0 insn -1) }u231(16){ d291(bb 0 insn -1) }u232(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 456
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; live  gen 	 456
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[85],7[98],16[291],20[531],125[1906],252[1974],449[2110]
;; rd  gen 	(1) 456[2118]
;; rd  kill	(1) 456[2118]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; rd  out 	(8) 6[85],7[98],16[291],20[531],125[1906],252[1974],449[2110],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 20 102 )->[21]->( 102 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u234(6){ d85(bb 0 insn -1) }u235(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u236(16){ d291(bb 0 insn -1) }u237(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; lr  def 	 17 [flags] 317 318 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  gen 	 17 [flags] 317 318 451
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[85],7[86,88,90,92,94,96,98],16[291],17[304],20[531],125[1905,1906],252[1971,1972,1973,1974],449[2107,2108,2109,2110],456[2118]
;; rd  gen 	(4) 17[429],317[2022],318[2023],451[2115]
;; rd  kill	(7) 317[2022],318[2023],451[2113,2114,2115,2116,2117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; rd  out 	(20) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],252[1971,1972,1973,1974],449[2107,2108,2109,2110],451[2115],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 21 )->[22]->( 23 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u246(6){ d85(bb 0 insn -1) }u247(7){ d96(bb 22 insn 232) }u248(16){ d291(bb 0 insn -1) }u249(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 104 106 320 325 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 104 106 320 325 451
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],252[1971,1972,1973,1974],449[2107,2108,2109,2110],451[2115],456[2118]
;; rd  gen 	(7) 7[96],17[426],104[1893],106[1896],320[2024],325[2025],451[2116]
;; rd  kill	(24) 7[86,87,88,89,90,91,92,93,94,95,96,97,98],104[1893,1894],106[1895,1896],320[2024],325[2025],451[2113,2114,2115,2116,2117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; rd  out 	(8) 6[85],7[96],16[291],20[531],104[1893],106[1896],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u266(6){ d85(bb 0 insn -1) }u267(7){ d96(bb 22 insn 232) }u268(16){ d291(bb 0 insn -1) }u269(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 135 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(8) 6[85],7[96],16[291],20[531],104[1893],106[1896],451[2116],456[2118]
;; rd  gen 	(2) 135[1913],136[1917]
;; rd  kill	(7) 135[1911,1912,1913],136[1914,1915,1916,1917]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; rd  out 	(10) 6[85],7[96],16[291],20[531],104[1893],106[1896],135[1913],136[1917],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 23 26 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u270(6){ d85(bb 0 insn -1) }u271(7){ d96(bb 22 insn 232) }u272(16){ d291(bb 0 insn -1) }u273(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags] 439
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 17 [flags] 439
;; live  kill	 17 [flags]
;; rd  in  	(18) 6[85],7[96],16[291],17[414],20[531],104[1893,1894],106[1896],135[1911,1913],136[1915,1917],332[2030],334[2031],335[2032],336[2033],451[2116],456[2118]
;; rd  gen 	(2) 17[340],439[2099]
;; rd  kill	(1) 439[2099]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; rd  out 	(13) 6[85],7[96],16[291],20[531],104[1893,1894],106[1896],135[1911,1913],136[1915,1917],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u277(6){ d85(bb 0 insn -1) }u278(7){ d96(bb 22 insn 232) }u279(16){ d291(bb 0 insn -1) }u280(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136
;; lr  def 	 17 [flags] 136 328 329 330 331
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 136 328 329 330 331
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[85],7[96],16[291],20[531],104[1893,1894],106[1896],135[1911,1913],136[1915,1917],451[2116],456[2118]
;; rd  gen 	(5) 136[1915],328[2026],329[2027],330[2028],331[2029]
;; rd  kill	(4) 328[2026],329[2027],330[2028],331[2029]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; rd  out 	(13) 6[85],7[96],16[291],20[531],104[1893,1894],106[1896],135[1911,1913],136[1915,1917],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 24 25 )->[26]->( 24 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(6){ d85(bb 0 insn -1) }u294(7){ d96(bb 22 insn 232) }u295(16){ d291(bb 0 insn -1) }u296(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135
;; lr  def 	 17 [flags] 104 135 332 334 335 336
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 17 [flags] 104 135 332 334 335 336
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[85],7[96],16[291],20[531],104[1893,1894],106[1896],135[1911,1913],136[1915,1917],451[2116],456[2118]
;; rd  gen 	(7) 17[414],104[1894],135[1911],332[2030],334[2031],335[2032],336[2033]
;; rd  kill	(6) 104[1893,1894],332[2030],334[2031],335[2032],336[2033]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; rd  out 	(12) 6[85],7[96],16[291],20[531],104[1894],106[1896],135[1911,1913],136[1915,1917],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 22 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u311(6){ d85(bb 0 insn -1) }u312(7){ d96(bb 22 insn 232) }u313(16){ d291(bb 0 insn -1) }u314(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451 456
;; live  gen 	 136
;; live  kill	
;; rd  in  	(8) 6[85],7[96],16[291],20[531],104[1893],106[1896],451[2116],456[2118]
;; rd  gen 	(1) 136[1914]
;; rd  kill	(4) 136[1914,1915,1916,1917]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; rd  out 	(8) 6[85],7[96],16[291],20[531],106[1896],136[1914],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 27 26 )->[28]->( 29 97 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u315(6){ d85(bb 0 insn -1) }u316(7){ d96(bb 22 insn 232) }u317(16){ d291(bb 0 insn -1) }u318(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 6[85],7[96],16[291],20[531],104[1894],106[1896],135[1911,1913],136[1914,1915,1917],451[2116],456[2118]
;; rd  gen 	(1) 17[300]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; rd  out 	(10) 6[85],7[96],16[291],20[531],106[1896],136[1914,1915,1917],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u321(6){ d85(bb 0 insn -1) }u322(7){ d96(bb 22 insn 232) }u323(16){ d291(bb 0 insn -1) }u324(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 83 123 189 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  gen 	 83 123 189 450
;; live  kill	
;; rd  in  	(10) 6[85],7[96],16[291],20[531],106[1896],136[1914,1915,1917],451[2116],456[2118]
;; rd  gen 	(4) 83[1884],123[1904],189[1954],450[2111]
;; rd  kill	(11) 83[1882,1883,1884],123[1903,1904],189[1951,1952,1953,1954],450[2111,2112]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; rd  out 	(13) 6[85],7[96],16[291],20[531],83[1884],106[1896],123[1904],136[1914,1915,1917],189[1954],450[2111],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 29 96 )->[30]->( 31 105 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u326(6){ d85(bb 0 insn -1) }u327(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u328(16){ d291(bb 0 insn -1) }u329(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 123 136 189 450
;; lr  def 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  gen 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],106[1895,1896],123[1903,1904],136[1914,1915,1917],189[1951,1954],450[2111,2112],456[2118]
;; rd  gen 	(14) 17[407],112[1897],113[1898],339[2034],340[2035],341[2036],342[2037],343[2038],344[2039],345[2041],346[2042],347[2043],427[2079],428[2080]
;; rd  kill	(12) 112[1897],113[1898],339[2034],340[2035],341[2036],342[2037],343[2038],344[2039],346[2042],347[2043],427[2079],428[2080]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1954],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u353(6){ d85(bb 0 insn -1) }u354(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u355(16){ d291(bb 0 insn -1) }u356(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  gen 	 203
;; live  kill	
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1954],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 203[1957]
;; rd  kill	(5) 203[1956,1957,1958,1959,1960]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1954],203[1957],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 31 37 )->[32]->( 36 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u357(6){ d85(bb 0 insn -1) }u358(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u359(16){ d291(bb 0 insn -1) }u360(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(26) 6[85],7[86,88,90,96],16[291],17[404],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[406]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(26) 6[85],7[86,88,90,96],16[291],17[406],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 32 )->[33]->( 35 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u364(6){ d85(bb 0 insn -1) }u365(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u366(16){ d291(bb 0 insn -1) }u367(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 6[85],7[86,88,90,96],16[291],17[406],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(25) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 33 )->[34]->( 36 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u369(6){ d85(bb 0 insn -1) }u370(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u371(16){ d291(bb 0 insn -1) }u372(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(25) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[405]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(25) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 34 33 )->[35]->( 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u376(6){ d85(bb 0 insn -1) }u377(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u378(16){ d291(bb 0 insn -1) }u379(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  gen 	 183 189 203
;; live  kill	
;; rd  in  	(25) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(3) 183[1944],189[1953],203[1960]
;; rd  kill	(10) 183[1944],189[1951,1952,1953,1954],203[1956,1957,1958,1959,1960]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1953],203[1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 32 34 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u383(6){ d85(bb 0 insn -1) }u384(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u385(16){ d291(bb 0 insn -1) }u386(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 189
;; live  kill	
;; rd  in  	(26) 6[85],7[86,88,90,96],16[291],17[406],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1952,1953,1954],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 189[1952]
;; rd  kill	(4) 189[1951,1952,1953,1954]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1952],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 35 36 )->[37]->( 32 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u388(6){ d85(bb 0 insn -1) }u389(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u390(16){ d291(bb 0 insn -1) }u391(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1952,1953],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[404]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; rd  out 	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1952,1953],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 37 )->[38]->( 106 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u394(6){ d85(bb 0 insn -1) }u395(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u396(16){ d291(bb 0 insn -1) }u397(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1952,1953],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[338]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 38 )->[39]->( 106 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u400(6){ d85(bb 0 insn -1) }u401(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u402(16){ d291(bb 0 insn -1) }u403(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[337]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],17[337],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 39 )->[40]->( 51 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u407(6){ d85(bb 0 insn -1) }u408(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u409(16){ d291(bb 0 insn -1) }u410(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	
;; live  kill	
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],17[337],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 40 )->[41]->( 106 51 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u412(6){ d85(bb 0 insn -1) }u413(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u414(16){ d291(bb 0 insn -1) }u415(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[336]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1960],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 106 )->[42]->( 48 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u419(6){ d85(bb 0 insn -1) }u420(7){ d90(bb 106 insn 674) }u421(16){ d291(bb 0 insn -1) }u422(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 437
;; lr  def 	 17 [flags] 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; live  gen 	 17 [flags] 352
;; live  kill	
;; rd  in  	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],437[2097],438[2098],456[2118]
;; rd  gen 	(2) 17[403],352[2044]
;; rd  kill	(1) 352[2044]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; rd  out 	(18) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 42 )->[43]->( 48 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u427(6){ d85(bb 0 insn -1) }u428(7){ d90(bb 106 insn 674) }u429(16){ d291(bb 0 insn -1) }u430(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 17 [flags] 354
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 17 [flags] 354
;; live  kill	
;; rd  in  	(18) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;; rd  gen 	(2) 17[402],354[2045]
;; rd  kill	(1) 354[2045]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; rd  out 	(18) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 43 )->[44]->( 49 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u435(6){ d85(bb 0 insn -1) }u436(7){ d90(bb 106 insn 674) }u437(16){ d291(bb 0 insn -1) }u438(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 438
;; lr  def 	 17 [flags] 120 441 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 17 [flags] 120 441 442
;; live  kill	
;; rd  in  	(18) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;; rd  gen 	(4) 17[318],120[1902],441[2100],442[2101]
;; rd  kill	(5) 120[1900,1901,1902],441[2100],442[2101]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; rd  out 	(21) 6[85],7[90],16[291],17[318],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 44 )->[45]->( 47 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u444(6){ d85(bb 0 insn -1) }u445(7){ d90(bb 106 insn 674) }u446(16){ d291(bb 0 insn -1) }u447(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  gen 	
;; live  kill	
;; rd  in  	(21) 6[85],7[90],16[291],17[318],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; rd  out 	(20) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 45 )->[46]->( 49 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u449(6){ d85(bb 0 insn -1) }u450(7){ d90(bb 106 insn 674) }u451(16){ d291(bb 0 insn -1) }u452(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 441
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;; rd  gen 	(1) 17[317]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; rd  out 	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 45 46 )->[47]->( 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u456(6){ d85(bb 0 insn -1) }u457(7){ d90(bb 106 insn 674) }u458(16){ d291(bb 0 insn -1) }u459(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 120
;; live  kill	
;; rd  in  	(20) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;; rd  gen 	(1) 120[1901]
;; rd  kill	(3) 120[1900,1901,1902]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; rd  out 	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1901],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 43 42 )->[48]->( 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u460(6){ d85(bb 0 insn -1) }u461(7){ d90(bb 106 insn 674) }u462(16){ d291(bb 0 insn -1) }u463(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 120
;; live  kill	
;; rd  in  	(18) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;; rd  gen 	(1) 120[1900]
;; rd  kill	(3) 120[1900,1901,1902]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; rd  out 	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],120[1900],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 48 47 44 46 )->[49]->( 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u464(6){ d85(bb 0 insn -1) }u465(7){ d90(bb 106 insn 674) }u466(16){ d291(bb 0 insn -1) }u467(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 203 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 356 361 362
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  gen 	 356 361 362
;; live  kill	 17 [flags]
;; rd  in  	(23) 6[85],7[90],16[291],17[318],20[531],83[1883,1884],112[1897],113[1898],120[1900,1901,1902],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],438[2098],441[2100],456[2118]
;; rd  gen 	(3) 356[2046],361[2047],362[2048]
;; rd  kill	(3) 356[2046],361[2047],362[2048]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(17) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 106 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u483(6){ d85(bb 0 insn -1) }u484(7){ d90(bb 106 insn 674) }u485(16){ d291(bb 0 insn -1) }u486(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 437
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 456
;; live  gen 	 203
;; live  kill	
;; rd  in  	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],437[2097],438[2098],456[2118]
;; rd  gen 	(1) 203[1958]
;; rd  kill	(5) 203[1956,1957,1958,1959,1960]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(17) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1958],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 50 41 40 49 )->[51]->( 52 95 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u492(6){ d85(bb 0 insn -1) }u493(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u494(16){ d291(bb 0 insn -1) }u495(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1957,1958,1959,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 17[398]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; rd  out 	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 51 )->[52]->( 53 107 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u498(6){ d85(bb 0 insn -1) }u499(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u500(16){ d291(bb 0 insn -1) }u501(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 136 427 428
;; lr  def 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  gen 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],427[2079],428[2080],456[2118]
;; rd  gen 	(9) 17[309],117[1899],187[1948],363[2049],364[2050],365[2051],366[2052],367[2054],448[2106]
;; rd  kill	(9) 117[1899],187[1948,1949,1950],363[2049],364[2050],365[2051],367[2054],448[2106]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; rd  out 	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],187[1948],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 52 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u519(6){ d85(bb 0 insn -1) }u520(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u521(16){ d291(bb 0 insn -1) }u522(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  gen 	 186
;; live  kill	
;; rd  in  	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],187[1948],448[2106],456[2118]
;; rd  gen 	(1) 186[1946]
;; rd  kill	(3) 186[1945,1946,1947]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946],187[1948],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 53 59 )->[54]->( 58 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u523(6){ d85(bb 0 insn -1) }u524(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u525(16){ d291(bb 0 insn -1) }u526(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[85],7[86,88,90,96],16[291],17[389],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;; rd  gen 	(1) 17[391]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(24) 6[85],7[86,88,90,96],16[291],17[391],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 54 )->[55]->( 57 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u530(6){ d85(bb 0 insn -1) }u531(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u532(16){ d291(bb 0 insn -1) }u533(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 6[85],7[86,88,90,96],16[291],17[391],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 55 )->[56]->( 58 57 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u535(6){ d85(bb 0 insn -1) }u536(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u537(16){ d291(bb 0 insn -1) }u538(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;; rd  gen 	(1) 17[390]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 56 55 )->[57]->( 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u542(6){ d85(bb 0 insn -1) }u543(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u544(16){ d291(bb 0 insn -1) }u545(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  gen 	 186 187 201
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;; rd  gen 	(3) 186[1947],187[1950],201[1955]
;; rd  kill	(7) 186[1945,1946,1947],187[1948,1949,1950],201[1955]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1947],187[1950],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 54 56 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u549(6){ d85(bb 0 insn -1) }u550(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u551(16){ d291(bb 0 insn -1) }u552(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 187
;; live  kill	
;; rd  in  	(24) 6[85],7[86,88,90,96],16[291],17[391],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1948,1949,1950],448[2106],456[2118]
;; rd  gen 	(1) 187[1949]
;; rd  kill	(3) 187[1948,1949,1950]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1949],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 57 58 )->[59]->( 54 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u554(6){ d85(bb 0 insn -1) }u555(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u556(16){ d291(bb 0 insn -1) }u557(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1949,1950],448[2106],456[2118]
;; rd  gen 	(1) 17[389]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1949,1950],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 59 )->[60]->( 108 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u560(6){ d85(bb 0 insn -1) }u561(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u562(16){ d291(bb 0 insn -1) }u563(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],187[1949,1950],448[2106],456[2118]
;; rd  gen 	(1) 17[334]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 60 )->[61]->( 108 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u566(6){ d85(bb 0 insn -1) }u567(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u568(16){ d291(bb 0 insn -1) }u569(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;; rd  gen 	(1) 17[333]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; rd  out 	(21) 6[85],7[86,88,90,96],16[291],17[333],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 61 )->[62]->( 118 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u573(6){ d85(bb 0 insn -1) }u574(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u575(16){ d291(bb 0 insn -1) }u576(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	
;; live  kill	
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],17[333],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 62 )->[63]->( 108 118 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u578(6){ d85(bb 0 insn -1) }u579(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u580(16){ d291(bb 0 insn -1) }u581(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;; rd  gen 	(1) 17[332]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 108 )->[64]->( 70 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u585(6){ d85(bb 0 insn -1) }u586(7){ d88(bb 108 insn 698) }u587(16){ d291(bb 0 insn -1) }u588(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 435
;; lr  def 	 17 [flags] 370
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; live  gen 	 17 [flags] 370
;; live  kill	
;; rd  in  	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],435[2095],436[2096],456[2118]
;; rd  gen 	(2) 17[388],370[2055]
;; rd  kill	(1) 370[2055]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; rd  out 	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 64 )->[65]->( 70 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u593(6){ d85(bb 0 insn -1) }u594(7){ d88(bb 108 insn 698) }u595(16){ d291(bb 0 insn -1) }u596(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436
;; lr  def 	 17 [flags] 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 17 [flags] 372
;; live  kill	
;; rd  in  	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],436[2096],456[2118]
;; rd  gen 	(2) 17[387],372[2056]
;; rd  kill	(1) 372[2056]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; rd  out 	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 65 )->[66]->( 71 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u601(6){ d85(bb 0 insn -1) }u602(7){ d88(bb 108 insn 698) }u603(16){ d291(bb 0 insn -1) }u604(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 436
;; lr  def 	 17 [flags] 212 443 444
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 17 [flags] 212 443 444
;; live  kill	
;; rd  in  	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],436[2096],456[2118]
;; rd  gen 	(4) 17[316],212[1965],443[2102],444[2103]
;; rd  kill	(5) 212[1963,1964,1965],443[2102],444[2103]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; rd  out 	(18) 6[85],7[88],16[291],17[316],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],443[2102],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 66 )->[67]->( 69 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u610(6){ d85(bb 0 insn -1) }u611(7){ d88(bb 108 insn 698) }u612(16){ d291(bb 0 insn -1) }u613(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 6[85],7[88],16[291],17[316],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],443[2102],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; rd  out 	(17) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],443[2102],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 67 )->[68]->( 71 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u615(6){ d85(bb 0 insn -1) }u616(7){ d88(bb 108 insn 698) }u617(16){ d291(bb 0 insn -1) }u618(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 443
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],443[2102],456[2118]
;; rd  gen 	(1) 17[315]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; rd  out 	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 67 68 )->[69]->( 71 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u622(6){ d85(bb 0 insn -1) }u623(7){ d88(bb 108 insn 698) }u624(16){ d291(bb 0 insn -1) }u625(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 212
;; live  kill	
;; rd  in  	(17) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1965],436[2096],443[2102],456[2118]
;; rd  gen 	(1) 212[1964]
;; rd  kill	(3) 212[1963,1964,1965]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; rd  out 	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1964],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 65 64 )->[70]->( 71 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u626(6){ d85(bb 0 insn -1) }u627(7){ d88(bb 108 insn 698) }u628(16){ d291(bb 0 insn -1) }u629(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 212
;; live  kill	
;; rd  in  	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],436[2096],456[2118]
;; rd  gen 	(1) 212[1963]
;; rd  kill	(3) 212[1963,1964,1965]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; rd  out 	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1963],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 70 69 66 68 )->[71]->( 73 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u630(6){ d85(bb 0 insn -1) }u631(7){ d88(bb 108 insn 698) }u632(16){ d291(bb 0 insn -1) }u633(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 212 436
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 374 379 380
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  gen 	 374 379 380
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[85],7[88],16[291],17[316],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],212[1963,1964,1965],436[2096],443[2102],456[2118]
;; rd  gen 	(3) 374[2057],379[2058],380[2059]
;; rd  kill	(3) 374[2057],379[2058],380[2059]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; rd  out 	(14) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 108 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u649(6){ d85(bb 0 insn -1) }u650(7){ d88(bb 108 insn 698) }u651(16){ d291(bb 0 insn -1) }u652(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 435
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 456
;; live  gen 	 209
;; live  kill	
;; rd  in  	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],435[2095],436[2096],456[2118]
;; rd  gen 	(1) 209[1961]
;; rd  kill	(2) 209[1961,1962]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; rd  out 	(14) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1961],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 71 72 )->[73]->( 109 95 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u658(6){ d85(bb 0 insn -1) }u659(7){ d88(bb 108 insn 698) }u660(16){ d291(bb 0 insn -1) }u661(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(15) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1961,1962],456[2118]
;; rd  gen 	(1) 17[383]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; rd  out 	(13) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 109 117 )->[74]->( 75 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u664(6){ d85(bb 0 insn -1) }u665(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u666(16){ d291(bb 0 insn -1) }u667(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  gen 	 181
;; live  kill	
;; rd  in  	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928],456[2118]
;; rd  gen 	(1) 181[1940]
;; rd  kill	(5) 181[1939,1940,1941,1942,1943]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928],181[1940],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 74 80 )->[75]->( 79 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u668(6){ d85(bb 0 insn -1) }u669(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u670(16){ d291(bb 0 insn -1) }u671(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],17[380],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[382]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(23) 6[85],7[86,88,90,96],16[291],17[382],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 75 )->[76]->( 78 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u675(6){ d85(bb 0 insn -1) }u676(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u677(16){ d291(bb 0 insn -1) }u678(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],17[382],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 76 )->[77]->( 79 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u680(6){ d85(bb 0 insn -1) }u681(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u682(16){ d291(bb 0 insn -1) }u683(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[381]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 77 76 )->[78]->( 80 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u687(6){ d85(bb 0 insn -1) }u688(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u689(16){ d291(bb 0 insn -1) }u690(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  gen 	 165 181 218
;; live  kill	
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(3) 165[1930],181[1943],218[1966]
;; rd  kill	(10) 165[1927,1928,1929,1930],181[1939,1940,1941,1942,1943],218[1966]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1930],181[1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 75 77 )->[79]->( 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u694(6){ d85(bb 0 insn -1) }u695(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u696(16){ d291(bb 0 insn -1) }u697(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 165
;; live  kill	
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],17[382],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927,1928,1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(1) 165[1929]
;; rd  kill	(4) 165[1927,1928,1929,1930]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1929],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 78 79 )->[80]->( 75 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u699(6){ d85(bb 0 insn -1) }u700(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u701(16){ d291(bb 0 insn -1) }u702(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[380]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1929,1930],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 80 )->[81]->( 111 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u705(6){ d85(bb 0 insn -1) }u706(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u707(16){ d291(bb 0 insn -1) }u708(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1929,1930],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[330]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; rd  out 	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 81 )->[82]->( 111 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u711(6){ d85(bb 0 insn -1) }u712(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u713(16){ d291(bb 0 insn -1) }u714(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[329]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; rd  out 	(19) 6[85],7[86,88,90,96],16[291],17[329],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 82 )->[83]->( 94 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u718(6){ d85(bb 0 insn -1) }u719(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u720(16){ d291(bb 0 insn -1) }u721(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 6[85],7[86,88,90,96],16[291],17[329],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; rd  out 	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 83 )->[84]->( 111 94 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u723(6){ d85(bb 0 insn -1) }u724(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u725(16){ d291(bb 0 insn -1) }u726(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;; rd  gen 	(1) 17[328]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; rd  out 	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1943],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 111 )->[85]->( 91 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u730(6){ d85(bb 0 insn -1) }u731(7){ d86(bb 111 insn 737) }u732(16){ d291(bb 0 insn -1) }u733(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 433
;; lr  def 	 17 [flags] 382
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; live  gen 	 17 [flags] 382
;; live  kill	
;; rd  in  	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],433[2093],434[2094],456[2118]
;; rd  gen 	(2) 17[379],382[2060]
;; rd  kill	(1) 382[2060]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; rd  out 	(14) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 85 )->[86]->( 91 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u738(6){ d85(bb 0 insn -1) }u739(7){ d86(bb 111 insn 737) }u740(16){ d291(bb 0 insn -1) }u741(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 17 [flags] 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 17 [flags] 384
;; live  kill	
;; rd  in  	(14) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],434[2094],456[2118]
;; rd  gen 	(2) 17[378],384[2061]
;; rd  kill	(1) 384[2061]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; rd  out 	(14) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 86 )->[87]->( 92 88 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u746(6){ d85(bb 0 insn -1) }u747(7){ d86(bb 111 insn 737) }u748(16){ d291(bb 0 insn -1) }u749(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 434
;; lr  def 	 17 [flags] 229 445 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 17 [flags] 229 445 446
;; live  kill	
;; rd  in  	(14) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],434[2094],456[2118]
;; rd  gen 	(4) 17[314],229[1969],445[2104],446[2105]
;; rd  kill	(5) 229[1967,1968,1969],445[2104],446[2105]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; rd  out 	(17) 6[85],7[86],16[291],17[314],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],445[2104],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 87 )->[88]->( 90 89 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u755(6){ d85(bb 0 insn -1) }u756(7){ d86(bb 111 insn 737) }u757(16){ d291(bb 0 insn -1) }u758(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; live  gen 	
;; live  kill	
;; rd  in  	(17) 6[85],7[86],16[291],17[314],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],445[2104],456[2118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; rd  out 	(16) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],445[2104],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 88 )->[89]->( 92 90 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u760(6){ d85(bb 0 insn -1) }u761(7){ d86(bb 111 insn 737) }u762(16){ d291(bb 0 insn -1) }u763(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 445
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],445[2104],456[2118]
;; rd  gen 	(1) 17[313]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; rd  out 	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 88 89 )->[90]->( 92 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u767(6){ d85(bb 0 insn -1) }u768(7){ d86(bb 111 insn 737) }u769(16){ d291(bb 0 insn -1) }u770(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 229
;; live  kill	
;; rd  in  	(16) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1969],434[2094],445[2104],456[2118]
;; rd  gen 	(1) 229[1968]
;; rd  kill	(3) 229[1967,1968,1969]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; rd  out 	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1968],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 86 85 )->[91]->( 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u771(6){ d85(bb 0 insn -1) }u772(7){ d86(bb 111 insn 737) }u773(16){ d291(bb 0 insn -1) }u774(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 229
;; live  kill	
;; rd  in  	(14) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],434[2094],456[2118]
;; rd  gen 	(1) 229[1967]
;; rd  kill	(3) 229[1967,1968,1969]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; rd  out 	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1967],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 91 90 87 89 )->[92]->( 94 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u775(6){ d85(bb 0 insn -1) }u776(7){ d86(bb 111 insn 737) }u777(16){ d291(bb 0 insn -1) }u778(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 229 434
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 386 391 392
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  gen 	 386 391 392
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[85],7[86],16[291],17[314],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],229[1967,1968,1969],434[2094],445[2104],456[2118]
;; rd  gen 	(3) 386[2062],391[2063],392[2064]
;; rd  kill	(3) 386[2062],391[2063],392[2064]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; rd  out 	(13) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 111 )->[93]->( 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u794(6){ d85(bb 0 insn -1) }u795(7){ d86(bb 111 insn 737) }u796(16){ d291(bb 0 insn -1) }u797(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 456
;; live  gen 	 181
;; live  kill	
;; rd  in  	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],433[2093],434[2094],456[2118]
;; rd  gen 	(1) 181[1941]
;; rd  kill	(5) 181[1939,1940,1941,1942,1943]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; rd  out 	(13) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1941],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 93 84 83 92 )->[94]->( 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u803(6){ d85(bb 0 insn -1) }u804(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u805(16){ d291(bb 0 insn -1) }u806(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 181
;; lr  def 	 17 [flags] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  gen 	 83
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1940,1941,1942,1943],456[2118]
;; rd  gen 	(1) 83[1883]
;; rd  kill	(3) 83[1882,1883,1884]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; rd  out 	(14) 6[85],7[86,88,90,96],16[291],20[531],83[1883],123[1903,1904],136[1914,1915,1917],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 118 94 51 73 )->[95]->( 96 98 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u809(6){ d85(bb 0 insn -1) }u810(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u811(16){ d291(bb 0 insn -1) }u812(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 106 123 450 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; live  gen 	 17 [flags] 106 123 450 451
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],427[2079],428[2080],448[2106],456[2118]
;; rd  gen 	(5) 17[373],106[1895],123[1903],450[2112],451[2117]
;; rd  kill	(11) 106[1895,1896],123[1903,1904],450[2111,2112],451[2113,2114,2115,2116,2117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451 456
;; rd  out 	(17) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],106[1895],123[1903],136[1914,1915,1917],450[2112],451[2117],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 95 )->[96]->( 30 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u821(6){ d85(bb 0 insn -1) }u822(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u823(16){ d291(bb 0 insn -1) }u824(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 189
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 456
;; live  gen 	 189
;; live  kill	
;; rd  in  	(18) 6[85],7[86,88,90,96],16[291],17[373],20[531],83[1883,1884],106[1895],123[1903],136[1914,1915,1917],450[2112],451[2117],456[2118]
;; rd  gen 	(1) 189[1951]
;; rd  kill	(4) 189[1951,1952,1953,1954]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; rd  out 	(17) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],106[1895],123[1903],136[1914,1915,1917],189[1951],450[2112],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 28 )->[97]->( 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u825(6){ d85(bb 0 insn -1) }u826(7){ d96(bb 22 insn 232) }u827(16){ d291(bb 0 insn -1) }u828(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451 456
;; live  gen 	 83
;; live  kill	
;; rd  in  	(10) 6[85],7[96],16[291],20[531],106[1896],136[1914,1915,1917],451[2116],456[2118]
;; rd  gen 	(1) 83[1882]
;; rd  kill	(3) 83[1882,1883,1884]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; rd  out 	(7) 6[85],7[96],16[291],20[531],83[1882],451[2116],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 95 97 )->[98]->( 99 100 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u829(6){ d85(bb 0 insn -1) }u830(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u831(16){ d291(bb 0 insn -1) }u832(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 17 [flags] 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; live  gen 	 17 [flags] 252
;; live  kill	
;; rd  in  	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1882,1883,1884],106[1895],123[1903],136[1914,1915,1917],450[2112],451[2116,2117],456[2118]
;; rd  gen 	(2) 17[372],252[1973]
;; rd  kill	(5) 252[1971,1972,1973,1974,1975]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; rd  out 	(14) 6[85],7[86,88,90,96],16[291],20[531],83[1882,1883,1884],252[1973],451[2116,2117],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 98 )->[99]->( 102 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u836(6){ d85(bb 0 insn -1) }u837(7){ d94(bb 99 insn 593) }u838(16){ d291(bb 0 insn -1) }u839(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 397 449 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; live  gen 	 2 [cx] 7 [sp] 252 397 449 451
;; live  kill	 17 [flags]
;; rd  in  	(14) 6[85],7[86,88,90,96],16[291],20[531],83[1882,1883,1884],252[1973],451[2116,2117],456[2118]
;; rd  gen 	(5) 7[94],252[1972],397[2065],449[2109],451[2114]
;; rd  kill	(28) 7[86,87,88,89,90,91,92,93,94,95,96,97,98],252[1971,1972,1973,1974,1975],397[2065],449[2107,2108,2109,2110],451[2113,2114,2115,2116,2117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; rd  out 	(8) 6[85],7[94],16[291],20[531],252[1972],449[2109],451[2114],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d94(bb 99 insn 593) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 98 )->[100]->( 101 102 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u853(6){ d85(bb 0 insn -1) }u854(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u855(16){ d291(bb 0 insn -1) }u856(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252
;; lr  def 	 17 [flags] 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; live  gen 	 17 [flags] 449
;; live  kill	
;; rd  in  	(14) 6[85],7[86,88,90,96],16[291],20[531],83[1882,1883,1884],252[1973],451[2116,2117],456[2118]
;; rd  gen 	(2) 17[369],449[2108]
;; rd  kill	(4) 449[2107,2108,2109,2110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; rd  out 	(12) 6[85],7[86,88,90,96],16[291],20[531],252[1973],449[2108],451[2116,2117],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 100 )->[101]->( 102 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u860(6){ d85(bb 0 insn -1) }u861(7){ d92(bb 101 insn 606) }u862(16){ d291(bb 0 insn -1) }u863(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 449 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; live  gen 	 2 [cx] 7 [sp] 252 449 451
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[85],7[86,88,90,96],16[291],20[531],252[1973],449[2108],451[2116,2117],456[2118]
;; rd  gen 	(4) 7[92],252[1971],449[2107],451[2113]
;; rd  kill	(27) 7[86,87,88,89,90,91,92,93,94,95,96,97,98],252[1971,1972,1973,1974,1975],449[2107,2108,2109,2110],451[2113,2114,2115,2116,2117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; rd  out 	(8) 6[85],7[92],16[291],20[531],252[1971],449[2107],451[2113],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d92(bb 101 insn 606) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 21 99 100 101 )->[102]->( 21 103 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u875(6){ d85(bb 0 insn -1) }u876(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u877(16){ d291(bb 0 insn -1) }u878(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449 451
;; lr  def 	 17 [flags] 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  gen 	 17 [flags] 125
;; live  kill	 17 [flags]
;; rd  in  	(24) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],252[1971,1972,1973,1974],449[2107,2108,2109,2110],451[2113,2114,2115,2116,2117],456[2118]
;; rd  gen 	(2) 17[304],125[1905]
;; rd  kill	(2) 125[1905,1906]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; rd  out 	(20) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],125[1905],252[1971,1972,1973,1974],449[2107,2108,2109,2110],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 102 19 )->[103]->( 104 119 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u886(6){ d85(bb 0 insn -1) }u887(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u888(16){ d291(bb 0 insn -1) }u889(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 403 404 406 409 410 412
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  gen 	 0 [ax] 17 [flags] 129 132 403 404 406 409 410 412
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],125[1905],252[1971,1972,1973,1974,1975],449[2107,2108,2109,2110],456[2118]
;; rd  gen 	(10) 0[8],17[362],129[1908],132[1910],403[2066],404[2067],406[2068],409[2069],410[2070],412[2071]
;; rd  kill	(36) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],129[1907,1908],132[1909,1910],403[2066],404[2067],406[2068],409[2069],410[2070],412[2071]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; rd  out 	(12) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],129[1908],132[1910]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 103 104 )->[104]->( 104 119 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u908(6){ d85(bb 0 insn -1) }u909(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u910(16){ d291(bb 0 insn -1) }u911(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 414 417 418 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  gen 	 0 [ax] 17 [flags] 129 132 414 417 418 420
;; live  kill	 17 [flags]
;; rd  in  	(20) 0[7],6[85],7[86,88,90,92,94,96,98],16[291],17[357],20[531],129[1907,1908],132[1909,1910],414[2072],417[2073],418[2074],420[2075]
;; rd  gen 	(8) 0[7],17[357],129[1907],132[1909],414[2072],417[2073],418[2074],420[2075]
;; rd  kill	(34) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],129[1907,1908],132[1909,1910],414[2072],417[2073],418[2074],420[2075]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; rd  out 	(12) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],129[1907],132[1909]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 30 )->[105]->( 106 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u928(6){ d85(bb 0 insn -1) }u929(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u930(16){ d291(bb 0 insn -1) }u931(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  gen 	 203
;; live  kill	
;; rd  in  	(21) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],189[1951,1954],427[2079],428[2080],456[2118]
;; rd  gen 	(1) 203[1956]
;; rd  kill	(5) 203[1956,1957,1958,1959,1960]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; rd  out 	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1956],427[2079],428[2080],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 105 38 39 41 )->[106]->( 42 50 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u932(6){ d85(bb 0 insn -1) }u933(7){ d90(bb 106 insn 674) }u934(16){ d291(bb 0 insn -1) }u935(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203 258 421 437 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 203 258 421 437 438
;; live  kill	 17 [flags]
;; rd  in  	(23) 6[85],7[86,88,90,96],16[291],17[337],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1956,1957,1960],427[2079],428[2080],456[2118]
;; rd  gen 	(9) 0[5],1[32],7[90],17[326],203[1959],258[1977],421[2076],437[2097],438[2098]
;; rd  kill	(48) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],7[86,87,88,89,90,91,92,93,94,95,96,97,98],203[1956,1957,1958,1959,1960],258[1977],421[2076],437[2097],438[2098]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; rd  out 	(19) 6[85],7[90],16[291],20[531],83[1883,1884],112[1897],113[1898],123[1903,1904],136[1914,1915,1917],203[1959],427[2079],428[2080],437[2097],438[2098],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d90(bb 106 insn 674) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 52 )->[107]->( 108 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u961(6){ d85(bb 0 insn -1) }u962(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u963(16){ d291(bb 0 insn -1) }u964(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 456
;; live  gen 	 186
;; live  kill	
;; rd  in  	(19) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],187[1948],448[2106],456[2118]
;; rd  gen 	(1) 186[1945]
;; rd  kill	(3) 186[1945,1946,1947]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; rd  out 	(18) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1945],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 107 60 61 63 )->[108]->( 64 72 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u965(6){ d85(bb 0 insn -1) }u966(7){ d88(bb 108 insn 698) }u967(16){ d291(bb 0 insn -1) }u968(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209 422 435 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 209 422 435 436
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[85],7[86,88,90,96],16[291],17[333],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1945,1946,1947],448[2106],456[2118]
;; rd  gen 	(8) 0[3],1[29],7[88],17[325],209[1962],422[2077],435[2095],436[2096]
;; rd  kill	(44) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],7[86,87,88,89,90,91,92,93,94,95,96,97,98],209[1961,1962],422[2077],435[2095],436[2096]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; rd  out 	(16) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],209[1962],435[2095],436[2096],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 73 )->[109]->( 74 110 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u993(6){ d85(bb 0 insn -1) }u994(7){ d88(bb 108 insn 698) }u995(16){ d291(bb 0 insn -1) }u996(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  gen 	 17 [flags] 165
;; live  kill	
;; rd  in  	(13) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],456[2118]
;; rd  gen 	(2) 17[348],165[1928]
;; rd  kill	(4) 165[1927,1928,1929,1930]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; rd  out 	(14) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1928],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 109 )->[110]->( 111 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u999(6){ d85(bb 0 insn -1) }u1000(7){ d88(bb 108 insn 698) }u1001(16){ d291(bb 0 insn -1) }u1002(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  gen 	 181
;; live  kill	
;; rd  in  	(14) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1928],456[2118]
;; rd  gen 	(1) 181[1939]
;; rd  kill	(5) 181[1939,1940,1941,1942,1943]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; rd  out 	(14) 6[85],7[88],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1939],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d88(bb 108 insn 698) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 110 81 82 84 )->[111]->( 85 93 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1003(6){ d85(bb 0 insn -1) }u1004(7){ d86(bb 111 insn 737) }u1005(16){ d291(bb 0 insn -1) }u1006(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181 254 424 433 434
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 181 254 424 433 434
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],17[329],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],181[1939,1940,1943],456[2118]
;; rd  gen 	(9) 0[1],1[26],7[86],17[324],181[1942],254[1976],424[2078],433[2093],434[2094]
;; rd  kill	(48) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],7[86,87,88,89,90,91,92,93,94,95,96,97,98],181[1939,1940,1941,1942,1943],254[1976],424[2078],433[2093],434[2094]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; rd  out 	(15) 6[85],7[86],16[291],20[531],83[1883,1884],123[1903,1904],136[1914,1915,1917],181[1942],433[2093],434[2094],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 2 )->[112]->( 113 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1032(6){ d85(bb 0 insn -1) }u1033(7){ d98(bb 0 insn -1) }u1034(16){ d291(bb 0 insn -1) }u1035(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430
;; live  kill	
;; rd  in  	(5) 6[85],7[98],16[291],20[531],151[1922]
;; rd  gen 	(2) 429[2082],430[2085]
;; rd  kill	(6) 429[2081,2082,2083],430[2084,2085,2086]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; rd  out 	(7) 6[85],7[98],16[291],20[531],151[1922],429[2082],430[2085]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 112 4 )->[113]->( 5 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u1036(6){ d85(bb 0 insn -1) }u1037(7){ d98(bb 0 insn -1) }u1038(16){ d291(bb 0 insn -1) }u1039(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  gen 	 159
;; live  kill	
;; rd  in  	(11) 6[85],7[98],16[291],20[531],151[1921,1922],429[2081,2082],430[2084,2085],461[2122]
;; rd  gen 	(1) 159[1924]
;; rd  kill	(2) 159[1924,1925]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; rd  out 	(11) 6[85],7[98],16[291],20[531],151[1921,1922],159[1924],429[2081,2082],430[2084,2085]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 8 )->[114]->( 115 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u1040(6){ d85(bb 0 insn -1) }u1041(7){ d98(bb 0 insn -1) }u1042(16){ d291(bb 0 insn -1) }u1043(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  gen 	 431 432
;; live  kill	
;; rd  in  	(8) 6[85],7[98],16[291],20[531],87[1887,1888],167[1934],460[2121]
;; rd  gen 	(2) 431[2088],432[2091]
;; rd  kill	(6) 431[2087,2088,2089],432[2090,2091,2092]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; rd  out 	(10) 6[85],7[98],16[291],20[531],87[1887,1888],167[1934],431[2088],432[2091],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 114 10 )->[115]->( 11 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1044(6){ d85(bb 0 insn -1) }u1045(7){ d98(bb 0 insn -1) }u1046(16){ d291(bb 0 insn -1) }u1047(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 175
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  gen 	 175
;; live  kill	
;; rd  in  	(13) 6[85],7[98],16[291],20[531],87[1887,1888],167[1933,1934],431[2087,2088],432[2090,2091],460[2121]
;; rd  gen 	(1) 175[1936]
;; rd  kill	(2) 175[1936,1937]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; rd  out 	(14) 6[85],7[98],16[291],20[531],87[1887,1888],167[1933,1934],175[1936],431[2087,2088],432[2090,2091],460[2121]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 6 )->[116]->( 19 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1048(6){ d85(bb 0 insn -1) }u1049(7){ d98(bb 0 insn -1) }u1050(16){ d291(bb 0 insn -1) }u1051(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[85],7[98],16[291],20[531]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[85],7[98],16[291],20[531]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 118 )->[117]->( 74 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u1053(6){ d85(bb 0 insn -1) }u1054(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u1055(16){ d291(bb 0 insn -1) }u1056(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; live  gen 	 165
;; live  kill	
;; rd  in  	(17) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],448[2106],456[2118]
;; rd  gen 	(1) 165[1927]
;; rd  kill	(4) 165[1927,1928,1929,1930]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; rd  out 	(17) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],165[1927],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 63 62 )->[118]->( 117 95 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1058(6){ d85(bb 0 insn -1) }u1059(7){ d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u1060(16){ d291(bb 0 insn -1) }u1061(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],117[1899],123[1903,1904],136[1914,1915,1917],186[1946,1947],448[2106],456[2118]
;; rd  gen 	(1) 17[343]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; rd  out 	(17) 6[85],7[86,88,90,96],16[291],20[531],83[1883,1884],112[1897],123[1903,1904],136[1914,1915,1917],448[2106],456[2118]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d96(bb 22 insn 232) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 104 103 )->[119]->( 1 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1064(6){ d85(bb 0 insn -1) }u1065(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u1066(16){ d291(bb 0 insn -1) }u1067(20){ d531(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(14) 6[85],7[86,88,90,92,94,96,98],16[291],20[531],129[1907,1908],132[1909,1910]
;; rd  gen 	(1) 0[0]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(11) 0[0],6[85],7[86,88,90,92,94,96,98],16[291],20[531]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 16 { d291(bb 0 insn -1) }
;;   reg 20 { d531(bb 0 insn -1) }

( 119 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1069(0){ d0(bb 119 insn 776) }u1070(6){ d85(bb 0 insn -1) }u1071(7){ d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }u1072(20){ d531(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 0[0],6[85],7[86,88,90,92,94,96,98],16[291],20[531]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 119 insn 776) }
;;   reg 6 { d85(bb 0 insn -1) }
;;   reg 7 { d98(bb 0 insn -1) d96(bb 22 insn 232) d94(bb 99 insn 593) d92(bb 101 insn 606) d90(bb 106 insn 674) d88(bb 108 insn 698) d86(bb 111 insn 737) }
;;   reg 20 { d531(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 3 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 91 to worklist
  Adding insn 85 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 110 to worklist
  Adding insn 105 to worklist
  Adding insn 124 to worklist
  Adding insn 118 to worklist
  Adding insn 143 to worklist
  Adding insn 137 to worklist
  Adding insn 158 to worklist
  Adding insn 153 to worklist
  Adding insn 161 to worklist
  Adding insn 186 to worklist
  Adding insn 182 to worklist
  Adding insn 209 to worklist
  Adding insn 205 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 225 to worklist
  Adding insn 245 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 236 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 229 to worklist
  Adding insn 252 to worklist
  Adding insn 274 to worklist
  Adding insn 278 to worklist
  Adding insn 301 to worklist
  Adding insn 305 to worklist
  Adding insn 307 to worklist
  Adding insn 309 to worklist
  Adding insn 322 to worklist
  Adding insn 325 to worklist
  Adding insn 328 to worklist
  Adding insn 330 to worklist
  Adding insn 332 to worklist
  Adding insn 341 to worklist
  Adding insn 345 to worklist
  Adding insn 350 to worklist
  Adding insn 352 to worklist
  Adding insn 354 to worklist
  Adding insn 373 to worklist
  Adding insn 365 to worklist
  Adding insn 364 to worklist
  Adding insn 362 to worklist
  Adding insn 361 to worklist
  Adding insn 360 to worklist
  Adding insn 378 to worklist
  Adding insn 377 to worklist
  Adding insn 384 to worklist
  Adding insn 397 to worklist
  Adding insn 401 to worklist
  Adding insn 403 to worklist
  Adding insn 405 to worklist
  Adding insn 418 to worklist
  Adding insn 421 to worklist
  Adding insn 424 to worklist
  Adding insn 426 to worklist
  Adding insn 428 to worklist
  Adding insn 437 to worklist
  Adding insn 441 to worklist
  Adding insn 446 to worklist
  Adding insn 448 to worklist
  Adding insn 450 to worklist
  Adding insn 469 to worklist
  Adding insn 461 to worklist
  Adding insn 460 to worklist
  Adding insn 458 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 474 to worklist
  Adding insn 473 to worklist
  Adding insn 478 to worklist
  Adding insn 485 to worklist
  Adding insn 487 to worklist
  Adding insn 489 to worklist
  Adding insn 502 to worklist
  Adding insn 505 to worklist
  Adding insn 508 to worklist
  Adding insn 510 to worklist
  Adding insn 512 to worklist
  Adding insn 521 to worklist
  Adding insn 525 to worklist
  Adding insn 530 to worklist
  Adding insn 532 to worklist
  Adding insn 534 to worklist
  Adding insn 553 to worklist
  Adding insn 545 to worklist
  Adding insn 544 to worklist
  Adding insn 542 to worklist
  Adding insn 541 to worklist
  Adding insn 540 to worklist
  Adding insn 558 to worklist
  Adding insn 557 to worklist
  Adding insn 563 to worklist
  Adding insn 571 to worklist
  Adding insn 582 to worklist
  Adding insn 592 to worklist
  Adding insn 590 to worklist
  Adding insn 588 to worklist
  Adding insn 584 to worklist
  Adding insn 600 to worklist
  Adding insn 605 to worklist
  Adding insn 603 to worklist
  Adding insn 616 to worklist
  Adding insn 612 to worklist
  Adding insn 635 to worklist
  Adding insn 627 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 624 to worklist
  Adding insn 656 to worklist
  Adding insn 646 to worklist
  Adding insn 645 to worklist
  Adding insn 644 to worklist
  Adding insn 680 to worklist
  Adding insn 673 to worklist
  Adding insn 671 to worklist
  Adding insn 670 to worklist
  Adding insn 668 to worklist
  Adding insn 667 to worklist
  Adding insn 665 to worklist
  Adding insn 664 to worklist
  Adding insn 704 to worklist
  Adding insn 697 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 692 to worklist
  Adding insn 691 to worklist
  Adding insn 689 to worklist
  Adding insn 688 to worklist
  Adding insn 715 to worklist
  Adding insn 743 to worklist
  Adding insn 736 to worklist
  Adding insn 734 to worklist
  Adding insn 733 to worklist
  Adding insn 731 to worklist
  Adding insn 730 to worklist
  Adding insn 728 to worklist
  Adding insn 727 to worklist
  Adding insn 758 to worklist
  Adding insn 771 to worklist
  Adding insn 777 to worklist
Finished finding needed instructions:
  Adding insn 232 to worklist
  Adding insn 593 to worklist
  Adding insn 606 to worklist
  Adding insn 674 to worklist
  Adding insn 698 to worklist
  Adding insn 737 to worklist
  Adding insn 776 to worklist
Processing use of (reg 7 sp) in insn 737:
Processing use of (reg 7 sp) in insn 737:
Processing use of (reg 7 sp) in insn 698:
Processing use of (reg 7 sp) in insn 698:
Processing use of (reg 7 sp) in insn 674:
Processing use of (reg 7 sp) in insn 674:
Processing use of (reg 7 sp) in insn 606:
Processing use of (reg 7 sp) in insn 606:
Processing use of (reg 7 sp) in insn 593:
Processing use of (reg 7 sp) in insn 593:
Processing use of (reg 7 sp) in insn 232:
Processing use of (reg 7 sp) in insn 232:
Processing use of (reg 0 ax) in insn 777:
Processing use of (reg 17 flags) in insn 771:
  Adding insn 770 to worklist
Processing use of (reg 186 [ __i$_M_node ]) in insn 770:
  Adding insn 30 to worklist
  Adding insn 889 to worklist
Processing use of (reg 187 [ __i$_M_node ]) in insn 30:
  Adding insn 31 to worklist
  Adding insn 413 to worklist
  Adding insn 906 to worklist
Processing use of (reg 448 [ __i$_M_node ]) in insn 906:
  Adding insn 395 to worklist
Processing use of (reg 187 [ __i$_M_node ]) in insn 413:
Processing use of (reg 201 [ __i$_M_node ]) in insn 31:
  Adding insn 408 to worklist
Processing use of (reg 187 [ __i$_M_node ]) in insn 408:
Processing use of (reg 20 frame) in insn 758:
Processing use of (reg 7 sp) in insn 727:
Processing use of (reg 7 sp) in insn 728:
Processing use of (reg 7 sp) in insn 728:
Processing use of (reg 112 [ t1 ]) in insn 730:
  Adding insn 294 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 730:
  Adding insn 729 to worklist
Processing use of (reg 0 ax) in insn 729:
Processing use of (reg 345 [ D.83220 ]) in insn 294:
  Adding insn 291 to worklist
  Adding insn 289 to worklist
Processing use of (reg 347) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 106 [ D.83218 ]) in insn 293:
  Adding insn 911 to worklist
  Adding insn 569 to worklist
Processing use of (reg 450) in insn 569:
  Adding insn 568 to worklist
Processing use of (reg 123 [ i ]) in insn 568:
  Adding insn 567 to worklist
Processing use of (reg 451 [ j ]) in insn 568:
  Adding insn 566 to worklist
Processing use of (reg 20 frame) in insn 566:
Processing use of (reg 123 [ i ]) in insn 567:
  Adding insn 22 to worklist
Processing use of (reg 451 [ j ]) in insn 567:
Processing use of (reg 451 [ j ]) in insn 911:
  Adding insn 241 to worklist
Processing use of (reg 20 frame) in insn 241:
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 289:
  Adding insn 17 to worklist
  Adding insn 259 to worklist
  Adding insn 18 to worklist
Processing use of (reg 339) in insn 289:
  Adding insn 283 to worklist
Processing use of (reg 123 [ i ]) in insn 283:
Processing use of (reg 136 [ tmod ]) in insn 259:
  Adding insn 257 to worklist
Processing use of (reg 331) in insn 259:
  Adding insn 258 to worklist
Processing use of (subreg (reg 136 [ tmod ]) 4) in insn 258:
Processing use of (reg 330) in insn 258:
  Adding insn 256 to worklist
Processing use of (reg 328) in insn 256:
  Adding insn 254 to worklist
Processing use of (reg 329) in insn 256:
  Adding insn 255 to worklist
Processing use of (subreg (reg 135 [ a ]) 4) in insn 255:
  Adding insn 16 to worklist
  Adding insn 268 to worklist
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 255:
Processing use of (reg 135 [ a ]) in insn 268:
  Adding insn 266 to worklist
Processing use of (reg 335) in insn 268:
  Adding insn 267 to worklist
Processing use of (subreg (reg 135 [ a ]) 4) in insn 267:
Processing use of (reg 334) in insn 267:
  Adding insn 265 to worklist
Processing use of (reg 332) in insn 265:
  Adding insn 263 to worklist
Processing use of (subreg (reg 135 [ a ]) 0) in insn 263:
Processing use of (subreg (reg 135 [ a ]) 4) in insn 263:
Processing use of (subreg (reg 135 [ a ]) 0) in insn 266:
Processing use of (subreg (reg 135 [ a ]) 0) in insn 266:
Processing use of (subreg (reg 135 [ a ]) 0) in insn 254:
Processing use of (subreg (reg 136 [ tmod ]) 4) in insn 254:
Processing use of (subreg (reg 135 [ a ]) 0) in insn 257:
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 257:
Processing use of (reg 345 [ D.83220 ]) in insn 291:
Processing use of (reg 346) in insn 291:
  Adding insn 290 to worklist
Processing use of (reg 344) in insn 290:
  Adding insn 288 to worklist
Processing use of (subreg (reg 345 [ D.83220 ]) 4) in insn 290:
Processing use of (reg 340) in insn 288:
  Adding insn 285 to worklist
Processing use of (reg 342) in insn 288:
  Adding insn 287 to worklist
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 287:
Processing use of (reg 343) in insn 287:
  Adding insn 286 to worklist
Processing use of (reg 339) in insn 286:
Processing use of (subreg (reg 136 [ tmod ]) 4) in insn 285:
Processing use of (reg 341) in insn 285:
  Adding insn 284 to worklist
Processing use of (reg 339) in insn 284:
Processing use of (reg 181 [ __i$_M_node ]) in insn 731:
Processing use of (reg 7 sp) in insn 733:
Processing use of (reg 424 [ D.83232 ]) in insn 733:
  Adding insn 732 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 732:
Processing use of (reg 7 sp) in insn 734:
Processing use of (reg 254 [ __pos ]) in insn 734:
  Adding insn 726 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 726:
  Adding insn 36 to worklist
  Adding insn 888 to worklist
  Adding insn 885 to worklist
Processing use of (reg 165 [ __i$_M_node ]) in insn 36:
  Adding insn 37 to worklist
  Adding insn 497 to worklist
  Adding insn 712 to worklist
  Adding insn 891 to worklist
Processing use of (reg 448 [ __i$_M_node ]) in insn 891:
Processing use of (reg 165 [ __i$_M_node ]) in insn 497:
Processing use of (reg 218 [ __i$_M_node ]) in insn 37:
  Adding insn 492 to worklist
Processing use of (reg 165 [ __i$_M_node ]) in insn 492:
Processing use of (reg 7 sp) in insn 736:
Processing use of (reg 7 sp) in insn 736:
Processing use of (reg 2 cx) in insn 736:
  Adding insn 735 to worklist
Processing use of (reg 7 sp) in insn 736:
Processing use of (reg 7 sp) in insn 736:
Processing use of (reg 7 sp) in insn 736:
Processing use of (reg 17 flags) in insn 743:
  Adding insn 742 to worklist
Processing use of (reg 434 [ __res+4 ]) in insn 742:
  Adding insn 876 to worklist
Processing use of (reg 1 dx) in insn 876:
Processing use of (reg 17 flags) in insn 715:
  Adding insn 714 to worklist
Processing use of (reg 165 [ __i$_M_node ]) in insn 714:
Processing use of (reg 7 sp) in insn 688:
Processing use of (reg 7 sp) in insn 689:
Processing use of (reg 7 sp) in insn 689:
Processing use of (reg 117 [ t2 ]) in insn 691:
  Adding insn 393 to worklist
Processing use of (reg 209 [ __i$_M_node ]) in insn 691:
  Adding insn 690 to worklist
Processing use of (reg 0 ax) in insn 690:
Processing use of (reg 113 [ D.83220 ]) in insn 393:
  Adding insn 296 to worklist
Processing use of (reg 366 [ D.83220 ]) in insn 393:
  Adding insn 389 to worklist
  Adding insn 391 to worklist
Processing use of (reg 366 [ D.83220 ]) in insn 391:
Processing use of (reg 367) in insn 391:
  Adding insn 390 to worklist
Processing use of (reg 365) in insn 390:
  Adding insn 388 to worklist
Processing use of (subreg (reg 366 [ D.83220 ]) 4) in insn 390:
Processing use of (reg 363) in insn 388:
  Adding insn 386 to worklist
Processing use of (reg 364) in insn 388:
  Adding insn 387 to worklist
Processing use of (subreg (reg 136 [ tmod ]) 4) in insn 387:
Processing use of (reg 427 [ D.83220 ]) in insn 387:
  Adding insn 863 to worklist
Processing use of (reg 450) in insn 863:
  Adding insn 899 to worklist
Processing use of (reg 451 [ j ]) in insn 899:
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 386:
Processing use of (reg 428 [ D.83220+4 ]) in insn 386:
  Adding insn 864 to worklist
Processing use of (reg 450) in insn 864:
Processing use of (subreg (reg 136 [ tmod ]) 0) in insn 389:
Processing use of (reg 427 [ D.83220 ]) in insn 389:
Processing use of (reg 123 [ i ]) in insn 296:
Processing use of (reg 209 [ __i$_M_node ]) in insn 692:
Processing use of (reg 7 sp) in insn 694:
Processing use of (reg 422 [ D.83232 ]) in insn 694:
  Adding insn 693 to worklist
Processing use of (reg 209 [ __i$_M_node ]) in insn 693:
Processing use of (reg 7 sp) in insn 695:
Processing use of (reg 186 [ __i$_M_node ]) in insn 695:
  Adding insn 886 to worklist
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 2 cx) in insn 697:
  Adding insn 696 to worklist
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 17 flags) in insn 704:
  Adding insn 703 to worklist
Processing use of (reg 436 [ __res+4 ]) in insn 703:
  Adding insn 874 to worklist
Processing use of (reg 1 dx) in insn 874:
Processing use of (reg 7 sp) in insn 664:
Processing use of (reg 7 sp) in insn 665:
Processing use of (reg 7 sp) in insn 665:
Processing use of (reg 112 [ t1 ]) in insn 667:
Processing use of (reg 203 [ __i$_M_node ]) in insn 667:
  Adding insn 666 to worklist
Processing use of (reg 0 ax) in insn 666:
Processing use of (reg 203 [ __i$_M_node ]) in insn 668:
Processing use of (reg 7 sp) in insn 670:
Processing use of (reg 421 [ D.83232 ]) in insn 670:
  Adding insn 669 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 669:
Processing use of (reg 7 sp) in insn 671:
Processing use of (reg 258 [ __pos ]) in insn 671:
  Adding insn 663 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 663:
  Adding insn 24 to worklist
  Adding insn 890 to worklist
  Adding insn 887 to worklist
Processing use of (reg 189 [ __i$_M_node ]) in insn 24:
  Adding insn 20 to worklist
  Adding insn 25 to worklist
  Adding insn 317 to worklist
  Adding insn 574 to worklist
Processing use of (reg 189 [ __i$_M_node ]) in insn 317:
Processing use of (reg 183 [ __i$_M_node ]) in insn 25:
  Adding insn 312 to worklist
Processing use of (reg 189 [ __i$_M_node ]) in insn 312:
Processing use of (reg 7 sp) in insn 673:
Processing use of (reg 7 sp) in insn 673:
Processing use of (reg 2 cx) in insn 673:
  Adding insn 672 to worklist
Processing use of (reg 7 sp) in insn 673:
Processing use of (reg 7 sp) in insn 673:
Processing use of (reg 7 sp) in insn 673:
Processing use of (reg 17 flags) in insn 680:
  Adding insn 679 to worklist
Processing use of (reg 438 [ __res+4 ]) in insn 679:
  Adding insn 872 to worklist
Processing use of (reg 1 dx) in insn 872:
Processing use of (reg 7 sp) in insn 644:
Processing use of (reg 414 [ *_120 ]) in insn 644:
  Adding insn 643 to worklist
Processing use of (reg 129 [ D.83222 ]) in insn 643:
  Adding insn 629 to worklist
  Adding insn 649 to worklist
Processing use of (reg 132 [ i ]) in insn 643:
  Adding insn 42 to worklist
  Adding insn 647 to worklist
Processing use of (reg 132 [ i ]) in insn 647:
Processing use of (reg 7 sp) in insn 645:
Processing use of (reg 7 sp) in insn 646:
Processing use of (reg 7 sp) in insn 646:
Processing use of (reg 7 sp) in insn 646:
Processing use of (reg 17 flags) in insn 656:
  Adding insn 655 to worklist
Processing use of (reg 132 [ i ]) in insn 655:
Processing use of (reg 420 [ D.83218 ]) in insn 655:
  Adding insn 654 to worklist
Processing use of (reg 417 [ D.83218 ]) in insn 654:
  Adding insn 653 to worklist
Processing use of (reg 129 [ D.83222 ]) in insn 653:
Processing use of (reg 418 [ MEM[(int * *)&num + 4B] ]) in insn 653:
  Adding insn 652 to worklist
Processing use of (reg 7 sp) in insn 624:
Processing use of (reg 406 [ D.83218 ]) in insn 624:
  Adding insn 623 to worklist
Processing use of (reg 403 [ D.83218 ]) in insn 623:
  Adding insn 622 to worklist
Processing use of (reg 404 [ MEM[(int * *)&num + 4B] ]) in insn 622:
  Adding insn 621 to worklist
Processing use of (reg 7 sp) in insn 625:
Processing use of (reg 252 [ D.83218 ]) in insn 625:
  Adding insn 216 to worklist
  Adding insn 221 to worklist
  Adding insn 580 to worklist
  Adding insn 594 to worklist
  Adding insn 607 to worklist
Processing use of (reg 7 sp) in insn 626:
Processing use of (reg 7 sp) in insn 627:
Processing use of (reg 7 sp) in insn 627:
Processing use of (reg 7 sp) in insn 627:
Processing use of (reg 7 sp) in insn 627:
Processing use of (reg 17 flags) in insn 635:
  Adding insn 634 to worklist
Processing use of (reg 412 [ D.83218 ]) in insn 634:
  Adding insn 633 to worklist
Processing use of (reg 409 [ D.83218 ]) in insn 633:
  Adding insn 632 to worklist
Processing use of (reg 129 [ D.83222 ]) in insn 632:
Processing use of (reg 410 [ MEM[(int * *)&num + 4B] ]) in insn 632:
  Adding insn 631 to worklist
Processing use of (reg 20 frame) in insn 612:
Processing use of (reg 125 [ D.83218 ]) in insn 612:
  Adding insn 611 to worklist
Processing use of (reg 451 [ j ]) in insn 611:
  Adding insn 895 to worklist
  Adding insn 902 to worklist
  Adding insn 905 to worklist
Processing use of (reg 20 frame) in insn 905:
Processing use of (reg 20 frame) in insn 902:
Processing use of (reg 20 frame) in insn 895:
Processing use of (reg 17 flags) in insn 616:
  Adding insn 615 to worklist
Processing use of (reg 125 [ D.83218 ]) in insn 615:
Processing use of (reg 449 [ D.83218 ]) in insn 615:
  Adding insn 155 to worklist
  Adding insn 901 to worklist
  Adding insn 903 to worklist
  Adding insn 904 to worklist
Processing use of (reg 7 sp) in insn 603:
Processing use of (reg 456) in insn 603:
  Adding insn 602 to worklist
Processing use of (reg 20 frame) in insn 602:
Processing use of (reg 7 sp) in insn 605:
Processing use of (reg 7 sp) in insn 605:
Processing use of (reg 2 cx) in insn 605:
  Adding insn 604 to worklist
Processing use of (reg 7 sp) in insn 605:
Processing use of (reg 7 sp) in insn 605:
Processing use of (reg 17 flags) in insn 600:
  Adding insn 599 to worklist
Processing use of (reg 83 [ tmp ]) in insn 599:
  Adding insn 21 to worklist
  Adding insn 564 to worklist
  Adding insn 41 to worklist
Processing use of (reg 252 [ D.83218 ]) in insn 599:
Processing use of (reg 83 [ tmp ]) in insn 564:
Processing use of (reg 83 [ tmp ]) in insn 584:
Processing use of (reg 397 [ num.D.72607._M_impl._M_start ]) in insn 588:
  Adding insn 587 to worklist
Processing use of (reg 7 sp) in insn 590:
Processing use of (reg 456) in insn 590:
Processing use of (reg 7 sp) in insn 592:
Processing use of (reg 7 sp) in insn 592:
Processing use of (reg 2 cx) in insn 592:
  Adding insn 591 to worklist
Processing use of (reg 7 sp) in insn 592:
Processing use of (reg 7 sp) in insn 592:
Processing use of (reg 17 flags) in insn 582:
  Adding insn 581 to worklist
Processing use of (reg 83 [ tmp ]) in insn 581:
Processing use of (reg 252 [ D.83218 ]) in insn 581:
Processing use of (reg 17 flags) in insn 571:
  Adding insn 570 to worklist
Processing use of (reg 106 [ D.83218 ]) in insn 570:
Processing use of (reg 181 [ __i$_M_node ]) in insn 563:
  Adding insn 40 to worklist
Processing use of (reg 433 [ __res ]) in insn 40:
  Adding insn 875 to worklist
Processing use of (reg 0 ax) in insn 875:
Processing use of (reg 7 sp) in insn 557:
Processing use of (reg 181 [ __i$_M_node ]) in insn 557:
Processing use of (reg 7 sp) in insn 558:
Processing use of (reg 7 sp) in insn 558:
Processing use of (reg 7 sp) in insn 540:
Processing use of (reg 7 sp) in insn 541:
Processing use of (reg 434 [ __res+4 ]) in insn 541:
Processing use of (reg 7 sp) in insn 542:
Processing use of (reg 181 [ __i$_M_node ]) in insn 542:
Processing use of (reg 7 sp) in insn 544:
Processing use of (reg 386 [ __insert_left ]) in insn 544:
  Adding insn 543 to worklist
Processing use of (reg 229 [ __insert_left ]) in insn 543:
  Adding insn 527 to worklist
  Adding insn 536 to worklist
  Adding insn 39 to worklist
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 391 [ D.83223 ]) in insn 553:
  Adding insn 552 to worklist
Processing use of (reg 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ]) in insn 552:
  Adding insn 551 to worklist
Processing use of (reg 17 flags) in insn 534:
  Adding insn 533 to worklist
Processing use of (reg 434 [ __res+4 ]) in insn 533:
Processing use of (reg 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ]) in insn 533:
  Adding insn 869 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 869:
Processing use of (reg 17 flags) in insn 532:
  Adding insn 529 to worklist
Processing use of (reg 434 [ __res+4 ]) in insn 529:
Processing use of (reg 446 [+4 ]) in insn 529:
  Adding insn 870 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 870:
Processing use of (reg 17 flags) in insn 530:
Processing use of (reg 17 flags) in insn 525:
  Adding insn 524 to worklist
Processing use of (reg 384 [ D.83221 ]) in insn 524:
  Adding insn 523 to worklist
Processing use of (reg 17 flags) in insn 523:
  Adding insn 522 to worklist
Processing use of (reg 434 [ __res+4 ]) in insn 522:
Processing use of (reg 17 flags) in insn 521:
  Adding insn 520 to worklist
Processing use of (reg 382 [ D.83221 ]) in insn 520:
  Adding insn 519 to worklist
Processing use of (reg 17 flags) in insn 519:
  Adding insn 518 to worklist
Processing use of (reg 433 [ __res ]) in insn 518:
Processing use of (reg 17 flags) in insn 512:
  Adding insn 511 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 0) in insn 511:
Processing use of (reg 181 [ __i$_M_node ]) in insn 511:
Processing use of (reg 17 flags) in insn 510:
  Adding insn 507 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 4) in insn 507:
Processing use of (reg 181 [ __i$_M_node ]) in insn 507:
Processing use of (reg 17 flags) in insn 508:
Processing use of (reg 17 flags) in insn 505:
  Adding insn 504 to worklist
Processing use of (reg 181 [ __i$_M_node ]) in insn 504:
Processing use of (reg 17 flags) in insn 502:
  Adding insn 501 to worklist
Processing use of (reg 165 [ __i$_M_node ]) in insn 501:
Processing use of (reg 17 flags) in insn 489:
  Adding insn 488 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 0) in insn 488:
Processing use of (reg 165 [ __i$_M_node ]) in insn 488:
Processing use of (reg 17 flags) in insn 487:
  Adding insn 484 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 4) in insn 484:
Processing use of (reg 165 [ __i$_M_node ]) in insn 484:
Processing use of (reg 17 flags) in insn 485:
Processing use of (reg 17 flags) in insn 478:
  Adding insn 477 to worklist
Processing use of (reg 209 [ __i$_M_node ]) in insn 477:
  Adding insn 34 to worklist
Processing use of (reg 435 [ __res ]) in insn 34:
  Adding insn 873 to worklist
Processing use of (reg 0 ax) in insn 873:
Processing use of (reg 7 sp) in insn 473:
Processing use of (reg 209 [ __i$_M_node ]) in insn 473:
Processing use of (reg 7 sp) in insn 474:
Processing use of (reg 7 sp) in insn 474:
Processing use of (reg 7 sp) in insn 456:
Processing use of (reg 7 sp) in insn 457:
Processing use of (reg 436 [ __res+4 ]) in insn 457:
Processing use of (reg 7 sp) in insn 458:
Processing use of (reg 209 [ __i$_M_node ]) in insn 458:
Processing use of (reg 7 sp) in insn 460:
Processing use of (reg 374 [ __insert_left ]) in insn 460:
  Adding insn 459 to worklist
Processing use of (reg 212 [ __insert_left ]) in insn 459:
  Adding insn 443 to worklist
  Adding insn 452 to worklist
  Adding insn 33 to worklist
Processing use of (reg 7 sp) in insn 461:
Processing use of (reg 7 sp) in insn 461:
Processing use of (reg 7 sp) in insn 461:
Processing use of (reg 7 sp) in insn 461:
Processing use of (reg 7 sp) in insn 461:
Processing use of (reg 379 [ D.83223 ]) in insn 469:
  Adding insn 468 to worklist
Processing use of (reg 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ]) in insn 468:
  Adding insn 467 to worklist
Processing use of (reg 17 flags) in insn 450:
  Adding insn 449 to worklist
Processing use of (reg 436 [ __res+4 ]) in insn 449:
Processing use of (reg 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ]) in insn 449:
  Adding insn 867 to worklist
Processing use of (reg 209 [ __i$_M_node ]) in insn 867:
Processing use of (reg 17 flags) in insn 448:
  Adding insn 445 to worklist
Processing use of (reg 436 [ __res+4 ]) in insn 445:
Processing use of (reg 444 [+4 ]) in insn 445:
  Adding insn 868 to worklist
Processing use of (reg 209 [ __i$_M_node ]) in insn 868:
Processing use of (reg 17 flags) in insn 446:
Processing use of (reg 17 flags) in insn 441:
  Adding insn 440 to worklist
Processing use of (reg 372 [ D.83221 ]) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 17 flags) in insn 439:
  Adding insn 438 to worklist
Processing use of (reg 436 [ __res+4 ]) in insn 438:
Processing use of (reg 17 flags) in insn 437:
  Adding insn 436 to worklist
Processing use of (reg 370 [ D.83221 ]) in insn 436:
  Adding insn 435 to worklist
Processing use of (reg 17 flags) in insn 435:
  Adding insn 434 to worklist
Processing use of (reg 435 [ __res ]) in insn 434:
Processing use of (reg 17 flags) in insn 428:
  Adding insn 427 to worklist
Processing use of (subreg (reg 117 [ t2 ]) 0) in insn 427:
Processing use of (reg 186 [ __i$_M_node ]) in insn 427:
Processing use of (reg 17 flags) in insn 426:
  Adding insn 423 to worklist
Processing use of (subreg (reg 117 [ t2 ]) 4) in insn 423:
Processing use of (reg 186 [ __i$_M_node ]) in insn 423:
Processing use of (reg 17 flags) in insn 424:
Processing use of (reg 17 flags) in insn 421:
  Adding insn 420 to worklist
Processing use of (reg 186 [ __i$_M_node ]) in insn 420:
Processing use of (reg 17 flags) in insn 418:
  Adding insn 417 to worklist
Processing use of (reg 187 [ __i$_M_node ]) in insn 417:
Processing use of (reg 17 flags) in insn 405:
  Adding insn 404 to worklist
Processing use of (subreg (reg 117 [ t2 ]) 0) in insn 404:
Processing use of (reg 187 [ __i$_M_node ]) in insn 404:
Processing use of (reg 17 flags) in insn 403:
  Adding insn 400 to worklist
Processing use of (subreg (reg 117 [ t2 ]) 4) in insn 400:
Processing use of (reg 187 [ __i$_M_node ]) in insn 400:
Processing use of (reg 17 flags) in insn 401:
Processing use of (reg 17 flags) in insn 397:
  Adding insn 396 to worklist
Processing use of (reg 448 [ __i$_M_node ]) in insn 396:
Processing use of (reg 17 flags) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 383:
  Adding insn 28 to worklist
Processing use of (reg 437 [ __res ]) in insn 28:
  Adding insn 871 to worklist
Processing use of (reg 0 ax) in insn 871:
Processing use of (reg 7 sp) in insn 377:
Processing use of (reg 203 [ __i$_M_node ]) in insn 377:
Processing use of (reg 7 sp) in insn 378:
Processing use of (reg 7 sp) in insn 378:
Processing use of (reg 7 sp) in insn 360:
Processing use of (reg 7 sp) in insn 361:
Processing use of (reg 438 [ __res+4 ]) in insn 361:
Processing use of (reg 7 sp) in insn 362:
Processing use of (reg 203 [ __i$_M_node ]) in insn 362:
Processing use of (reg 7 sp) in insn 364:
Processing use of (reg 356 [ __insert_left ]) in insn 364:
  Adding insn 363 to worklist
Processing use of (reg 120 [ __insert_left ]) in insn 363:
  Adding insn 347 to worklist
  Adding insn 356 to worklist
  Adding insn 27 to worklist
Processing use of (reg 7 sp) in insn 365:
Processing use of (reg 7 sp) in insn 365:
Processing use of (reg 7 sp) in insn 365:
Processing use of (reg 7 sp) in insn 365:
Processing use of (reg 7 sp) in insn 365:
Processing use of (reg 361 [ D.83223 ]) in insn 373:
  Adding insn 372 to worklist
Processing use of (reg 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ]) in insn 372:
  Adding insn 371 to worklist
Processing use of (reg 17 flags) in insn 354:
  Adding insn 353 to worklist
Processing use of (reg 438 [ __res+4 ]) in insn 353:
Processing use of (reg 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ]) in insn 353:
  Adding insn 865 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 865:
Processing use of (reg 17 flags) in insn 352:
  Adding insn 349 to worklist
Processing use of (reg 438 [ __res+4 ]) in insn 349:
Processing use of (reg 442 [+4 ]) in insn 349:
  Adding insn 866 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 866:
Processing use of (reg 17 flags) in insn 350:
Processing use of (reg 17 flags) in insn 345:
  Adding insn 344 to worklist
Processing use of (reg 354 [ D.83221 ]) in insn 344:
  Adding insn 343 to worklist
Processing use of (reg 17 flags) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 438 [ __res+4 ]) in insn 342:
Processing use of (reg 17 flags) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 352 [ D.83221 ]) in insn 340:
  Adding insn 339 to worklist
Processing use of (reg 17 flags) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 437 [ __res ]) in insn 338:
Processing use of (reg 17 flags) in insn 332:
  Adding insn 331 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 0) in insn 331:
Processing use of (reg 203 [ __i$_M_node ]) in insn 331:
Processing use of (reg 17 flags) in insn 330:
  Adding insn 327 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 4) in insn 327:
Processing use of (reg 203 [ __i$_M_node ]) in insn 327:
Processing use of (reg 17 flags) in insn 328:
Processing use of (reg 17 flags) in insn 325:
  Adding insn 324 to worklist
Processing use of (reg 203 [ __i$_M_node ]) in insn 324:
Processing use of (reg 17 flags) in insn 322:
  Adding insn 321 to worklist
Processing use of (reg 189 [ __i$_M_node ]) in insn 321:
Processing use of (reg 17 flags) in insn 309:
  Adding insn 308 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 0) in insn 308:
Processing use of (reg 189 [ __i$_M_node ]) in insn 308:
Processing use of (reg 17 flags) in insn 307:
  Adding insn 304 to worklist
Processing use of (subreg (reg 112 [ t1 ]) 4) in insn 304:
Processing use of (reg 189 [ __i$_M_node ]) in insn 304:
Processing use of (reg 17 flags) in insn 305:
Processing use of (reg 17 flags) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 189 [ __i$_M_node ]) in insn 300:
Processing use of (reg 17 flags) in insn 278:
  Adding insn 277 to worklist
Processing use of (reg 451 [ j ]) in insn 277:
Processing use of (reg 17 flags) in insn 274:
  Adding insn 273 to worklist
Processing use of (reg 336) in insn 273:
  Adding insn 272 to worklist
Processing use of (subreg (reg 104 [ b ]) 0) in insn 272:
  Adding insn 270 to worklist
Processing use of (subreg (reg 104 [ b ]) 4) in insn 272:
Processing use of (reg 104 [ b ]) in insn 270:
  Adding insn 242 to worklist
Processing use of (reg 451 [ j ]) in insn 242:
Processing use of (reg 17 flags) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 439 [ D.83220 ]) in insn 251:
  Adding insn 248 to worklist
Processing use of (subreg (reg 104 [ b ]) 0) in insn 248:
Processing use of (reg 7 sp) in insn 229:
Processing use of (reg 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ]) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 7 sp) in insn 231:
Processing use of (reg 7 sp) in insn 231:
Processing use of (reg 2 cx) in insn 231:
  Adding insn 230 to worklist
Processing use of (reg 7 sp) in insn 231:
Processing use of (reg 7 sp) in insn 231:
Processing use of (reg 17 flags) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 325) in insn 244:
  Adding insn 243 to worklist
Processing use of (subreg (reg 104 [ b ]) 4) in insn 243:
Processing use of (reg 451 [ j ]) in insn 243:
Processing use of (reg 17 flags) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 252 [ D.83218 ]) in insn 224:
Processing use of (reg 317 [ D.83218 ]) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 125 [ D.83218 ]) in insn 223:
  Adding insn 15 to worklist
Processing use of (reg 125 [ D.83218 ]) in insn 223:
Processing use of (reg 449 [ D.83218 ]) in insn 223:
Processing use of (reg 449 [ D.83218 ]) in insn 223:
Processing use of (reg 20 frame) in insn 212:
Processing use of (reg 17 flags) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 449 [ D.83218 ]) in insn 213:
Processing use of (reg 101 [ i ]) in insn 205:
  Adding insn 206 to worklist
  Adding insn 13 to worklist
Processing use of (reg 315) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 304 [ D.83220 ]) in insn 204:
  Adding insn 192 to worklist
Processing use of (reg 312 [ D.83220 ]) in insn 204:
  Adding insn 202 to worklist
  Adding insn 200 to worklist
Processing use of (reg 101 [ i ]) in insn 200:
Processing use of (reg 457) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 312 [ D.83220 ]) in insn 202:
Processing use of (reg 314) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 307) in insn 201:
  Adding insn 195 to worklist
Processing use of (subreg (reg 312 [ D.83220 ]) 4) in insn 201:
Processing use of (reg 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ]) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 101 [ i ]) in insn 194:
Processing use of (reg 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ]) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 101 [ i ]) in insn 191:
Processing use of (reg 449 [ D.83218 ]) in insn 13:
Processing use of (reg 101 [ i ]) in insn 206:
Processing use of (reg 17 flags) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 101 [ i ]) in insn 208:
Processing use of (reg 94 [ i ]) in insn 182:
  Adding insn 12 to worklist
  Adding insn 183 to worklist
Processing use of (reg 301) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 290 [ D.83220 ]) in insn 181:
  Adding insn 169 to worklist
Processing use of (reg 298 [ D.83220 ]) in insn 181:
  Adding insn 179 to worklist
  Adding insn 177 to worklist
Processing use of (reg 94 [ i ]) in insn 177:
Processing use of (reg 458) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 298 [ D.83220 ]) in insn 179:
Processing use of (reg 300) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 293) in insn 178:
  Adding insn 172 to worklist
Processing use of (subreg (reg 298 [ D.83220 ]) 4) in insn 178:
Processing use of (reg 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ]) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 94 [ i ]) in insn 171:
Processing use of (reg 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ]) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 94 [ i ]) in insn 168:
Processing use of (reg 94 [ i ]) in insn 183:
Processing use of (reg 17 flags) in insn 186:
  Adding insn 185 to worklist
Processing use of (reg 94 [ i ]) in insn 185:
Processing use of (reg 240 [ D.83218 ]) in insn 185:
  Adding insn 163 to worklist
Processing use of (reg 449 [ D.83218 ]) in insn 163:
Processing use of (reg 17 flags) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 449 [ D.83218 ]) in insn 160:
Processing use of (reg 87 [ i ]) in insn 153:
  Adding insn 7 to worklist
  Adding insn 154 to worklist
Processing use of (subreg (reg 286 [ D.83229 ]) 0) in insn 153:
  Adding insn 149 to worklist
  Adding insn 151 to worklist
Processing use of (reg 286 [ D.83229 ]) in insn 151:
Processing use of (reg 287) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 285) in insn 150:
  Adding insn 148 to worklist
Processing use of (subreg (reg 286 [ D.83229 ]) 4) in insn 150:
Processing use of (reg 283) in insn 148:
  Adding insn 146 to worklist
Processing use of (reg 284) in insn 148:
  Adding insn 147 to worklist
Processing use of (subreg (reg 175 [ re ]) 4) in insn 147:
  Adding insn 136 to worklist
Processing use of (reg 431 [ flag ]) in insn 147:
  Adding insn 879 to worklist
  Adding insn 934 to worklist
Processing use of (reg 17 flags) in insn 934:
  Adding insn 932 to worklist
Processing use of (reg 431 [ flag ]) in insn 934:
  Adding insn 859 to worklist
Processing use of (reg 460) in insn 934:
  Adding insn 933 to worklist
Processing use of (reg 167 [ ch ]) in insn 932:
  Adding insn 107 to worklist
  Adding insn 120 to worklist
Processing use of (subreg (reg 166 [ D.83218 ]) 0) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 0 ax) in insn 119:
Processing use of (subreg (reg 84 [ D.83218 ]) 0) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 0 ax) in insn 106:
Processing use of (reg 174 [ D.83229 ]) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 278 [ D.83229 ]) in insn 135:
  Adding insn 131 to worklist
Processing use of (reg 279 [ D.83229 ]) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 280 [ ch ]) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 167 [ ch ]) in insn 133:
  Adding insn 139 to worklist
Processing use of (subreg (reg 176 [ D.83218 ]) 0) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 0 ax) in insn 138:
Processing use of (reg 276 [ D.83229 ]) in insn 131:
  Adding insn 129 to worklist
Processing use of (reg 277 [ D.83229 ]) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 175 [ re ]) in insn 130:
  Adding insn 10 to worklist
Processing use of (reg 175 [ re ]) in insn 129:
Processing use of (subreg (reg 175 [ re ]) 0) in insn 146:
Processing use of (reg 432 [ flag+4 ]) in insn 146:
  Adding insn 880 to worklist
  Adding insn 937 to worklist
Processing use of (reg 17 flags) in insn 937:
  Adding insn 935 to worklist
Processing use of (reg 432 [ flag+4 ]) in insn 937:
  Adding insn 860 to worklist
Processing use of (reg 460) in insn 937:
Processing use of (reg 167 [ ch ]) in insn 935:
Processing use of (subreg (reg 175 [ re ]) 0) in insn 149:
Processing use of (reg 431 [ flag ]) in insn 149:
Processing use of (reg 87 [ i ]) in insn 154:
Processing use of (reg 17 flags) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 87 [ i ]) in insn 157:
Processing use of (reg 449 [ D.83218 ]) in insn 157:
Processing use of (reg 7 sp) in insn 137:
Processing use of (reg 17 flags) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 281 [ D.83228 ]) in insn 142:
  Adding insn 141 to worklist
Processing use of (subreg (reg 176 [ D.83218 ]) 0) in insn 141:
Processing use of (reg 7 sp) in insn 118:
Processing use of (reg 17 flags) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 275 [ D.83228 ]) in insn 123:
  Adding insn 122 to worklist
Processing use of (subreg (reg 166 [ D.83218 ]) 0) in insn 122:
Processing use of (reg 7 sp) in insn 105:
Processing use of (reg 17 flags) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 274 [ D.83228 ]) in insn 109:
  Adding insn 108 to worklist
Processing use of (subreg (reg 84 [ D.83218 ]) 0) in insn 108:
Processing use of (subreg (reg 272 [ D.83229 ]) 0) in insn 101:
  Adding insn 96 to worklist
  Adding insn 98 to worklist
Processing use of (reg 272 [ D.83229 ]) in insn 98:
Processing use of (reg 273) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 271) in insn 97:
  Adding insn 95 to worklist
Processing use of (subreg (reg 272 [ D.83229 ]) 4) in insn 97:
Processing use of (reg 269) in insn 95:
  Adding insn 93 to worklist
Processing use of (reg 270) in insn 95:
  Adding insn 94 to worklist
Processing use of (subreg (reg 159 [ re ]) 4) in insn 94:
  Adding insn 84 to worklist
Processing use of (reg 429 [ flag ]) in insn 94:
  Adding insn 877 to worklist
  Adding insn 928 to worklist
Processing use of (reg 17 flags) in insn 928:
  Adding insn 926 to worklist
Processing use of (reg 429 [ flag ]) in insn 928:
  Adding insn 855 to worklist
Processing use of (reg 461) in insn 928:
  Adding insn 927 to worklist
Processing use of (reg 151 [ ch ]) in insn 926:
  Adding insn 55 to worklist
  Adding insn 68 to worklist
Processing use of (subreg (reg 150 [ D.83218 ]) 0) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 0 ax) in insn 67:
Processing use of (subreg (reg 149 [ D.83218 ]) 0) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 0 ax) in insn 54:
Processing use of (reg 158 [ D.83229 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 265 [ D.83229 ]) in insn 83:
  Adding insn 79 to worklist
Processing use of (reg 266 [ D.83229 ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 267 [ ch ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 151 [ ch ]) in insn 81:
  Adding insn 87 to worklist
Processing use of (subreg (reg 160 [ D.83218 ]) 0) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 0 ax) in insn 86:
Processing use of (reg 263 [ D.83229 ]) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 264 [ D.83229 ]) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 159 [ re ]) in insn 78:
  Adding insn 6 to worklist
Processing use of (reg 159 [ re ]) in insn 77:
Processing use of (subreg (reg 159 [ re ]) 0) in insn 93:
Processing use of (reg 430 [ flag+4 ]) in insn 93:
  Adding insn 878 to worklist
  Adding insn 931 to worklist
Processing use of (reg 17 flags) in insn 931:
  Adding insn 929 to worklist
Processing use of (reg 430 [ flag+4 ]) in insn 931:
  Adding insn 856 to worklist
Processing use of (reg 461) in insn 931:
Processing use of (reg 151 [ ch ]) in insn 929:
Processing use of (subreg (reg 159 [ re ]) 0) in insn 96:
Processing use of (reg 429 [ flag ]) in insn 96:
Processing use of (reg 17 flags) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 85 [ D.83218 ]) in insn 102:
  Adding insn 100 to worklist
Processing use of (subreg (reg 272 [ D.83229 ]) 0) in insn 100:
Processing use of (reg 7 sp) in insn 85:
Processing use of (reg 17 flags) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 268 [ D.83228 ]) in insn 90:
  Adding insn 89 to worklist
Processing use of (subreg (reg 160 [ D.83218 ]) 0) in insn 89:
Processing use of (reg 7 sp) in insn 66:
Processing use of (reg 17 flags) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 262 [ D.83228 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (subreg (reg 150 [ D.83218 ]) 0) in insn 70:
Processing use of (reg 7 sp) in insn 3:
Processing use of (reg 7 sp) in insn 53:
Processing use of (reg 17 flags) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 261 [ D.83228 ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (subreg (reg 149 [ D.83218 ]) 0) in insn 56:
starting the processing of deferred insns
ending the processing of deferred insns


int main()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,119u} r7={13d,231u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,118u} r17={191d,81u,4e} r18={24d} r19={24d} r20={1d,128u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r104={2d,5u} r106={2d,2u} r112={1d,10u} r113={1d,1u} r117={1d,5u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,3u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,7u} r166={1d,2u} r167={3d,3u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,12u} r183={1d,1u} r186={3d,5u} r187={3d,6u} r189={4d,7u} r201={1d,1u} r203={5d,12u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u,1e} r430={3d,2u,1e} r431={3d,3u,1e} r432={3d,2u,1e} r433={1d,2u} r434={1d,5u} r435={1d,2u} r436={1d,5u} r437={1d,2u} r438={1d,5u} r439={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r456={1d,2u} r457={1d,1u} r458={1d,1u} r460={1d,2u} r461={1d,2u} 
;;    total ref usage 3196{2123d,1057u,16e} in 476{452 regular + 24 call} insns.
;; basic block 2, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 149 151 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags] 149 151 261
;; live  kill	 17 [flags]
(note 51 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 51 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 641 {*call}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 54 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 54 53 55 2 (set (reg:SI 149 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 55 54 56 2 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 149 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 56 55 57 2 (parallel [
            (set (reg:QI 261 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 149 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 149 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 57 56 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 261 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 261 [ D.83228 ])
        (nil)))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 780)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              112 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151

;; basic block 3, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430 461
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430 461
;; live  kill	
(note 59 58 855 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 855 59 856 3 (set (reg:SI 429 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 856 855 927 3 (set (reg:SI 430 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 927 856 69 3 (set (reg:SI 461)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461

;; basic block 4, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              4 [91.0%]  (DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 150 151 262 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  gen 	 0 [ax] 17 [flags] 150 151 262 429 430
;; live  kill	 17 [flags]
(code_label 69 927 60 4 117 "" [1 uses])
(note 60 69 926 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 926 60 928 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 928 926 929 4 (set (reg:SI 429 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 429 [ flag ])
            (reg:SI 461))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:SI (ne (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:SI 429 [ flag ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(insn 929 928 931 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
(insn 931 929 66 4 (set (reg:SI 430 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 430 [ flag+4 ])
            (reg:SI 461))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:SI (ne (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:SI 430 [ flag+4 ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(call_insn 66 931 67 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 67 66 68 4 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 68 67 70 4 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 70 68 71 4 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 150 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 4 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 262 [ D.83228 ])
        (nil)))
(jump_insn 72 71 88 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 69)
;;  succ:       4 [91.0%]  (DFS_BACK)
;;              113 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430 461

;; basic block 5, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              5 [91.0%]  (DFS_BACK)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 151 158 159 160 263 264 265 266 267 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  gen 	 0 [ax] 17 [flags] 151 158 159 160 263 264 265 266 267 268
;; live  kill	 17 [flags]
(code_label 88 72 76 5 118 "" [1 uses])
(note 76 88 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 78 77 79 5 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 159 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 79 78 81 5 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 264 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 263 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 81 79 82 5 (set (reg:SI 267 [ ch ])
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
(insn 82 81 83 5 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 267 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 83 82 84 5 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 266 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 265 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 84 83 85 5 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 158 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 85 84 86 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 86 85 87 5 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 87 86 89 5 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 89 87 90 5 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 160 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 90 89 91 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 268 [ D.83228 ])
        (nil)))
(jump_insn 91 90 92 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 88)
;;  succ:       5 [91.0%]  (DFS_BACK)
;;              6 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430

;; basic block 6, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  def 	 17 [flags] 85 269 270 271 272 273
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; live  gen 	 17 [flags] 85 269 270 271 272 273
;; live  kill	 17 [flags]
(note 92 91 93 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 6 (parallel [
            (set (reg:SI 269)
                (mult:SI (reg:SI 430 [ flag+4 ])
                    (subreg:SI (reg/v:DI 159 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 430 [ flag+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 94 93 95 6 (parallel [
            (set (reg:SI 270)
                (mult:SI (subreg:SI (reg/v:DI 159 [ re ]) 4)
                    (reg:SI 429 [ flag ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 94 96 6 (parallel [
            (set (reg:SI 271)
                (plus:SI (reg:SI 269)
                    (reg:SI 270)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 270)
        (expr_list:REG_DEAD (reg:SI 269)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 96 95 97 6 (parallel [
            (set (reg:DI 272 [ D.83229 ])
                (mult:DI (zero_extend:DI (reg:SI 429 [ flag ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 159 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 429 [ flag ])
        (expr_list:REG_DEAD (reg/v:DI 159 [ re ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 97 96 98 6 (parallel [
            (set (reg:SI 273)
                (plus:SI (reg:SI 271)
                    (subreg:SI (reg:DI 272 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 98 97 100 6 (set (subreg:SI (reg:DI 272 [ D.83229 ]) 4)
        (reg:SI 273)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
(insn 100 98 101 6 (set (reg:SI 85 [ D.83218 ])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (nil))
(insn 101 100 102 6 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 272 [ D.83229 ])
        (nil)))
(insn 102 101 103 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 85 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 85 [ D.83218 ])
        (nil)))
(jump_insn 103 102 781 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 756)
;;  succ:       7 [99.0%]  (FALLTHRU)
;;              116 [1.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [99.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 460
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 460
;; live  kill	
(note 781 103 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 933 7 (set (reg/v:SI 87 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 933 7 156 7 (set (reg:SI 460)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              12 [99.0%]  (DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(6){ }u81(7){ }u82(16){ }u83(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 167 274
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 460
;; live  gen 	 0 [ax] 17 [flags] 84 167 274
;; live  kill	 17 [flags]
(code_label 156 933 104 8 124 "" [1 uses])
(note 104 156 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 106 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 106 105 107 8 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 107 106 108 8 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 108 107 109 8 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 110 8 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 274 [ D.83228 ])
        (nil)))
(jump_insn 110 109 111 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 783)
;;  succ:       9 [91.0%]  (FALLTHRU)
;;              114 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460

;; basic block 9, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(6){ }u91(7){ }u92(16){ }u93(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  gen 	 431 432
;; live  kill	
(note 111 110 859 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 859 111 860 9 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 860 859 121 9 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              10 [91.0%]  (DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(6){ }u95(7){ }u96(16){ }u97(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432 460
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 166 167 275 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  gen 	 0 [ax] 17 [flags] 166 167 275 431 432
;; live  kill	 17 [flags]
(code_label 121 860 112 10 122 "" [1 uses])
(note 112 121 932 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 932 112 934 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 934 932 935 10 (set (reg:SI 431 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 431 [ flag ])
            (reg:SI 460))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:SI (ne (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:SI 431 [ flag ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(insn 935 934 937 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
(insn 937 935 118 10 (set (reg:SI 432 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 432 [ flag+4 ])
            (reg:SI 460))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:SI (ne (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:SI 432 [ flag+4 ])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(call_insn 118 937 119 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 119 118 120 10 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 120 119 122 10 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 122 120 123 10 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 166 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 123 122 124 10 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 275 [ D.83228 ])
        (nil)))
(jump_insn 124 123 140 10 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 121)
;;  succ:       10 [91.0%]  (DFS_BACK)
;;              115 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460

;; basic block 11, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              11 [91.0%]  (DFS_BACK)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 167 174 175 176 276 277 278 279 280 281
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  gen 	 0 [ax] 17 [flags] 167 174 175 176 276 277 278 279 280 281
;; live  kill	 17 [flags]
(code_label 140 124 128 11 123 "" [1 uses])
(note 128 140 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 11 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 131 11 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 131 130 133 11 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 277 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 276 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 131 134 11 (set (reg:SI 280 [ ch ])
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
(insn 134 133 135 11 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 280 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 135 134 136 11 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 279 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 278 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 136 135 137 11 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 174 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 137 136 138 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 138 137 139 11 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 139 138 141 11 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 141 139 142 11 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 176 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 142 141 143 11 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 281 [ D.83228 ])
        (nil)))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 140)
;;  succ:       11 [91.0%]  (DFS_BACK)
;;              12 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460

;; basic block 12, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  def 	 17 [flags] 87 283 284 285 286 287 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432 460
;; live  gen 	 17 [flags] 87 283 284 285 286 287 449
;; live  kill	 17 [flags]
(note 144 143 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 146 144 147 12 (parallel [
            (set (reg:SI 283)
                (mult:SI (reg:SI 432 [ flag+4 ])
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 432 [ flag+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 147 146 148 12 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (reg:SI 431 [ flag ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 148 147 149 12 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_DEAD (reg:SI 283)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 149 148 150 12 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (reg:SI 431 [ flag ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 431 [ flag ])
        (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 150 149 151 12 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 151 150 153 12 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(insn 153 151 154 12 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 286 [ D.83229 ])
        (nil)))
(insn 154 153 155 12 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 155 154 157 12 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 157 155 158 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (nil))
(jump_insn 158 157 159 12 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 156)
;;  succ:       8 [99.0%]  (DFS_BACK)
;;              13 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 449 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 449 460

;; basic block 13, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags]
;; live  kill	
(note 159 158 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 13 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 449 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 161 160 162 13 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 210)
;;  succ:       14 [99.0%]  (FALLTHRU)
;;              18 [1.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449

;; basic block 14, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [99.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u163(6){ }u164(7){ }u165(16){ }u166(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 94 240 458
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 94 240 458
;; live  kill	 17 [flags]
(note 162 161 163 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 12 14 (parallel [
            (set (reg:SI 240 [ D.83218 ])
                (plus:SI (reg:SI 449 [ D.83218 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 12 163 176 14 (set (reg/v:SI 94 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (nil))
(insn 176 12 184 14 (set (reg:SI 458)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458

;; basic block 15, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              15 [99.0%]  (DFS_BACK)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u168(6){ }u169(7){ }u170(16){ }u171(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 458
;; lr  def 	 17 [flags] 94 290 291 293 294 298 300 301
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  gen 	 17 [flags] 94 290 291 293 294 298 300 301
;; live  kill	 17 [flags]
(code_label 184 176 164 15 126 "" [1 uses])
(note 164 184 168 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 168 164 169 15 (set (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 169 168 171 15 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 171 169 172 15 (set (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int -4 [0xfffffffffffffffc])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 172 171 177 15 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 177 172 178 15 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 458))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                    (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                (const_int 19260817 [0x125e591]))
            (nil))))
(insn 178 177 179 15 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 293)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 179 178 181 15 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
(insn 181 179 182 15 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 298 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 290 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 182 181 183 15 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 301)
        (nil)))
(insn 183 182 185 15 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 185 183 186 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (nil))
(jump_insn 186 185 784 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 184)
;;  succ:       15 [99.0%]  (DFS_BACK)
;;              16 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449 458

;; basic block 16, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u191(6){ }u192(7){ }u193(16){ }u194(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 101 457
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 101 457
;; live  kill	
(note 784 186 13 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 199 16 (set (reg/v:SI 101 [ i ])
        (reg:SI 449 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 199 13 207 16 (set (reg:SI 457)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457

;; basic block 17, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              17 [99.0%]  (DFS_BACK)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u196(6){ }u197(7){ }u198(16){ }u199(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 457
;; lr  def 	 17 [flags] 101 304 305 307 308 312 314 315
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  gen 	 17 [flags] 101 304 305 307 308 312 314 315
;; live  kill	 17 [flags]
(code_label 207 199 187 17 127 "" [1 uses])
(note 187 207 191 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 191 187 192 17 (set (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 192 191 194 17 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 194 192 195 17 (set (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 12 [0xc])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 195 194 200 17 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 200 195 201 17 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 457))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                    (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                (const_int 19260817 [0x125e591]))
            (nil))))
(insn 201 200 202 17 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 307)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 202 201 204 17 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314)
        (nil)))
(insn 204 202 205 17 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 312 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 304 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 205 204 206 17 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 315)
        (nil)))
(insn 206 205 208 17 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 208 206 209 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 209 208 210 17 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 207)
;;  succ:       17 [99.0%]  (DFS_BACK)
;;              18 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449 457

;; basic block 18, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [1.0%]  (FALLTHRU,LOOP_EXIT)
;;              13 [1.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u218(6){ }u219(7){ }u220(16){ }u221(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 125 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags] 125 252
;; live  kill	
(code_label 210 209 211 18 125 "" [1 uses])
(note 211 210 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 221 18 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 221 212 15 18 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 221 213 18 (set (reg:SI 125 [ D.83218 ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 213 15 214 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 449 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 213 759 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 614)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 614)
;;  succ:       20 [91.0%] 
;;              19 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449

;; basic block 19, loop depth 0, count 0, freq 1
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [9.0%]  (FALLTHRU)
;;              116 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u225(6){ }u226(7){ }u227(16){ }u228(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 252
;; live  kill	
(code_label 759 214 215 19 184 "" [0 uses])
(note 215 759 216 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 614 19 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       103 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252

;; basic block 20, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u229(6){ }u230(7){ }u231(16){ }u232(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 456
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; live  gen 	 456
;; live  kill	 17 [flags]
(code_label 614 216 222 20 172 "" [1 uses])
(note 222 614 602 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 602 222 941 20 (parallel [
            (set (reg/f:SI 456)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456

;; basic block 21, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              102 [91.0%]  (DFS_BACK)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449
;; lr  def 	 17 [flags] 317 318 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  gen 	 17 [flags] 317 318 451
;; live  kill	 17 [flags]
(code_label 941 602 940 21 209 "" [1 uses])
(note 940 941 223 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 223 940 895 21 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 449 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 449 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 338 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 125 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:SI 318)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 895 223 224 21 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
(insn 224 895 225 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 317 [ D.83218 ])
        (nil)))
(jump_insn 225 224 226 21 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 608)
;;  succ:       102 [71.0%] 
;;              22 [29.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456

;; basic block 22, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [29.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 104 106 320 325 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 104 106 320 325 451
;; live  kill	 17 [flags]
(note 226 225 228 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 228 226 229 22 (set (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(insn 229 228 230 22 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (nil)))
(insn 230 229 231 22 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(call_insn 231 230 232 22 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 232 231 234 22 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 234 232 236 22 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 236 234 238 22 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 238 236 240 22 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 240 238 241 22 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 241 240 911 22 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 911 241 242 22 (set (reg:SI 106 [ D.83218 ])
        (reg:SI 451 [ j ])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
(insn 242 911 243 22 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 143 {extendsidi2_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 243 242 244 22 (parallel [
            (set (reg:SI 325)
                (ior:SI (reg:SI 451 [ j ])
                    (subreg:SI (reg/v:DI 104 [ b ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 244 243 245 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
(jump_insn 245 244 246 22 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 789)
;;  succ:       23 [91.0%]  (FALLTHRU)
;;              27 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456

;; basic block 23, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [91.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u266(6){ }u267(7){ }u268(16){ }u269(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 135 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451 456
;; live  gen 	 135 136
;; live  kill	
(note 246 245 16 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 16 246 17 23 (set (reg/v:DI 135 [ a ])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
(insn 17 16 271 23 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456

;; basic block 24, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [100.0%]  (FALLTHRU)
;;              26 [91.0%]  (DFS_BACK)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u270(6){ }u271(7){ }u272(16){ }u273(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags] 439
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 17 [flags] 439
;; live  kill	 17 [flags]
(code_label 271 17 247 24 133 "" [1 uses])
(note 247 271 248 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 251 24 (parallel [
            (set (reg:SI 439 [ D.83220 ])
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 251 248 252 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 439 [ D.83220 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 439 [ D.83220 ])
        (nil)))
(jump_insn 252 251 253 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456

;; basic block 25, loop depth 0, count 0, freq 135, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136
;; lr  def 	 17 [flags] 136 328 329 330 331
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 136 328 329 330 331
;; live  kill	 17 [flags]
(note 253 252 254 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 25 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 255 254 256 25 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 256 255 257 25 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 328)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 257 256 258 25 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 258 257 259 25 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 259 258 261 25 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456

;; basic block 26, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135
;; lr  def 	 17 [flags] 104 135 332 334 335 336
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  gen 	 17 [flags] 104 135 332 334 335 336
;; live  kill	 17 [flags]
(code_label 261 259 262 26 132 "" [1 uses])
(note 262 261 263 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 265 26 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 265 263 266 26 (parallel [
            (set (reg:SI 334)
                (ashift:SI (reg:SI 332)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 266 265 267 26 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 267 266 268 26 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 334)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 268 267 270 26 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
(insn 270 268 272 26 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 272 270 273 26 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 273 272 274 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(jump_insn 274 273 789 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 271)
;;  succ:       24 [91.0%]  (DFS_BACK)
;;              28 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451 456

;; basic block 27, loop depth 0, count 0, freq 2
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [9.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451 456
;; live  gen 	 136
;; live  kill	
(code_label 789 274 788 27 188 "" [1 uses])
(note 788 789 18 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 18 788 275 27 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456

;; basic block 28, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              26 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u315(6){ }u316(7){ }u317(16){ }u318(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 275 18 276 28 131 "" [0 uses])
(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 277 276 278 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 451 [ j ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 278 277 279 28 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 791)
;;  succ:       29 [91.0%]  (FALLTHRU)
;;              97 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456

;; basic block 29, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u321(6){ }u322(7){ }u323(16){ }u324(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 83 123 189 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451 456
;; live  gen 	 83 123 189 450
;; live  kill	
(note 279 278 20 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 20 279 21 29 (set (reg/f:SI 189 [ __i$_M_node ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 21 20 22 29 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 22 21 899 29 (set (reg/v:SI 123 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 899 22 575 29 (set (reg:SI 450)
        (plus:SI (reg:SI 451 [ j ])
            (const_int 1 [0x1]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (nil)))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456

;; basic block 30, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [100.0%]  (FALLTHRU)
;;              96 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u326(6){ }u327(7){ }u328(16){ }u329(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 123 136 189 450
;; lr  def 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  gen 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  kill	 17 [flags]
(code_label 575 899 280 30 170 "" [0 uses])
(note 280 575 283 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 283 280 284 30 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 284 283 285 30 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 285 284 286 30 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 341)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 286 285 287 30 (set (reg:SI 343)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 287 286 288 30 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 288 287 289 30 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 340)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 289 288 290 30 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 290 289 291 30 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 291 290 293 30 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 346)
        (nil)))
(insn 293 291 294 30 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.83218 ])
        (nil)))
(insn 294 293 296 30 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 347)
        (expr_list:REG_DEAD (reg:DI 345 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 296 294 863 30 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
(insn 863 296 864 30 (set (reg:SI 427 [ D.83220 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 864 863 300 30 (set (reg:SI 428 [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
(insn 300 864 301 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 301 300 302 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 793)
;;  succ:       31 [91.0%]  (FALLTHRU)
;;              105 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456

;; basic block 31, loop depth 0, count 0, freq 245, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [91.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u353(6){ }u354(7){ }u355(16){ }u356(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  gen 	 203
;; live  kill	
(note 302 301 890 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 890 302 320 31 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 32, loop depth 0, count 0, freq 2725, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              37 [91.0%]  (DFS_BACK)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u357(6){ }u358(7){ }u359(16){ }u360(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 320 890 303 32 139 "" [1 uses])
(note 303 320 304 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 32 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 305 304 818 32 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;;  succ:       36 [50.0%] 
;;              33 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 33, loop depth 0, count 0, freq 1363, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [50.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u364(6){ }u365(7){ }u366(16){ }u367(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	
;; live  kill	
(note 818 305 307 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(jump_insn 307 818 819 33 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;;  succ:       35 [50.0%] 
;;              34 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 34, loop depth 0, count 0, freq 682, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [50.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u369(6){ }u370(7){ }u371(16){ }u372(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 819 307 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 34 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 852 34 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;;  succ:       36 [50.0%] 
;;              35 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 35, loop depth 0, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1023, should be 1363
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [50.0%]  (FALLTHRU)
;;              33 [50.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u376(6){ }u377(7){ }u378(16){ }u379(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428 456
;; live  gen 	 183 189 203
;; live  kill	
(code_label 852 309 311 35 198 "" [1 uses])
(note 311 852 312 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 24 35 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 24 312 25 35 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189 [ __i$_M_node ])
        (nil)))
(insn 25 24 315 35 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 183 [ __i$_M_node ])
        (nil)))
;;  succ:       37 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 36, loop depth 0, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1704, should be 1363
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [50.0%] 
;;              34 [50.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 189
;; live  kill	
(code_label 315 25 316 36 136 "" [2 uses])
(note 316 315 317 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 36 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       37 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 37, loop depth 0, count 0, freq 2725, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              36 [100.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u388(6){ }u389(7){ }u390(16){ }u391(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 318 317 319 37 138 "" [0 uses])
(note 319 318 321 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 321 319 322 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 322 321 323 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 320)
;;  succ:       32 [91.0%]  (DFS_BACK)
;;              38 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428 456

;; basic block 38, loop depth 0, count 0, freq 245, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u394(6){ }u395(7){ }u396(16){ }u397(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 323 322 324 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 203 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 325 324 326 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;;  succ:       106 [6.7%] 
;;              39 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 39, loop depth 0, count 0, freq 229, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [93.3%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u400(6){ }u401(7){ }u402(16){ }u403(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 326 325 327 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 39 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 328 327 821 39 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       106 [50.0%] 
;;              40 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 40, loop depth 0, count 0, freq 115, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u407(6){ }u408(7){ }u409(16){ }u410(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	
;; live  kill	
(note 821 328 330 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(jump_insn 330 821 822 40 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;;  succ:       51 [50.0%] 
;;              41 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 41, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u412(6){ }u413(7){ }u414(16){ }u415(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 822 330 331 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 332 331 678 41 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;;  succ:       106 [50.0%] 
;;              51 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 42, loop depth 0, count 0, freq 18, maybe hot
;; Invalid sum of incoming frequencies 122, should be 18
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [78.4%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u419(6){ }u420(7){ }u421(16){ }u422(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 437
;; lr  def 	 17 [flags] 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; live  gen 	 17 [flags] 352
;; live  kill	
(code_label 678 332 337 42 176 "" [1 uses])
(note 337 678 338 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 437 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
(insn 339 338 340 42 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 340 339 341 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 352 [ D.83221 ])
        (nil)))
(jump_insn 341 340 824 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 801)
;;  succ:       48 [5.1%] 
;;              43 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456

;; basic block 43, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [94.9%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u427(6){ }u428(7){ }u429(16){ }u430(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 17 [flags] 354
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 17 [flags] 354
;; live  kill	
(note 824 341 342 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 342 824 343 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 343 342 344 43 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 344 343 345 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 354 [ D.83221 ])
        (nil)))
(jump_insn 345 344 346 43 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 801)
;;  succ:       48 [5.3%] 
;;              44 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456

;; basic block 44, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [94.7%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u435(6){ }u436(7){ }u437(16){ }u438(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 438
;; lr  def 	 17 [flags] 120 441 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 17 [flags] 120 441 442
;; live  kill	
(note 346 345 347 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 347 346 865 44 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 865 347 866 44 (set (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 866 865 349 44 (set (reg:SI 442 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 349 866 350 44 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 442 [+4 ])
        (nil)))
(jump_insn 350 349 825 44 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       49 [50.0%] 
;;              45 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456

;; basic block 45, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [50.0%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u444(6){ }u445(7){ }u446(16){ }u447(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  gen 	
;; live  kill	
(note 825 350 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(jump_insn 352 825 826 45 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;;  succ:       47 [50.0%] 
;;              46 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456

;; basic block 46, loop depth 0, count 0, freq 4
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u449(6){ }u450(7){ }u451(16){ }u452(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 441
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 826 352 353 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 353 826 354 46 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (nil)))
(jump_insn 354 353 355 46 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;;  succ:       49 [50.0%] 
;;              47 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456

;; basic block 47, loop depth 0, count 0, freq 6, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%] 
;;              46 [50.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u456(6){ }u457(7){ }u458(16){ }u459(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 120
;; live  kill	
(code_label 355 354 827 47 144 "" [1 uses])
(note 827 355 356 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 356 827 801 47 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       49 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456

;; basic block 48, loop depth 0, count 0, freq 2
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [5.3%] 
;;              42 [5.1%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u460(6){ }u461(7){ }u462(16){ }u463(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438 456
;; live  gen 	 120
;; live  kill	
(code_label 801 356 800 48 192 "" [2 uses])
(note 800 801 27 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 27 800 358 48 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       49 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456

;; basic block 49, loop depth 0, count 0, freq 82, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [100.0%]  (FALLTHRU)
;;              47 [100.0%]  (FALLTHRU)
;;              44 [50.0%] 
;;              46 [50.0%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u464(6){ }u465(7){ }u466(16){ }u467(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 203 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 356 361 362
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 456
;; live  gen 	 356 361 362
;; live  kill	 17 [flags]
(code_label 358 27 359 49 142 "" [2 uses])
(note 359 358 360 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 49 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 361 360 362 49 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 438 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 438 [ __res+4 ])
        (nil)))
(insn 362 361 363 49 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 363 362 364 49 (set (reg:SI 356 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 120 [ __insert_left ])
        (nil)))
(insn 364 363 365 49 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 356 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 356 [ __insert_left ])
        (nil)))
(call_insn 365 364 371 49 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 371 365 372 49 (set (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 372 371 373 49 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 373 372 376 49 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 361 [ D.83223 ])
        (nil)))
;;  succ:       51 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 50, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [21.6%]  (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u483(6){ }u484(7){ }u485(16){ }u486(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 437
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 456
;; live  gen 	 203
;; live  kill	
(note 376 373 377 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 377 376 378 50 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(call_insn 378 377 28 50 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 28 378 381 50 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 437 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;;  succ:       51 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 51, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [100.0%]  (FALLTHRU)
;;              41 [50.0%]  (FALLTHRU)
;;              40 [50.0%] 
;;              49 [100.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u492(6){ }u493(7){ }u494(16){ }u495(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 381 28 382 51 141 "" [1 uses])
(note 382 381 383 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(jump_insn 384 383 385 51 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 721)
;;  succ:       52 [29.0%]  (FALLTHRU)
;;              95 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456

;; basic block 52, loop depth 0, count 0, freq 78, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [29.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u498(6){ }u499(7){ }u500(16){ }u501(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 136 427 428
;; lr  def 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  gen 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  kill	 17 [flags]
(note 385 384 386 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 52 (parallel [
            (set (reg:SI 363)
                (mult:SI (reg:SI 428 [ D.83220+4 ])
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 428 [ D.83220+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 387 386 388 52 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (reg:SI 427 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 388 387 389 52 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_DEAD (reg:SI 363)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 389 388 390 52 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (reg:SI 427 [ D.83220 ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 427 [ D.83220 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 390 389 391 52 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 391 390 393 52 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 367)
        (nil)))
(insn 393 391 395 52 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 366 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 113 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 395 393 906 52 (set (reg/f:SI 448 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 906 395 396 52 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (nil))
(insn 396 906 397 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 448 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 397 396 398 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 803)
;;  succ:       53 [91.0%]  (FALLTHRU)
;;              107 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456

;; basic block 53, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [91.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u519(6){ }u520(7){ }u521(16){ }u522(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  gen 	 186
;; live  kill	
(note 398 397 889 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 889 398 416 53 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       54 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 54, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [100.0%]  (FALLTHRU)
;;              59 [91.0%]  (DFS_BACK)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u523(6){ }u524(7){ }u525(16){ }u526(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 416 889 399 54 151 "" [1 uses])
(note 399 416 400 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 54 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 829 54 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;;  succ:       58 [50.0%] 
;;              55 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 55, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [50.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u530(6){ }u531(7){ }u532(16){ }u533(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	
;; live  kill	
(note 829 401 403 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(jump_insn 403 829 830 55 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;;  succ:       57 [50.0%] 
;;              56 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 56, loop depth 0, count 0, freq 198, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [50.0%]  (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u535(6){ }u536(7){ }u537(16){ }u538(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 830 403 404 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 405 404 853 56 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;;  succ:       58 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 57, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%]  (FALLTHRU)
;;              55 [50.0%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u542(6){ }u543(7){ }u544(16){ }u545(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448 456
;; live  gen 	 186 187 201
;; live  kill	
(code_label 853 405 407 57 199 "" [1 uses])
(note 407 853 408 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 408 407 30 57 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 30 408 31 57 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 187 [ __i$_M_node ])
        (nil)))
(insn 31 30 411 57 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 201 [ __i$_M_node ])
        (nil)))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 58, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [50.0%] 
;;              56 [50.0%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u549(6){ }u550(7){ }u551(16){ }u552(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 187
;; live  kill	
(code_label 411 31 412 58 148 "" [2 uses])
(note 412 411 413 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 58 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 59, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [100.0%]  (FALLTHRU)
;;              58 [100.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u554(6){ }u555(7){ }u556(16){ }u557(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 414 413 415 59 150 "" [0 uses])
(note 415 414 417 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 418 59 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 419 59 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 416)
;;  succ:       54 [91.0%]  (DFS_BACK)
;;              60 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448 456

;; basic block 60, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u560(6){ }u561(7){ }u562(16){ }u563(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 419 418 420 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 186 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;;  succ:       108 [6.6%] 
;;              61 [93.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456

;; basic block 61, loop depth 0, count 0, freq 66, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [93.4%]  (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u566(6){ }u567(7){ }u568(16){ }u569(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 422 421 423 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 61 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 424 423 832 61 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       108 [50.0%] 
;;              62 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456

;; basic block 62, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [50.0%]  (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u573(6){ }u574(7){ }u575(16){ }u576(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	
;; live  kill	
(note 832 424 426 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(jump_insn 426 832 833 62 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;;  succ:       118 [50.0%] 
;;              63 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456

;; basic block 63, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [50.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 833 426 427 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 63 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 428 427 702 63 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;;  succ:       108 [50.0%] 
;;              118 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448 456

;; basic block 64, loop depth 0, count 0, freq 5
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [78.4%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u585(6){ }u586(7){ }u587(16){ }u588(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 435
;; lr  def 	 17 [flags] 370
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; live  gen 	 17 [flags] 370
;; live  kill	
(code_label 702 428 433 64 178 "" [1 uses])
(note 433 702 434 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 434 433 435 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 435 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
(insn 435 434 436 64 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 436 435 437 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 370 [ D.83221 ])
        (nil)))
(jump_insn 437 436 835 64 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 811)
;;  succ:       70 [5.1%] 
;;              65 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456

;; basic block 65, loop depth 0, count 0, freq 5
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [94.9%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u593(6){ }u594(7){ }u595(16){ }u596(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436
;; lr  def 	 17 [flags] 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 17 [flags] 372
;; live  kill	
(note 835 437 438 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 438 835 439 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 439 438 440 65 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 440 439 441 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 372 [ D.83221 ])
        (nil)))
(jump_insn 441 440 442 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 811)
;;  succ:       70 [5.3%] 
;;              66 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456

;; basic block 66, loop depth 0, count 0, freq 5
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [94.7%]  (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u601(6){ }u602(7){ }u603(16){ }u604(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 436
;; lr  def 	 17 [flags] 212 443 444
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 17 [flags] 212 443 444
;; live  kill	
(note 442 441 443 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 867 66 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 867 443 868 66 (set (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 868 867 445 66 (set (reg:SI 444 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 445 868 446 66 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 444 [+4 ])
        (nil)))
(jump_insn 446 445 836 66 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;;  succ:       71 [50.0%] 
;;              67 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456

;; basic block 67, loop depth 0, count 0, freq 3
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [50.0%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u610(6){ }u611(7){ }u612(16){ }u613(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  gen 	
;; live  kill	
(note 836 446 448 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(jump_insn 448 836 837 67 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;;  succ:       69 [50.0%] 
;;              68 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456

;; basic block 68, loop depth 0, count 0, freq 2
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u615(6){ }u616(7){ }u617(16){ }u618(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 443
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 837 448 449 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 449 837 450 68 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (nil)))
(jump_insn 450 449 451 68 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;;  succ:       71 [50.0%] 
;;              69 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456

;; basic block 69, loop depth 0, count 0, freq 3
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%] 
;;              68 [50.0%]  (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u622(6){ }u623(7){ }u624(16){ }u625(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 212
;; live  kill	
(code_label 451 450 838 69 156 "" [1 uses])
(note 838 451 452 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 452 838 811 69 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       71 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456

;; basic block 70, loop depth 0, count 0, freq 1
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [5.3%] 
;;              64 [5.1%] 
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u626(6){ }u627(7){ }u628(16){ }u629(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436 456
;; live  gen 	 212
;; live  kill	
(code_label 811 452 810 70 195 "" [2 uses])
(note 810 811 33 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 33 810 454 70 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       71 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456

;; basic block 71, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       70 [100.0%]  (FALLTHRU)
;;              69 [100.0%]  (FALLTHRU)
;;              66 [50.0%] 
;;              68 [50.0%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u630(6){ }u631(7){ }u632(16){ }u633(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 212 436
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 374 379 380
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 456
;; live  gen 	 374 379 380
;; live  kill	 17 [flags]
(code_label 454 33 455 71 154 "" [2 uses])
(note 455 454 456 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 71 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 457 456 458 71 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 436 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 436 [ __res+4 ])
        (nil)))
(insn 458 457 459 71 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 459 458 460 71 (set (reg:SI 374 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 212 [ __insert_left ])
        (nil)))
(insn 460 459 461 71 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 374 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 374 [ __insert_left ])
        (nil)))
(call_insn 461 460 467 71 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 467 461 468 71 (set (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 468 467 469 71 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 469 468 472 71 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 379 [ D.83223 ])
        (nil)))
;;  succ:       73 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456

;; basic block 72, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [21.6%]  (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u649(6){ }u650(7){ }u651(16){ }u652(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 435
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 456
;; live  gen 	 209
;; live  kill	
(note 472 469 473 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 72 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
(call_insn 474 473 34 72 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 34 474 475 72 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 435 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;;  succ:       73 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456

;; basic block 73, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [100.0%]  (FALLTHRU)
;;              72 [100.0%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u658(6){ }u659(7){ }u660(16){ }u661(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 475 34 476 73 157 "" [0 uses])
(note 476 475 477 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 477 476 478 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
(jump_insn 478 477 713 73 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 709)
;;  succ:       109 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456

;; basic block 74, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [91.0%] 
;;              117 [100.0%]  (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u664(6){ }u665(7){ }u666(16){ }u667(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  gen 	 181
;; live  kill	
(code_label 713 478 482 74 180 "" [1 uses])
(note 482 713 888 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 888 482 500 74 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       75 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 75, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [100.0%]  (FALLTHRU)
;;              80 [91.0%]  (DFS_BACK)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u668(6){ }u669(7){ }u670(16){ }u671(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 500 888 483 75 162 "" [1 uses])
(note 483 500 484 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 75 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 485 484 840 75 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;;  succ:       79 [50.0%] 
;;              76 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456

;; basic block 76, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [50.0%]  (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u675(6){ }u676(7){ }u677(16){ }u678(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	
;; live  kill	
(note 840 485 487 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(jump_insn 487 840 841 76 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;;  succ:       78 [50.0%] 
;;              77 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 77, loop depth 0, count 0, freq 198, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       76 [50.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u680(6){ }u681(7){ }u682(16){ }u683(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 841 487 488 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 489 488 854 77 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;;  succ:       79 [50.0%] 
;;              78 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 78, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU)
;;              76 [50.0%] 
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u687(6){ }u688(7){ }u689(16){ }u690(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  gen 	 165 181 218
;; live  kill	
(code_label 854 489 491 78 200 "" [1 uses])
(note 491 854 492 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 492 491 36 78 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 36 492 37 78 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165 [ __i$_M_node ])
        (nil)))
(insn 37 36 495 78 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 218 [ __i$_M_node ])
        (nil)))
;;  succ:       80 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 79, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [50.0%] 
;;              77 [50.0%] 
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u694(6){ }u695(7){ }u696(16){ }u697(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 165
;; live  kill	
(code_label 495 37 496 79 159 "" [2 uses])
(note 496 495 497 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 79 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       80 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 80, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [100.0%]  (FALLTHRU)
;;              79 [100.0%]  (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u699(6){ }u700(7){ }u701(16){ }u702(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 498 497 499 80 161 "" [0 uses])
(note 499 498 501 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 501 499 502 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 502 501 503 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 500)
;;  succ:       75 [91.0%]  (DFS_BACK)
;;              81 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181 456

;; basic block 81, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u705(6){ }u706(7){ }u707(16){ }u708(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 503 502 504 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 181 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 505 504 506 81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;;  succ:       111 [10.4%] 
;;              82 [89.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456

;; basic block 82, loop depth 0, count 0, freq 66, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       81 [89.6%]  (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 506 505 507 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 82 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 508 507 843 82 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       111 [50.0%] 
;;              83 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456

;; basic block 83, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [50.0%]  (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u718(6){ }u719(7){ }u720(16){ }u721(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 112 123 136 181 456
;; live  gen 	
;; live  kill	
(note 843 508 510 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(jump_insn 510 843 844 83 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;;  succ:       94 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456

;; basic block 84, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%]  (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u723(6){ }u724(7){ }u725(16){ }u726(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 844 510 511 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 512 511 741 84 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;;  succ:       111 [50.0%] 
;;              94 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456

;; basic block 85, loop depth 0, count 0, freq 5
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [78.4%] 
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u730(6){ }u731(7){ }u732(16){ }u733(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 433
;; lr  def 	 17 [flags] 382
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; live  gen 	 17 [flags] 382
;; live  kill	
(code_label 741 512 517 85 182 "" [1 uses])
(note 517 741 518 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 518 517 519 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 433 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
(insn 519 518 520 85 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 520 519 521 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 382 [ D.83221 ])
        (nil)))
(jump_insn 521 520 846 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 817)
;;  succ:       91 [5.1%] 
;;              86 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456

;; basic block 86, loop depth 0, count 0, freq 5
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       85 [94.9%]  (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u738(6){ }u739(7){ }u740(16){ }u741(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 17 [flags] 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 17 [flags] 384
;; live  kill	
(note 846 521 522 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 522 846 523 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 523 522 524 86 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 524 523 525 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 384 [ D.83221 ])
        (nil)))
(jump_insn 525 524 526 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 817)
;;  succ:       91 [5.3%] 
;;              87 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456

;; basic block 87, loop depth 0, count 0, freq 5
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [94.7%]  (FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u746(6){ }u747(7){ }u748(16){ }u749(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 434
;; lr  def 	 17 [flags] 229 445 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 17 [flags] 229 445 446
;; live  kill	
(note 526 525 527 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 869 87 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 869 527 870 87 (set (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 870 869 529 87 (set (reg:SI 446 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 529 870 530 87 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 446 [+4 ])
        (nil)))
(jump_insn 530 529 847 87 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;;  succ:       92 [50.0%] 
;;              88 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456

;; basic block 88, loop depth 0, count 0, freq 3
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       87 [50.0%]  (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u755(6){ }u756(7){ }u757(16){ }u758(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame] 83 123 136 181 229 434 445 456
;; live  gen 	
;; live  kill	
(note 847 530 532 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(jump_insn 532 847 848 88 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;;  succ:       90 [50.0%] 
;;              89 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456

;; basic block 89, loop depth 0, count 0, freq 2
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       88 [50.0%]  (FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u760(6){ }u761(7){ }u762(16){ }u763(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 445
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 456
;; live  gen 	 17 [flags]
;; live  kill	
(note 848 532 533 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 89 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (nil)))
(jump_insn 534 533 535 89 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;;  succ:       92 [50.0%] 
;;              90 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456

;; basic block 90, loop depth 0, count 0, freq 3
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       88 [50.0%] 
;;              89 [50.0%]  (FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u767(6){ }u768(7){ }u769(16){ }u770(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 229
;; live  kill	
(code_label 535 534 849 90 168 "" [1 uses])
(note 849 535 536 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 536 849 817 90 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       92 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456

;; basic block 91, loop depth 0, count 0, freq 1
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [5.3%] 
;;              85 [5.1%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434 456
;; live  gen 	 229
;; live  kill	
(code_label 817 536 816 91 197 "" [2 uses])
(note 816 817 39 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 39 816 538 91 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       92 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456

;; basic block 92, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       91 [100.0%]  (FALLTHRU)
;;              90 [100.0%]  (FALLTHRU)
;;              87 [50.0%] 
;;              89 [50.0%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u775(6){ }u776(7){ }u777(16){ }u778(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 229 434
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 386 391 392
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 456
;; live  gen 	 386 391 392
;; live  kill	 17 [flags]
(code_label 538 39 539 92 166 "" [2 uses])
(note 539 538 540 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 92 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 541 540 542 92 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 434 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 434 [ __res+4 ])
        (nil)))
(insn 542 541 543 92 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 543 542 544 92 (set (reg:SI 386 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 229 [ __insert_left ])
        (nil)))
(insn 544 543 545 92 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 386 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 386 [ __insert_left ])
        (nil)))
(call_insn 545 544 551 92 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 551 545 552 92 (set (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 552 551 553 92 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 553 552 556 92 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 391 [ D.83223 ])
        (nil)))
;;  succ:       94 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456

;; basic block 93, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [21.6%]  (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u794(6){ }u795(7){ }u796(16){ }u797(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 456
;; live  gen 	 181
;; live  kill	
(note 556 553 557 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 557 556 558 93 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(call_insn 558 557 40 93 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 40 558 561 93 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 433 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;;  succ:       94 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456

;; basic block 94, loop depth 0, count 0, freq 78, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       93 [100.0%]  (FALLTHRU)
;;              84 [50.0%]  (FALLTHRU)
;;              83 [50.0%] 
;;              92 [100.0%]  (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u803(6){ }u804(7){ }u805(16){ }u806(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 181
;; lr  def 	 17 [flags] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 456
;; live  gen 	 83
;; live  kill	 17 [flags]
(code_label 561 40 562 94 165 "" [1 uses])
(note 562 561 563 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 564 94 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(insn 564 563 721 94 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       95 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456

;; basic block 95, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [50.0%]  (FALLTHRU)
;;              94 [100.0%]  (FALLTHRU)
;;              51 [71.0%] 
;;              73 [50.0%]  (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u809(6){ }u810(7){ }u811(16){ }u812(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 106 123 450 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 456
;; live  gen 	 17 [flags] 106 123 450 451
;; live  kill	 17 [flags]
(code_label 721 564 565 95 181 "" [1 uses])
(note 565 721 566 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 95 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 567 566 568 95 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 568 567 569 95 (parallel [
            (set (reg:SI 450)
                (plus:SI (reg:SI 451 [ j ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 569 568 570 95 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 450)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 570 569 571 95 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 571 570 572 95 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 578)
;;  succ:       96 [91.0%]  (FALLTHRU)
;;              98 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451 456

;; basic block 96, loop depth 0, count 0, freq 246, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [91.0%]  (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u821(6){ }u822(7){ }u823(16){ }u824(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 189
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 456
;; live  gen 	 189
;; live  kill	
(note 572 571 574 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 574 572 791 96 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450 456

;; basic block 97, loop depth 0, count 0, freq 2
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [9.0%] 
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u825(6){ }u826(7){ }u827(16){ }u828(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451 456
;; live  gen 	 83
;; live  kill	
(code_label 791 574 790 97 189 "" [1 uses])
(note 790 791 41 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 578 97 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;;  succ:       98 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456

;; basic block 98, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [9.0%]  (LOOP_EXIT)
;;              97 [100.0%]  (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u829(6){ }u830(7){ }u831(16){ }u832(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 17 [flags] 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451 456
;; live  gen 	 17 [flags] 252
;; live  kill	
(code_label 578 41 579 98 134 "" [1 uses])
(note 579 578 580 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 581 98 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
(insn 581 580 582 98 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
(jump_insn 582 581 583 98 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 597)
;;  succ:       99 [29.0%]  (FALLTHRU)
;;              100 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456

;; basic block 99, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [29.0%]  (FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u836(6){ }u837(7){ }u838(16){ }u839(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 397 449 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; live  gen 	 2 [cx] 7 [sp] 252 397 449 451
;; live  kill	 17 [flags]
(note 583 582 584 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 584 583 587 99 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
(insn 587 584 588 99 (set (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
(insn 588 587 590 99 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (nil)))
(insn 590 588 591 99 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 591 590 592 99 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (nil))
(call_insn 592 591 593 99 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 593 592 594 99 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 594 593 901 99 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 901 594 902 99 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 902 901 597 99 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;;  succ:       102 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456

;; basic block 100, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [71.0%] 
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u853(6){ }u854(7){ }u855(16){ }u856(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252
;; lr  def 	 17 [flags] 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451 456
;; live  gen 	 17 [flags] 449
;; live  kill	
(code_label 597 902 598 100 171 "" [1 uses])
(note 598 597 903 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 903 598 599 100 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 599 903 600 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
(jump_insn 600 599 601 100 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 608)
;;  succ:       101 [13.7%]  (FALLTHRU)
;;              102 [86.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456

;; basic block 101, loop depth 0, count 0, freq 3
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       100 [13.7%]  (FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u860(6){ }u861(7){ }u862(16){ }u863(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 449 451
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; live  gen 	 2 [cx] 7 [sp] 252 449 451
;; live  kill	 17 [flags]
(note 601 600 603 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 603 601 604 101 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 604 603 605 101 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
(call_insn 605 604 606 101 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 606 605 607 101 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 607 606 904 101 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 904 607 905 101 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 905 904 608 101 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;;  succ:       102 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456

;; basic block 102, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [71.0%] 
;;              99 [100.0%]  (FALLTHRU)
;;              100 [86.3%] 
;;              101 [100.0%]  (FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u875(6){ }u876(7){ }u877(16){ }u878(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449 451
;; lr  def 	 17 [flags] 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451 456
;; live  gen 	 17 [flags] 125
;; live  kill	 17 [flags]
(code_label 608 905 609 102 130 "" [2 uses])
(note 609 608 611 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 611 609 612 102 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 451 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 612 611 615 102 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 615 612 616 102 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 616 615 617 102 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 941)
;;  succ:       21 [91.0%]  (DFS_BACK)
;;              103 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 252 449 456

;; basic block 103, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       102 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              19 [100.0%]  (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u886(6){ }u887(7){ }u888(16){ }u889(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 403 404 406 409 410 412
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  gen 	 0 [ax] 17 [flags] 129 132 403 404 406 409 410 412
;; live  kill	 17 [flags]
(code_label 617 616 618 103 129 "" [0 uses])
(note 618 617 621 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 621 618 622 103 (set (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 622 621 623 103 (parallel [
            (set (reg:SI 403 [ D.83218 ])
                (minus:SI (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
                    (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 623 622 624 103 (parallel [
            (set (reg:SI 406 [ D.83218 ])
                (ashiftrt:SI (reg:SI 403 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 403 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 403 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 624 623 625 103 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 406 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 406 [ D.83218 ])
        (nil)))
(insn 625 624 626 103 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 252 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 252 [ D.83218 ])
        (nil)))
(insn 626 625 627 103 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(call_insn 627 626 629 103 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 629 627 631 103 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 631 629 632 103 (set (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 632 631 633 103 (parallel [
            (set (reg:SI 409 [ D.83218 ])
                (minus:SI (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 633 632 42 103 (parallel [
            (set (reg:SI 412 [ D.83218 ])
                (ashiftrt:SI (reg:SI 409 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 409 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 409 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 42 633 634 103 (set (reg/v:SI 132 [ i ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(insn 634 42 635 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 412 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 412 [ D.83218 ])
        (nil)))
(jump_insn 635 634 939 103 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 939)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 939)
;;  succ:       104 [91.0%] 
;;              119 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132

;; basic block 104, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 103, next block 105, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 [91.0%] 
;;              104 [91.0%]  (DFS_BACK)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u908(6){ }u909(7){ }u910(16){ }u911(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 414 417 418 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  gen 	 0 [ax] 17 [flags] 129 132 414 417 418 420
;; live  kill	 17 [flags]
(code_label 939 635 938 104 208 "" [2 uses])
(note 938 939 643 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 643 938 644 104 (set (reg:SI 414 [ *_120 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 129 [ D.83222 ])
        (nil)))
(insn 644 643 645 104 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414 [ *_120 ])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 414 [ *_120 ])
        (nil)))
(insn 645 644 646 104 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(call_insn 646 645 647 104 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 649 104 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 649 647 652 104 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 652 649 653 104 (set (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 653 652 654 104 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 654 653 655 104 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 417 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 655 654 656 104 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 420 [ D.83218 ])
        (nil)))
(jump_insn 656 655 793 104 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 939)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 939)
;;  succ:       104 [91.0%]  (DFS_BACK)
;;              119 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132

;; basic block 105, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 104, next block 106, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [9.0%] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u928(6){ }u929(7){ }u930(16){ }u931(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428 456
;; live  gen 	 203
;; live  kill	
(code_label 793 656 792 105 190 "" [1 uses])
(note 792 793 887 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 887 792 661 105 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       106 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456

;; basic block 106, loop depth 0, count 0, freq 156, maybe hot
;;  prev block 105, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [100.0%]  (FALLTHRU)
;;              38 [6.7%] 
;;              39 [50.0%] 
;;              41 [50.0%] 
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u932(6){ }u933(7){ }u934(16){ }u935(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203 258 421 437 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 203 258 421 437 438
;; live  kill	 17 [flags]
(code_label 661 887 662 106 135 "" [3 uses])
(note 662 661 663 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 663 662 664 106 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(insn 664 663 665 106 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 665 664 666 106 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 666 665 667 106 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 667 666 668 106 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
(insn 668 667 669 106 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 669 668 670 106 (parallel [
            (set (reg/f:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 670 669 671 106 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 421 [ D.83232 ])
        (nil)))
(insn 671 670 672 106 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 258 [ __pos ])
        (nil)))
(insn 672 671 673 106 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 673 672 674 106 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 871 106 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 871 674 872 106 (set (reg:SI 437 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 872 871 679 106 (set (reg:SI 438 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 679 872 680 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 680 679 803 106 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 678)
;;  succ:       42 [78.4%] 
;;              50 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438 456

;; basic block 107, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [9.0%] 
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 456
;; live  gen 	 186
;; live  kill	
(code_label 803 680 802 107 193 "" [1 uses])
(note 802 803 886 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 886 802 685 107 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       108 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456

;; basic block 108, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [100.0%]  (FALLTHRU)
;;              60 [6.6%] 
;;              61 [50.0%] 
;;              63 [50.0%] 
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u965(6){ }u966(7){ }u967(16){ }u968(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209 422 435 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 209 422 435 436
;; live  kill	 17 [flags]
(code_label 685 886 686 108 147 "" [3 uses])
(note 686 685 688 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 688 686 689 108 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 689 688 690 108 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 690 689 691 108 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 691 690 692 108 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 117 [ t2 ])
        (nil)))
(insn 692 691 693 108 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 693 692 694 108 (parallel [
            (set (reg/f:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 694 693 695 108 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 422 [ D.83232 ])
        (nil)))
(insn 695 694 696 108 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
(insn 696 695 697 108 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 697 696 698 108 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 873 108 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 873 698 874 108 (set (reg:SI 435 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 874 873 703 108 (set (reg:SI 436 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 703 874 704 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 704 703 709 108 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 702)
;;  succ:       64 [78.4%] 
;;              72 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436 456

;; basic block 109, loop depth 0, count 0, freq 39, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       73 [50.0%] 
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u993(6){ }u994(7){ }u995(16){ }u996(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  gen 	 17 [flags] 165
;; live  kill	
(code_label 709 704 710 109 158 "" [1 uses])
(note 710 709 712 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 712 710 714 109 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 714 712 715 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 715 714 718 109 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;;  succ:       74 [91.0%] 
;;              110 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456

;; basic block 110, loop depth 0, count 0, freq 4
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [9.0%]  (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u999(6){ }u1000(7){ }u1001(16){ }u1002(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 456
;; live  gen 	 181
;; live  kill	
(note 718 715 885 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 885 718 724 110 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       111 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456

;; basic block 111, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [100.0%]  (FALLTHRU)
;;              81 [10.4%] 
;;              82 [50.0%] 
;;              84 [50.0%] 
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181 254 424 433 434
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181 456
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 181 254 424 433 434
;; live  kill	 17 [flags]
(code_label 724 885 725 111 163 "" [3 uses])
(note 725 724 726 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 726 725 727 111 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(insn 727 726 728 111 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 728 727 729 111 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 729 728 730 111 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 730 729 731 111 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 112 [ t1 ])
        (nil)))
(insn 731 730 732 111 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 732 731 733 111 (parallel [
            (set (reg/f:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 733 732 734 111 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 424 [ D.83232 ])
        (nil)))
(insn 734 733 735 111 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 254 [ __pos ])
        (nil)))
(insn 735 734 736 111 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 736 735 737 111 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 875 111 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 875 737 876 111 (set (reg:SI 433 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 876 875 742 111 (set (reg:SI 434 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 742 876 743 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 743 742 780 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 741)
;;  succ:       85 [78.4%] 
;;              93 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434 456

;; basic block 112, loop depth 0, count 0, freq 1
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1032(6){ }u1033(7){ }u1034(16){ }u1035(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430
;; live  kill	
(code_label 780 743 779 112 186 "" [1 uses])
(note 779 780 877 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 877 779 878 112 (set (reg:SI 429 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 878 877 748 112 (set (reg:SI 430 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;;  succ:       113 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430

;; basic block 113, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [100.0%]  (FALLTHRU)
;;              4 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u1036(6){ }u1037(7){ }u1038(16){ }u1039(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  gen 	 159
;; live  kill	
(code_label 748 878 749 113 115 "" [0 uses])
(note 749 748 6 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 6 749 783 113 (set (reg/v:DI 159 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430

;; basic block 114, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%] 
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u1040(6){ }u1041(7){ }u1042(16){ }u1043(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 460
;; live  gen 	 431 432
;; live  kill	
(code_label 783 6 782 114 187 "" [1 uses])
(note 782 783 879 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 879 782 880 114 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 880 879 752 114 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;;  succ:       115 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460

;; basic block 115, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [100.0%]  (FALLTHRU)
;;              10 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1044(6){ }u1045(7){ }u1046(16){ }u1047(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 175
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 460
;; live  gen 	 175
;; live  kill	
(code_label 752 880 753 115 120 "" [0 uses])
(note 753 752 10 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 10 753 756 115 (set (reg/v:DI 175 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432 460

;; basic block 116, loop depth 0, count 0, freq 0
;;  prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [1.0%] 
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1048(6){ }u1049(7){ }u1050(16){ }u1051(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 756 10 757 116 119 "" [1 uses])
(note 757 756 758 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 769 116 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 117, loop depth 0, count 0, freq 0
;;  prev block 116, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [50.0%] 
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u1053(6){ }u1054(7){ }u1055(16){ }u1056(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; live  gen 	 165
;; live  kill	
(code_label 769 758 762 117 185 "" [1 uses])
(note 762 769 891 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 891 762 767 117 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (expr_list:REG_DEAD (reg/f:SI 448 [ __i$_M_node ])
        (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                        (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
            (nil))))
;;  succ:       74 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 456

;; basic block 118, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       63 [50.0%]  (FALLTHRU)
;;              62 [50.0%] 
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1058(6){ }u1059(7){ }u1060(16){ }u1061(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448 456
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448 456
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 767 891 768 118 153 "" [1 uses])
(note 768 767 770 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 770 768 771 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
(jump_insn 771 770 778 118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 769)
;;  succ:       117 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448 456

;; basic block 119, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 118, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       104 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              103 [9.0%]  (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1064(6){ }u1065(7){ }u1066(16){ }u1067(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 778 771 776 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 776 778 777 119 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:64 90 {*movsi_internal}
     (nil))
(insn 777 776 0 119 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function (static initializers for D:\LHX\7.5 contest\t1.cpp) (_GLOBAL__sub_I_s, funcdef_no=6112, decl_uid=80904, symbol_order=4233) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


(static initializers for D:\LHX\7.5 contest\t1.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={5d} r1={5d} r2={6d,1u} r6={1d,2u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={4d} r18={4d} r19={4d} r20={1d,2u} r21={5d} r22={5d} r23={5d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={5d} r30={5d} r31={5d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} 
;;    total ref usage 312{294d,18u,0e} in 16{12 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,15] 6[16,16] 7[17,17] 8[18,21] 9[22,25] 10[26,29] 11[30,33] 12[34,37] 13[38,41] 14[42,45] 15[46,49] 16[50,50] 17[51,54] 18[55,58] 19[59,62] 20[63,63] 21[64,68] 22[69,73] 23[74,78] 24[79,82] 25[83,86] 26[87,90] 27[91,94] 28[95,98] 29[99,103] 30[104,108] 31[109,113] 32[114,117] 33[118,121] 34[122,125] 35[126,129] 36[130,133] 37[134,137] 38[138,141] 39[142,145] 40[146,149] 41[150,153] 42[154,157] 43[158,161] 44[162,165] 45[166,169] 46[170,173] 47[174,177] 48[178,181] 49[182,185] 50[186,189] 51[190,193] 52[194,197] 53[198,201] 54[202,205] 55[206,209] 56[210,213] 57[214,217] 58[218,221] 59[222,225] 60[226,229] 61[230,233] 62[234,237] 63[238,241] 64[242,245] 65[246,249] 66[250,253] 67[254,257] 68[258,261] 69[262,265] 70[266,269] 71[270,273] 72[274,277] 73[278,281] 74[282,285] 75[286,289] 76[290,293] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d15(2){ }d16(6){ }d17(7){ }d50(16){ }d63(20){ }d68(21){ }d73(22){ }d78(23){ }d103(29){ }d108(30){ }d113(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(13) 0[4],1[9],2[15],6[16],7[17],16[50],20[63],21[68],22[73],23[78],29[103],30[108],31[113]
;; rd  kill	(50) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12,13,14,15],6[16],7[17],16[50],20[63],21[64,65,66,67,68],22[69,70,71,72,73],23[74,75,76,77,78],29[99,100,101,102,103],30[104,105,106,107,108],31[109,110,111,112,113]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[16],7[17],16[50],20[63]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d16(bb 0 insn -1) }u1(7){ d17(bb 0 insn -1) }u2(16){ d50(bb 0 insn -1) }u3(20){ d63(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx]
;; live  kill	
;; rd  in  	(4) 6[16],7[17],16[50],20[63]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[16],7[17],16[50],20[63]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d63(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(6){ d16(bb 0 insn -1) }u16(7){ d17(bb 0 insn -1) }u17(20){ d63(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[16],7[17],16[50],20[63]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d16(bb 0 insn -1) }
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 20 { d63(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 6:
Processing use of (reg 2 cx) in insn 6:
  Adding insn 5 to worklist
Processing use of (reg 7 sp) in insn 7:
Processing use of (reg 7 sp) in insn 8:
Processing use of (reg 7 sp) in insn 8:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 7 sp) in insn 20:
Processing use of (reg 7 sp) in insn 20:
Processing use of (reg 7 sp) in insn 27:
Processing use of (reg 7 sp) in insn 28:
Processing use of (reg 7 sp) in insn 28:
starting the processing of deferred insns
ending the processing of deferred insns


(static initializers for D:\LHX\7.5 contest\t1.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={5d} r1={5d} r2={6d,1u} r6={1d,2u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={4d} r18={4d} r19={4d} r20={1d,2u} r21={5d} r22={5d} r23={5d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={5d} r30={5d} r31={5d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} 
;;    total ref usage 312{294d,18u,0e} in 16{12 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx]
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 641 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 8 7 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 10 8 12 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 12 10 14 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 14 12 16 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 16 14 18 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 90 {*movsi_internal}
     (nil))
(insn 18 16 19 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 90 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 90 {*movsi_internal}
     (nil))
(call_insn 20 19 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 20 24 2 (set (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 24 22 26 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 26 24 27 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 90 {*movsi_internal}
     (nil))
(call_insn 28 27 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

