Active-HDL 15.0.261.9132 2024-12-29 23:26:40

Elaboration top modules:
Verilog Module                paraller_adder_sim


----------------------------------------------------------------------------------------------
Verilog Module          | Library    | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
paraller_adder_sim      | half_adder |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
parallel_adder          | half_adder |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
full_adder              | half_adder |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
half_adder              | half_adder |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------
half_adder              | None
----------------------------------------------------------------------------------------------
