Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at qsys_core_sdram.v(316): conditional expression evaluates to a constant File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at qsys_core_sdram.v(326): conditional expression evaluates to a constant File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at qsys_core_sdram.v(336): conditional expression evaluates to a constant File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at qsys_core_sdram.v(680): conditional expression evaluates to a constant File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(275): object "rst_cause" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd Line: 275
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(289): object "cpu_sleep" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd Line: 289
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(313): object "xip_req" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd Line: 313
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(132): object "fetch_pc" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd Line: 132
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(300): subtype or type has null range File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 300
Warning (10037): Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1030): conditional expression evaluates to a constant File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 1030
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2287): subtype or type has null range File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 2287
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
