$date
	Sun Oct 23 03:06:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875358
b10110 &
b10110 %
1$
b10110 !
1"
#875359
0"
#875362
b1011 &
b1011 %
#875366
b100010 &
b100010 %
#875370
b10001 &
b10001 %
#875374
b110100 &
b110100 %
#875378
b11010 &
b11010 %
#875382
b1101 &
b1101 %
#875386
b101000 &
b101000 %
#875390
b10100 &
b10100 %
#875394
b1010 &
b1010 %
#875398
b101 &
b101 %
#875402
b10000 &
b10000 %
#875406
b1000 &
b1000 %
#875410
b100 &
b100 %
#875414
b10 &
b10 %
#875418
b1 &
b1 %
1#
#875422
b0 &
0#
b0 %
0$
#1928985
b10001 !
1"
#1928986
b10001 &
b10001 %
1$
#1928987
0"
#1928990
b110100 &
b110100 %
#1928994
b11010 &
b11010 %
#1928998
b1101 &
b1101 %
#1929002
b101000 &
b101000 %
#1929006
b10100 &
b10100 %
#1929010
b1010 &
b1010 %
#1929014
b101 &
b101 %
#1929018
b10000 &
b10000 %
#1929022
b1000 &
b1000 %
#1929026
b100 &
b100 %
#1929030
b10 &
b10 %
#1929034
b1 &
b1 %
1#
#1929038
b0 &
0#
b0 %
0$
#2888744
b1000 !
1"
#2888746
b1000 &
b1000 %
1$
#2888747
0"
#2888750
b100 &
b100 %
#2888754
b10 &
b10 %
#2888758
b1 &
1#
b1 %
#2888762
b0 &
b0 %
0#
0$
#4500012
