<!--## r-tatsu =-->
I'm a Digital Design Engineer specializing in RTL design.  Currently working full-time while pursuing a part-time master's degree (started October 2024).

[![Email](https://img.shields.io/badge/Email-6c757d?style=flat&logo=gmail&logoColor=D14836)](mailto:tatsuuma-ryota-wr@ynu.jp)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/r-tatsu/)

### Interests
- Hardware verification (SystemVerilog, UVM, and VIP)
- Open-source contribution
