Analysis & Elaboration report for router_top
Mon Apr 26 16:42:00 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: router_fsm:dut1
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Apr 26 16:42:00 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; router_top                                  ;
; Top-level Entity Name         ; router_top                                  ;
; Family                        ; MAX V                                       ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: router_fsm:dut1 ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; Decode_Address     ; 000   ; Unsigned Binary                 ;
; Load_First_Data    ; 001   ; Unsigned Binary                 ;
; Wait_Till_Empty    ; 010   ; Unsigned Binary                 ;
; Load_Data          ; 011   ; Unsigned Binary                 ;
; Check_Parity_Error ; 100   ; Unsigned Binary                 ;
; Load_Parity        ; 101   ; Unsigned Binary                 ;
; Fifo_Full_State    ; 110   ; Unsigned Binary                 ;
; Load_After_Full    ; 111   ; Unsigned Binary                 ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; router_top         ; router_top         ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 26 16:41:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_top.v
    Info (12023): Found entity 1: router_top File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_sync.v
    Info (12023): Found entity 1: router_sync File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_reg.v
    Info (12023): Found entity 1: router_reg File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_fsm.v
    Info (12023): Found entity 1: router_fsm File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_fifo.v
    Info (12023): Found entity 1: router_fifo File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo.v Line: 1
Info (12127): Elaborating entity "router_top" for the top level hierarchy
Info (12128): Elaborating entity "router_fsm" for hierarchy "router_fsm:dut1" File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v Line: 44
Info (12128): Elaborating entity "router_reg" for hierarchy "router_reg:dut2" File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at router_reg.v(5): object "b" assigned a value but never read File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v Line: 5
Warning (10230): Verilog HDL assignment warning at router_reg.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v Line: 36
Info (12128): Elaborating entity "router_sync" for hierarchy "router_sync:dut3" File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at router_sync.v(16): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v Line: 16
Info (10041): Inferred latch for "q[0]" at router_sync.v(16) File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v Line: 16
Info (10041): Inferred latch for "q[1]" at router_sync.v(16) File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v Line: 16
Info (12128): Elaborating entity "router_fifo" for hierarchy "router_fifo:fifo[0].f" File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v Line: 98
Info (144001): Generated suppressed messages file C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/top_synt/lite/output_files/router_top.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Mon Apr 26 16:42:00 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:40


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/top_synt/lite/output_files/router_top.map.smsg.


