Classic Timing Analyzer report for contador_sincrono
Sat Nov 12 23:36:10 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.828 ns                         ; cnt_ena    ; int_aux[10]           ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.337 ns                         ; int_aux[5] ; cnt_out[5]            ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.481 ns                         ; load_ena   ; next_cnt_out[10]~reg0 ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 384.62 MHz ( period = 2.600 ns ) ; cnt[0]     ; int_aux[9]            ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                      ;
+-------+------------------------------------------------+---------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; cnt[0]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; 394.63 MHz ( period = 2.534 ns )               ; cnt[0]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; 395.10 MHz ( period = 2.531 ns )               ; cnt[1]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; cnt[0]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; cnt[2]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; 405.68 MHz ( period = 2.465 ns )               ; cnt[1]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.251 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns )               ; cnt[1]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns )               ; cnt[2]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; cnt[2]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; cnt[0]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.177 ns                ;
; N/A   ; 418.59 MHz ( period = 2.389 ns )               ; cnt[3]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.175 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.108 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.864 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.806 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; int_aux[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; int_aux[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; int_aux[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; int_aux[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; int_aux[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; int_aux[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; int_aux[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[10] ; int_aux[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; int_aux[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; int_aux[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; int_aux[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.305 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[8]      ; clk_in     ; clk_in   ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[10] ; cnt[10]     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; cnt[9]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 0.813 ns                ;
+-------+------------------------------------------------+---------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+----------------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                    ; To Clock ;
+-------+--------------+------------+----------------+-----------------------+----------+
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[0]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[1]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[2]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[3]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[4]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[5]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[6]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[7]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[8]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[9]                ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; cnt[10]               ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; int_aux[6]            ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; int_aux[7]            ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; int_aux[8]            ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; int_aux[9]            ; clk_in   ;
; N/A   ; None         ; 4.828 ns   ; cnt_ena        ; int_aux[10]           ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[0]            ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[1]            ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[2]            ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[3]            ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[4]            ; clk_in   ;
; N/A   ; None         ; 4.674 ns   ; cnt_ena        ; int_aux[5]            ; clk_in   ;
; N/A   ; None         ; 4.596 ns   ; new_cnt_in[6]  ; next_cnt_out[6]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.826 ns   ; new_cnt_in[5]  ; next_cnt_out[5]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.504 ns   ; new_cnt_in[1]  ; next_cnt_out[1]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.469 ns   ; new_cnt_in[3]  ; next_cnt_out[3]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.375 ns   ; new_cnt_in[4]  ; next_cnt_out[4]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.325 ns   ; new_cnt_in[2]  ; next_cnt_out[2]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.300 ns   ; new_cnt_in[7]  ; next_cnt_out[7]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.251 ns   ; new_cnt_in[9]  ; next_cnt_out[9]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.168 ns   ; new_cnt_in[10] ; next_cnt_out[10]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.152 ns   ; new_cnt_in[8]  ; next_cnt_out[8]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[0]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[1]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[2]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[3]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[4]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[5]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[6]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[7]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[8]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[9]                ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; cnt[10]               ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; int_aux[6]            ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; int_aux[7]            ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; int_aux[8]            ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; int_aux[9]            ; clk_in   ;
; N/A   ; None         ; 0.821 ns   ; load_ena       ; int_aux[10]           ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[0]            ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[1]            ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[2]            ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[3]            ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[4]            ; clk_in   ;
; N/A   ; None         ; 0.667 ns   ; load_ena       ; int_aux[5]            ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[0]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[1]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[2]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[3]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[4]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[5]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[6]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[7]~reg0  ; clk_in   ;
; N/A   ; None         ; 0.269 ns   ; load_ena       ; next_cnt_out[8]~reg0  ; clk_in   ;
; N/A   ; None         ; -0.179 ns  ; new_cnt_in[0]  ; next_cnt_out[0]~reg0  ; clk_in   ;
; N/A   ; None         ; -0.251 ns  ; load_ena       ; next_cnt_out[9]~reg0  ; clk_in   ;
; N/A   ; None         ; -0.251 ns  ; load_ena       ; next_cnt_out[10]~reg0 ; clk_in   ;
+-------+--------------+------------+----------------+-----------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To               ; From Clock ;
+-------+--------------+------------+-----------------------+------------------+------------+
; N/A   ; None         ; 9.337 ns   ; int_aux[5]            ; cnt_out[5]       ; clk_in     ;
; N/A   ; None         ; 9.044 ns   ; int_aux[9]            ; cnt_out[9]       ; clk_in     ;
; N/A   ; None         ; 8.933 ns   ; next_cnt_out[10]~reg0 ; next_cnt_out[10] ; clk_in     ;
; N/A   ; None         ; 7.555 ns   ; int_aux[2]            ; cnt_out[2]       ; clk_in     ;
; N/A   ; None         ; 6.851 ns   ; int_aux[10]           ; cnt_out[10]      ; clk_in     ;
; N/A   ; None         ; 6.843 ns   ; next_cnt_out[0]~reg0  ; next_cnt_out[0]  ; clk_in     ;
; N/A   ; None         ; 6.799 ns   ; next_cnt_out[1]~reg0  ; next_cnt_out[1]  ; clk_in     ;
; N/A   ; None         ; 6.612 ns   ; next_cnt_out[7]~reg0  ; next_cnt_out[7]  ; clk_in     ;
; N/A   ; None         ; 6.592 ns   ; next_cnt_out[9]~reg0  ; next_cnt_out[9]  ; clk_in     ;
; N/A   ; None         ; 6.592 ns   ; next_cnt_out[2]~reg0  ; next_cnt_out[2]  ; clk_in     ;
; N/A   ; None         ; 6.589 ns   ; next_cnt_out[3]~reg0  ; next_cnt_out[3]  ; clk_in     ;
; N/A   ; None         ; 6.587 ns   ; int_aux[1]            ; cnt_out[1]       ; clk_in     ;
; N/A   ; None         ; 6.571 ns   ; next_cnt_out[4]~reg0  ; next_cnt_out[4]  ; clk_in     ;
; N/A   ; None         ; 6.569 ns   ; int_aux[3]            ; cnt_out[3]       ; clk_in     ;
; N/A   ; None         ; 6.563 ns   ; next_cnt_out[8]~reg0  ; next_cnt_out[8]  ; clk_in     ;
; N/A   ; None         ; 6.360 ns   ; int_aux[0]            ; cnt_out[0]       ; clk_in     ;
; N/A   ; None         ; 6.358 ns   ; int_aux[8]            ; cnt_out[8]       ; clk_in     ;
; N/A   ; None         ; 6.356 ns   ; int_aux[6]            ; cnt_out[6]       ; clk_in     ;
; N/A   ; None         ; 6.348 ns   ; int_aux[7]            ; cnt_out[7]       ; clk_in     ;
; N/A   ; None         ; 6.341 ns   ; int_aux[4]            ; cnt_out[4]       ; clk_in     ;
; N/A   ; None         ; 6.329 ns   ; next_cnt_out[5]~reg0  ; next_cnt_out[5]  ; clk_in     ;
; N/A   ; None         ; 6.328 ns   ; next_cnt_out[6]~reg0  ; next_cnt_out[6]  ; clk_in     ;
+-------+--------------+------------+-----------------------+------------------+------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+----------------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                    ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------+----------+
; N/A           ; None        ; 0.481 ns  ; load_ena       ; next_cnt_out[9]~reg0  ; clk_in   ;
; N/A           ; None        ; 0.481 ns  ; load_ena       ; next_cnt_out[10]~reg0 ; clk_in   ;
; N/A           ; None        ; 0.409 ns  ; new_cnt_in[0]  ; next_cnt_out[0]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[0]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[1]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[2]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[3]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[4]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[5]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[6]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[7]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.039 ns ; load_ena       ; next_cnt_out[8]~reg0  ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[0]            ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[1]            ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[2]            ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[3]            ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[4]            ; clk_in   ;
; N/A           ; None        ; -0.437 ns ; load_ena       ; int_aux[5]            ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[0]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[1]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[2]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[3]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[4]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[5]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[6]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[7]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[8]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[9]                ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; cnt[10]               ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; int_aux[6]            ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; int_aux[7]            ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; int_aux[8]            ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; int_aux[9]            ; clk_in   ;
; N/A           ; None        ; -0.591 ns ; load_ena       ; int_aux[10]           ; clk_in   ;
; N/A           ; None        ; -2.922 ns ; new_cnt_in[8]  ; next_cnt_out[8]~reg0  ; clk_in   ;
; N/A           ; None        ; -2.938 ns ; new_cnt_in[10] ; next_cnt_out[10]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.021 ns ; new_cnt_in[9]  ; next_cnt_out[9]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.070 ns ; new_cnt_in[7]  ; next_cnt_out[7]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.095 ns ; new_cnt_in[2]  ; next_cnt_out[2]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.145 ns ; new_cnt_in[4]  ; next_cnt_out[4]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.239 ns ; new_cnt_in[3]  ; next_cnt_out[3]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.274 ns ; new_cnt_in[1]  ; next_cnt_out[1]~reg0  ; clk_in   ;
; N/A           ; None        ; -3.596 ns ; new_cnt_in[5]  ; next_cnt_out[5]~reg0  ; clk_in   ;
; N/A           ; None        ; -4.366 ns ; new_cnt_in[6]  ; next_cnt_out[6]~reg0  ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[0]            ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[1]            ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[2]            ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[3]            ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[4]            ; clk_in   ;
; N/A           ; None        ; -4.444 ns ; cnt_ena        ; int_aux[5]            ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[0]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[1]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[2]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[3]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[4]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[5]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[6]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[7]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[8]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[9]                ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; cnt[10]               ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; int_aux[6]            ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; int_aux[7]            ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; int_aux[8]            ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; int_aux[9]            ; clk_in   ;
; N/A           ; None        ; -4.598 ns ; cnt_ena        ; int_aux[10]           ; clk_in   ;
+---------------+-------------+-----------+----------------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 12 23:36:09 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador_sincrono -c contador_sincrono --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 384.62 MHz between source register "cnt[0]" and destination register "int_aux[9]" (period= 2.6 ns)
    Info: + Longest register to register delay is 2.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt[0]'
        Info: 2: + IC(0.309 ns) + CELL(0.393 ns) = 0.702 ns; Loc. = LCCOMB_X18_Y35_N2; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.773 ns; Loc. = LCCOMB_X18_Y35_N4; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.844 ns; Loc. = LCCOMB_X18_Y35_N6; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.915 ns; Loc. = LCCOMB_X18_Y35_N8; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.986 ns; Loc. = LCCOMB_X18_Y35_N10; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.057 ns; Loc. = LCCOMB_X18_Y35_N12; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.216 ns; Loc. = LCCOMB_X18_Y35_N14; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X18_Y35_N16; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X18_Y35_N18; Fanout = 2; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.768 ns; Loc. = LCCOMB_X18_Y35_N20; Fanout = 2; COMB Node = 'Add0~18'
        Info: 12: + IC(0.252 ns) + CELL(0.366 ns) = 2.386 ns; Loc. = LCFF_X18_Y35_N29; Fanout = 1; REG Node = 'int_aux[9]'
        Info: Total cell delay = 1.825 ns ( 76.49 % )
        Info: Total interconnect delay = 0.561 ns ( 23.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N29; Fanout = 1; REG Node = 'int_aux[9]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt[0]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "cnt[0]" (data pin = "cnt_ena", clock pin = "clk_in") is 4.828 ns
    Info: + Longest pin to register delay is 7.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 1; PIN Node = 'cnt_ena'
        Info: 2: + IC(5.254 ns) + CELL(0.420 ns) = 6.504 ns; Loc. = LCCOMB_X19_Y35_N14; Fanout = 22; COMB Node = 'int_aux[0]~0'
        Info: 3: + IC(0.384 ns) + CELL(0.660 ns) = 7.548 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.910 ns ( 25.30 % )
        Info: Total interconnect delay = 5.638 ns ( 74.70 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.536 ns ( 57.23 % )
        Info: Total interconnect delay = 1.148 ns ( 42.77 % )
Info: tco from clock "clk_in" to destination pin "cnt_out[5]" through register "int_aux[5]" is 9.337 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N5; Fanout = 1; REG Node = 'int_aux[5]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.401 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N5; Fanout = 1; REG Node = 'int_aux[5]'
        Info: 2: + IC(3.739 ns) + CELL(2.662 ns) = 6.401 ns; Loc. = PIN_D26; Fanout = 0; PIN Node = 'cnt_out[5]'
        Info: Total cell delay = 2.662 ns ( 41.59 % )
        Info: Total interconnect delay = 3.739 ns ( 58.41 % )
Info: th for register "next_cnt_out[9]~reg0" (data pin = "load_ena", clock pin = "clk_in") is 0.481 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'next_cnt_out[9]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; PIN Node = 'load_ena'
        Info: 2: + IC(0.843 ns) + CELL(0.660 ns) = 2.482 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'next_cnt_out[9]~reg0'
        Info: Total cell delay = 1.639 ns ( 66.04 % )
        Info: Total interconnect delay = 0.843 ns ( 33.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sat Nov 12 23:36:10 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


