# Single_Cycle_RISC_V
Single-cycle microprocessor design using verilog
