TRACE::2020-11-03.00:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:01:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:01:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-03.00:01:51::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-11-03.00:01:51::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send"
		}]
}
TRACE::2020-11-03.00:01:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-11-03.00:01:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:01:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:01:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:01:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:01:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:01:51::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-11-03.00:01:51::SCWPlatform::Generating the sources  .
TRACE::2020-11-03.00:01:51::SCWBDomain::Generating boot domain sources.
TRACE::2020-11-03.00:01:51::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:01:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:01:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:01:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:01:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-03.00:01:51::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:01:51::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-03.00:01:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-03.00:01:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-03.00:01:51::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-03.00:02:01::SCWPlatform::Generating sources Done.
TRACE::2020-11-03.00:02:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:01::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:01::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-11-03.00:02:01::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-11-03.00:02:01::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-11-03.00:02:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-03.00:02:01::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-03.00:02:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:01::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:01::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:01::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:01::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:02:02::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:02:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:02:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:02:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-03.00:02:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:02::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:02:02::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-11-03.00:02:04::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-03.00:02:04::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-03.00:02:04::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-03.00:02:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-03.00:02:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-03.00:02:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:02:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-03.00:02:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-03.00:02:04::SCWSystem::Not a boot domain 
LOG::2020-11-03.00:02:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-03.00:02:04::SCWDomain::Generating domain artifcats
TRACE::2020-11-03.00:02:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-03.00:02:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-03.00:02:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-03.00:02:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-03.00:02:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-03.00:02:04::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-11-03.00:02:04::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-11-03.00:02:04::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-03.00:02:04::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:02:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:04::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:02:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:02:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-03.00:02:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-03.00:02:04::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-03.00:02:04::SCWMssOS::Copying to export directory.
TRACE::2020-11-03.00:02:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-03.00:02:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-11-03.00:02:04::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-11-03.00:02:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-03.00:02:04::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-03.00:02:04::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-03.00:02:04::SCWPlatform::Started preparing the platform 
TRACE::2020-11-03.00:02:04::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-03.00:02:04::SCWSystem::dir created 
TRACE::2020-11-03.00:02:04::SCWSystem::Writing the bif 
TRACE::2020-11-03.00:02:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-03.00:02:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-03.00:02:04::SCWPlatform::Completed generating the platform
TRACE::2020-11-03.00:02:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-03.00:02:05::SCWPlatform::updated the xpfm file.
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-03.00:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:02:06::SCWPlatform::Clearing the existing platform
TRACE::2020-11-03.00:02:06::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-03.00:02:06::SCWBDomain::clearing the fsbl build
TRACE::2020-11-03.00:02:06::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:06::SCWSystem::Clearing the domains completed.
TRACE::2020-11-03.00:02:06::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-03.00:02:09::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-03.00:02:09::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-03.00:02:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:02:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:02:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-03.00:02:09::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-03.00:02:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:09::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-03.00:02:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:02:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWReader::No isolation master present  
TRACE::2020-11-03.00:02:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:02:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:02:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:02:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:10::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:02:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWReader::No isolation master present  
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::In reload Mss file.
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-03.00:02:10::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-03.00:02:10::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-03.00:02:10::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-03.00:02:10::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:10::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:02:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:11::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::In reload Mss file.
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:11::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:02:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:02:11::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:02:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:02:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:02:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:02:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:02:11::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:02::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-03.00:08:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:06::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:08:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:06::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2020-11-03.00:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-03.00:08:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-03.00:08:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-03.00:08:10::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-03.00:08:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:10::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:08:11::SCWPlatform::Clearing the existing platform
TRACE::2020-11-03.00:08:11::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-03.00:08:11::SCWBDomain::clearing the fsbl build
TRACE::2020-11-03.00:08:11::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:11::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:11::SCWSystem::Clearing the domains completed.
TRACE::2020-11-03.00:08:11::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-03.00:08:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:11::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-03.00:08:14::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-03.00:08:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:08:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:08:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-03.00:08:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-03.00:08:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-03.00:08:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:08:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:14::SCWReader::No isolation master present  
TRACE::2020-11-03.00:08:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:08:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:08:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:08:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:08:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWReader::No isolation master present  
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::In reload Mss file.
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-03.00:08:15::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-03.00:08:15::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-03.00:08:15::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-03.00:08:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::In reload Mss file.
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:16::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-03.00:08:17::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-03.00:08:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-03.00:08:17::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-03.00:08:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-03.00:08:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-03.00:08:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:08:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-03.00:08:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:17::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:08:17::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-03.00:08:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:08:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:08:17::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-03.00:08:17::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-03.00:08:17::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-03.00:08:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:08:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:17::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:17::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:08:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:17::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:17::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:08:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-03.00:08:17::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-03.00:08:17::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:08:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:08:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:08:18::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:08:18::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:08:18::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:08:18::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-03.00:08:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-03.00:08:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:18::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-11-03.00:08:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:18::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:18::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:19::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:19::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:19::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-03.00:08:20::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:20::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:20::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:20::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:20::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-03.00:08:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:08:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:20::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:20::SCWBDomain::"Compiling Clkocking Wizard"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:21::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:21::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:21::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:08:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:08:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:21::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:21::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-03.00:08:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-03.00:08:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:21::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:21::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:08:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:08:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:21::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:21::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:21::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-11-03.00:08:21::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-03.00:08:22::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:22::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-11-03.00:08:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:08:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:08:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:08:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:22::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:22::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-11-03.00:08:22::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-03.00:08:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:23::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-11-03.00:08:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:08:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:23::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-11-03.00:08:23::SCWBDomain::"Compiling emacps"

TRACE::2020-11-03.00:08:24::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:24::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-11-03.00:08:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:08:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:24::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-11-03.00:08:24::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-03.00:08:26::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:26::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-11-03.00:08:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:08:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:26::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:26::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-11-03.00:08:26::SCWBDomain::"Compiling iicps"

TRACE::2020-11-03.00:08:27::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:27::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:08:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:27::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:27::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:27::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:27::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-03.00:08:27::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:27::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:27::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:27::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:08:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:27::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:27::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:27::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:27::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:27::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-03.00:08:28::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:28::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:28::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:28::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:28::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:28::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-03.00:08:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:08:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:28::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:28::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-11-03.00:08:28::SCWBDomain::"Compiling qspips"

TRACE::2020-11-03.00:08:29::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:29::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-11-03.00:08:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:08:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:29::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:29::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-11-03.00:08:29::SCWBDomain::"Compiling scugic"

TRACE::2020-11-03.00:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:30::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-11-03.00:08:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:30::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:30::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-11-03.00:08:30::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-03.00:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:30::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-11-03.00:08:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:30::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:30::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-11-03.00:08:30::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-03.00:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:31::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-11-03.00:08:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-03.00:08:31::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-03.00:08:31::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-03.00:08:31::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:31::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-11-03.00:08:31::SCWBDomain::"Compiling sdps"

TRACE::2020-11-03.00:08:32::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:32::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-11-03.00:08:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:08:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:32::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:32::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-11-03.00:08:32::SCWBDomain::"Compiling standalone"

TRACE::2020-11-03.00:08:37::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:37::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-11-03.00:08:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:08:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:37::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-11-03.00:08:37::SCWBDomain::"Compiling uartps"

TRACE::2020-11-03.00:08:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:38::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-11-03.00:08:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:08:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:08:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:08:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:38::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-11-03.00:08:38::SCWBDomain::"Compiling usbps"

TRACE::2020-11-03.00:08:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:39::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-11-03.00:08:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-03.00:08:39::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-03.00:08:39::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-11-03.00:08:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:39::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-03.00:08:39::SCWBDomain::"Compiling video timing controller"

TRACE::2020-11-03.00:08:40::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:40::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-03.00:08:40::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:40::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-03.00:08:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:40::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-03.00:08:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:40::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-11-03.00:08:40::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-03.00:08:41::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:41::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-11-03.00:08:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-11-03.00:08:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:41::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:41::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-11-03.00:08:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-03.00:08:43::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:43::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-11-03.00:08:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-11-03.00:08:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:43::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-03.00:08:43::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-11-03.00:08:43::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-03.00:08:43::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-11-03.00:08:43::SCWBDomain::'Finished building libraries'

TRACE::2020-11-03.00:08:43::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-03.00:08:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-11-03.00:08:43::SCWBDomain::include -I.

TRACE::2020-11-03.00:08:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-03.00:08:43::SCWBDomain::9_0/include -I.

TRACE::2020-11-03.00:08:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-03.00:08:43::SCWBDomain::0/include -I.

TRACE::2020-11-03.00:08:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-11-03.00:08:43::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-03.00:08:44::SCWBDomain::0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-11-03.00:08:44::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-03.00:08:44::SCWBDomain::9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-03.00:08:44::SCWBDomain::0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-03.00:08:44::SCWBDomain::9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-11-03.00:08:44::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-03.00:08:44::SCWBDomain::9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-11-03.00:08:44::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-03.00:08:44::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-11-03.00:08:44::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-03.00:08:44::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-03.00:08:44::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-11-03.00:08:44::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-03.00:08:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-03.00:08:45::SCWSystem::Not a boot domain 
LOG::2020-11-03.00:08:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-03.00:08:45::SCWDomain::Generating domain artifcats
TRACE::2020-11-03.00:08:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-03.00:08:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-03.00:08:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-03.00:08:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-03.00:08:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:08:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:08:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:08:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:08:45::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:08:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:08:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:08:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:08:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:08:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:08:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:08:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-03.00:08:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-03.00:08:45::SCWMssOS::doing bsp build ... 
TRACE::2020-11-03.00:08:45::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-03.00:08:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-03.00:08:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:08:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:08:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:08:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:08:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:08:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:08:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-03.00:08:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-03.00:08:46::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:08:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:08:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:46::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-03.00:08:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:08:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:08:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:08:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:08:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:08:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-03.00:08:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-03.00:08:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:08:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:08:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:08:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:08:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:48::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-03.00:08:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:08:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:08:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:08:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:49::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-03.00:08:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:08:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:08:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:08:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:50::SCWMssOS::"Compiling emacps"

TRACE::2020-11-03.00:08:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:08:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:51::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-03.00:08:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:08:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:53::SCWMssOS::"Compiling iicps"

TRACE::2020-11-03.00:08:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:08:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:54::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-03.00:08:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:08:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:08:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:08:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:54::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-03.00:08:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:08:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:55::SCWMssOS::"Compiling qspips"

TRACE::2020-11-03.00:08:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:08:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:56::SCWMssOS::"Compiling scugic"

TRACE::2020-11-03.00:08:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:08:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:08:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:08:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:57::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-03.00:08:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:08:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:08:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:08:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:08:57::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-03.00:08:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:08:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-03.00:08:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-03.00:08:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-03.00:08:58::SCWMssOS::"Compiling sdps"

TRACE::2020-11-03.00:08:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:08:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:08:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:08:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:08:59::SCWMssOS::"Compiling standalone"

TRACE::2020-11-03.00:09:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:09:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:09:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:09:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:09:04::SCWMssOS::"Compiling uartps"

TRACE::2020-11-03.00:09:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:09:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:09:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:09:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:09:05::SCWMssOS::"Compiling usbps"

TRACE::2020-11-03.00:09:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:09:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-03.00:09:06::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-03.00:09:06::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-03.00:09:06::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-03.00:09:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:09:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:09:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:09:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:09:07::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-03.00:09:08::SCWMssOS::'Finished building libraries'

TRACE::2020-11-03.00:09:09::SCWMssOS::Copying to export directory.
TRACE::2020-11-03.00:09:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-03.00:09:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-03.00:09:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-03.00:09:09::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-03.00:09:09::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-03.00:09:09::SCWPlatform::Started preparing the platform 
TRACE::2020-11-03.00:09:09::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-03.00:09:09::SCWSystem::dir created 
TRACE::2020-11-03.00:09:09::SCWSystem::Writing the bif 
TRACE::2020-11-03.00:09:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-03.00:09:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-03.00:09:09::SCWPlatform::Completed generating the platform
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:09:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:09:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:09:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:09:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:09:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:09:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:09:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:09:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:09:09::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-03.00:09:09::SCWPlatform::updated the xpfm file.
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:09:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:09:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:09:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:09:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:09:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:09:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:19::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:19::SCWMssOS::Adding Library:  lwip211:1.1
TRACE::2020-11-03.00:14:19::SCWMssOS::Added Library:  lwip211
TRACE::2020-11-03.00:14:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:39::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:39::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:42::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:14:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:14:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:14:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:14:42::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:14:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:14:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:14:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:02::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:02::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:07::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:07::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:32::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:32::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:44::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:15:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:15:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:15:45::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:15:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:15:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:18::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:18::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:20::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:20::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:29::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:29::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_stats":	"false",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_sys_timeout":	"8",
							"memp_n_tcp_pcb":	"32",
							"n_tx_coalesce":	"1",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"phy_link_speed":	"CONFIG_LINKSPEED_AUTODETECT",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "lwip_stats", "mem_size", "memp_n_pbuf", "memp_n_sys_timeout", "memp_n_tcp_pcb", "n_tx_coalesce", "n_tx_descriptors", "pbuf_pool_size", "phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:29::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::In reload Mss file.
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:29::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:16:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:16:29::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:29::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:29::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-03.00:16:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:30::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:16:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:16:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:16:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:16:31::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:16:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:16:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:16:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:16:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:16:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:16:31::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:16:31::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-11-03.00:16:34::SCWMssOS::Removing file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-11-03.00:18:01::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-03.00:18:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-03.00:18:01::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-03.00:18:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-03.00:18:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-03.00:18:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:18:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-03.00:18:01::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-03.00:18:01::SCWSystem::Not a boot domain 
LOG::2020-11-03.00:18:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-03.00:18:01::SCWDomain::Generating domain artifcats
TRACE::2020-11-03.00:18:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-03.00:18:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-03.00:18:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-03.00:18:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-03.00:18:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:01::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:18:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:18:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:18:01::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:18:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:18:01::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-03.00:18:01::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-03.00:18:01::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-03.00:18:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-03.00:18:01::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:18:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:18:01::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:18:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:18:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-03.00:18:01::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-11-03.00:18:01::SCWMssOS::doing bsp build ... 
TRACE::2020-11-03.00:18:01::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:18:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:18:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:18:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:18:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-03.00:18:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-03.00:18:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:18:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:18:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:18:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:18:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:18:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:18:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:18:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:18:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:18:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:18:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:18:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:18:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:18:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:18:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-03.00:18:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-03.00:18:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:18:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:18:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:18:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:18:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:18:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:18:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:18:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:18:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:18:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:18:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:03::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-03.00:18:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:18:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:18:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:18:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:04::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:18:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:18:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:18:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:18:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-03.00:18:05::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-03.00:18:05::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:18:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:18:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:18:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:18:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:05::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-03.00:18:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:18:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:18:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:18:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:06::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-03.00:18:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:18:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:18:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:07::SCWMssOS::"Compiling emacps"

TRACE::2020-11-03.00:18:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:08::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-03.00:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:09::SCWMssOS::"Compiling iicps"

TRACE::2020-11-03.00:18:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-03.00:18:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:18:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:18:11::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:11::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-03.00:18:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:18:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:18:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:18:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:20::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-03.00:18:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:18:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:18:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:18:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:21::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-03.00:18:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:18:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:21::SCWMssOS::"Compiling qspips"

TRACE::2020-11-03.00:18:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:18:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:22::SCWMssOS::"Compiling scugic"

TRACE::2020-11-03.00:18:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:18:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:18:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:18:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:23::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-03.00:18:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:18:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:23::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-03.00:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:18:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-03.00:18:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-03.00:18:24::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-03.00:18:24::SCWMssOS::"Compiling sdps"

TRACE::2020-11-03.00:18:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:18:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:18:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:18:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:25::SCWMssOS::"Compiling standalone"

TRACE::2020-11-03.00:18:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:18:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:30::SCWMssOS::"Compiling uartps"

TRACE::2020-11-03.00:18:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:18:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:18:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:18:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:18:31::SCWMssOS::"Compiling usbps"

TRACE::2020-11-03.00:18:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:18:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-03.00:18:32::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-03.00:18:32::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-03.00:18:32::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-03.00:18:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:18:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:18:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:18:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:18:33::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-03.00:18:34::SCWMssOS::'Finished building libraries'

TRACE::2020-11-03.00:18:35::SCWMssOS::Copying to export directory.
TRACE::2020-11-03.00:18:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-03.00:18:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-03.00:18:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-03.00:18:35::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-03.00:18:35::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-03.00:18:35::SCWPlatform::Started preparing the platform 
TRACE::2020-11-03.00:18:35::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-03.00:18:35::SCWSystem::dir created 
TRACE::2020-11-03.00:18:35::SCWSystem::Writing the bif 
TRACE::2020-11-03.00:18:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-03.00:18:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-03.00:18:35::SCWPlatform::Completed generating the platform
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:18:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:18:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:18:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:18:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:18:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:18:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:18:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:35::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-03.00:18:35::SCWPlatform::updated the xpfm file.
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:18:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:18:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-11-03.00:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:18:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:18:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:18:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-03.00:53:41::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-03.00:53:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:53:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:53:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-03.00:53:41::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-03.00:53:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:53:41::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-03.00:53:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:53:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWReader::No isolation master present  
TRACE::2020-11-03.00:53:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-03.00:53:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-03.00:53:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-03.00:53:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-03.00:53:41::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-03.00:53:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWReader::No isolation master present  
LOG::2020-11-03.00:53:42::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-03.00:53:42::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-03.00:53:42::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-03.00:53:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-03.00:53:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-03.00:53:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:53:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-03.00:53:42::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:53:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-03.00:53:42::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-03.00:53:42::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-11-03.00:53:42::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-03.00:53:42::SCWSystem::Not a boot domain 
LOG::2020-11-03.00:53:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-03.00:53:42::SCWDomain::Generating domain artifcats
TRACE::2020-11-03.00:53:42::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-03.00:53:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-03.00:53:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-03.00:53:42::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:53:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:53:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:53:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:53:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:53:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-03.00:53:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:53:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-03.00:53:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-03.00:53:42::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-03.00:53:42::SCWMssOS::doing bsp build ... 
TRACE::2020-11-03.00:53:42::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-03.00:53:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:53:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:53:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:53:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:53:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-03.00:53:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-03.00:53:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:53:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:53:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:53:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:53:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:53:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:53:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:53:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:53:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-03.00:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:53:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:53:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:53:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:53:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-03.00:53:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-03.00:53:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-03.00:53:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-03.00:53:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:53:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:53:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:53:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:53:45::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:53:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:53:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-03.00:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-03.00:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-03.00:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:53:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:53:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:45::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-03.00:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-03.00:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:53:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:53:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-03.00:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-03.00:53:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-03.00:53:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-03.00:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-03.00:53:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-03.00:53:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-03.00:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-03.00:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:53:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:53:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:48::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-03.00:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-03.00:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:48::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-03.00:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-03.00:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:53:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:53:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:49::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-03.00:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-03.00:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:53:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:53:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:50::SCWMssOS::"Compiling emacps"

TRACE::2020-11-03.00:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-03.00:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:51::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-03.00:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-03.00:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:52::SCWMssOS::"Compiling iicps"

TRACE::2020-11-03.00:53:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-03.00:53:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-03.00:53:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-03.00:53:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:54::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-03.00:53:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-03.00:53:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:53:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:53:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:54::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-03.00:53:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-03.00:53:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-03.00:53:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-03.00:53:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:55::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-03.00:53:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-03.00:53:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:55::SCWMssOS::"Compiling qspips"

TRACE::2020-11-03.00:53:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-03.00:53:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:56::SCWMssOS::"Compiling scugic"

TRACE::2020-11-03.00:53:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-03.00:53:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-03.00:53:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-03.00:53:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:53:57::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-03.00:53:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-03.00:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:53:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:53:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:53:58::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-03.00:53:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-03.00:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-03.00:53:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-03.00:53:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-03.00:53:58::SCWMssOS::"Compiling sdps"

TRACE::2020-11-03.00:54:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-03.00:54:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-03.00:54:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-03.00:54:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-03.00:54:00::SCWMssOS::"Compiling standalone"

TRACE::2020-11-03.00:54:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-03.00:54:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:54:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:54:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:54:04::SCWMssOS::"Compiling uartps"

TRACE::2020-11-03.00:54:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-03.00:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-03.00:54:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-03.00:54:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-03.00:54:05::SCWMssOS::"Compiling usbps"

TRACE::2020-11-03.00:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-03.00:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-03.00:54:07::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-03.00:54:07::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-03.00:54:07::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-03.00:54:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-03.00:54:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-03.00:54:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-03.00:54:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-03.00:54:08::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-03.00:54:09::SCWMssOS::'Finished building libraries'

TRACE::2020-11-03.00:54:09::SCWMssOS::Copying to export directory.
TRACE::2020-11-03.00:54:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-03.00:54:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-03.00:54:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-03.00:54:10::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-03.00:54:10::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-03.00:54:10::SCWPlatform::Started preparing the platform 
TRACE::2020-11-03.00:54:10::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-03.00:54:10::SCWSystem::dir created 
TRACE::2020-11-03.00:54:10::SCWSystem::Writing the bif 
TRACE::2020-11-03.00:54:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-03.00:54:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-03.00:54:10::SCWPlatform::Completed generating the platform
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:54:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:54:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:54:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:54:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:54:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:54:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:54:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:54:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:54:10::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-03.00:54:10::SCWPlatform::updated the xpfm file.
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-03.00:54:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-03.00:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-03.00:54:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-03.00:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-03.00:54:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-03.00:54:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-03.00:54:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-04.20:13:14::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-04.20:13:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-04.20:13:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-04.20:13:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-04.20:13:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-04.20:13:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-04.20:13:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-04.20:13:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-04.20:13:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWReader::No isolation master present  
TRACE::2020-11-04.20:13:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-04.20:13:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-04.20:13:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-04.20:13:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-04.20:13:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-04.20:13:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:15::SCWReader::No isolation master present  
LOG::2020-11-04.20:13:15::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-04.20:13:15::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-04.20:13:15::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-04.20:13:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-04.20:13:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-04.20:13:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-04.20:13:15::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-04.20:13:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:16::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:16::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-04.20:13:16::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-04.20:13:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-04.20:13:16::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-04.20:13:16::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-11-04.20:13:16::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-04.20:13:16::SCWSystem::Not a boot domain 
LOG::2020-11-04.20:13:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-04.20:13:16::SCWDomain::Generating domain artifcats
TRACE::2020-11-04.20:13:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-04.20:13:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-04.20:13:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-04.20:13:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-04.20:13:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:16::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:16::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-04.20:13:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-04.20:13:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-04.20:13:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-04.20:13:16::SCWMssOS::doing bsp build ... 
TRACE::2020-11-04.20:13:16::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-04.20:13:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-04.20:13:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-04.20:13:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-04.20:13:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-04.20:13:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-04.20:13:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-04.20:13:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-04.20:13:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-04.20:13:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-04.20:13:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-04.20:13:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-04.20:13:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-04.20:13:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-04.20:13:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-04.20:13:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-04.20:13:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-04.20:13:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-04.20:13:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-04.20:13:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-04.20:13:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-04.20:13:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-04.20:13:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-04.20:13:19::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-04.20:13:19::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-04.20:13:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-04.20:13:19::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-04.20:13:19::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-04.20:13:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-04.20:13:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-04.20:13:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-04.20:13:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-04.20:13:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-04.20:13:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-04.20:13:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-04.20:13:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-04.20:13:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-04.20:13:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-04.20:13:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-04.20:13:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-04.20:13:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-04.20:13:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-04.20:13:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-04.20:13:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-04.20:13:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-04.20:13:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-04.20:13:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-04.20:13:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-04.20:13:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-04.20:13:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-04.20:13:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:21::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-04.20:13:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-04.20:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-04.20:13:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-04.20:13:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:23::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-04.20:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-04.20:13:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-04.20:13:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-04.20:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-04.20:13:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-04.20:13:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-04.20:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-04.20:13:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-04.20:13:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-04.20:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-04.20:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:25::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-04.20:13:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-04.20:13:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-04.20:13:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-04.20:13:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:26::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-04.20:13:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-04.20:13:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-04.20:13:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-04.20:13:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:27::SCWMssOS::"Compiling emacps"

TRACE::2020-11-04.20:13:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-04.20:13:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:29::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-04.20:13:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-04.20:13:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:30::SCWMssOS::"Compiling iicps"

TRACE::2020-11-04.20:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-04.20:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-04.20:13:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-04.20:13:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:32::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-04.20:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-04.20:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-04.20:13:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-04.20:13:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:32::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-04.20:13:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-04.20:13:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-04.20:13:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-04.20:13:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:33::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-04.20:13:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-04.20:13:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:33::SCWMssOS::"Compiling qspips"

TRACE::2020-11-04.20:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-04.20:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:35::SCWMssOS::"Compiling scugic"

TRACE::2020-11-04.20:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-04.20:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-04.20:13:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-04.20:13:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:36::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-04.20:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-04.20:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:37::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-04.20:13:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-04.20:13:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-04.20:13:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-04.20:13:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-04.20:13:37::SCWMssOS::"Compiling sdps"

TRACE::2020-11-04.20:13:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-04.20:13:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-04.20:13:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-04.20:13:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:39::SCWMssOS::"Compiling standalone"

TRACE::2020-11-04.20:13:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-04.20:13:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:44::SCWMssOS::"Compiling uartps"

TRACE::2020-11-04.20:13:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-04.20:13:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-04.20:13:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-04.20:13:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-04.20:13:46::SCWMssOS::"Compiling usbps"

TRACE::2020-11-04.20:13:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-04.20:13:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-04.20:13:47::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-04.20:13:47::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-04.20:13:47::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-04.20:13:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-04.20:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-04.20:13:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-04.20:13:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-04.20:13:49::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-04.20:13:50::SCWMssOS::'Finished building libraries'

TRACE::2020-11-04.20:13:50::SCWMssOS::Copying to export directory.
TRACE::2020-11-04.20:13:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-04.20:13:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-04.20:13:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-04.20:13:51::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-04.20:13:51::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-04.20:13:51::SCWPlatform::Started preparing the platform 
TRACE::2020-11-04.20:13:51::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-04.20:13:51::SCWSystem::dir created 
TRACE::2020-11-04.20:13:51::SCWSystem::Writing the bif 
TRACE::2020-11-04.20:13:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-04.20:13:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-04.20:13:51::SCWPlatform::Completed generating the platform
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:51::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-04.20:13:51::SCWPlatform::updated the xpfm file.
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-04.20:13:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-04.20:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-04.20:13:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-04.20:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-04.20:13:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-04.20:13:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-04.20:13:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-08.02:38:22::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-08.02:38:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-08.02:38:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-08.02:38:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-08.02:38:22::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-08.02:38:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-08.02:38:22::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-08.02:38:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-08.02:38:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWReader::No isolation master present  
TRACE::2020-11-08.02:38:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-08.02:38:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-08.02:38:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-08.02:38:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-08.02:38:22::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-08.02:38:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWReader::No isolation master present  
LOG::2020-11-08.02:38:23::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-08.02:38:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-08.02:38:23::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-08.02:38:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-08.02:38:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-08.02:38:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-08.02:38:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-08.02:38:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-08.02:38:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-08.02:38:23::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-08.02:38:23::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-11-08.02:38:23::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-08.02:38:23::SCWSystem::Not a boot domain 
LOG::2020-11-08.02:38:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-08.02:38:23::SCWDomain::Generating domain artifcats
TRACE::2020-11-08.02:38:23::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-08.02:38:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-08.02:38:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-08.02:38:23::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-08.02:38:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-08.02:38:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-08.02:38:23::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-08.02:38:23::SCWMssOS::doing bsp build ... 
TRACE::2020-11-08.02:38:23::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-08.02:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-08.02:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-08.02:38:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-08.02:38:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-08.02:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-08.02:38:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-08.02:38:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-08.02:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-08.02:38:23::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-08.02:38:23::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-08.02:38:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-08.02:38:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-08.02:38:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-08.02:38:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-08.02:38:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-08.02:38:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-08.02:38:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-08.02:38:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-08.02:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-08.02:38:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-08.02:38:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-08.02:38:26::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-08.02:38:26::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-08.02:38:26::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-08.02:38:26::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-08.02:38:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-08.02:38:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-08.02:38:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-08.02:38:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-08.02:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-08.02:38:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-08.02:38:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-08.02:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-08.02:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-08.02:38:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-08.02:38:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-08.02:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-08.02:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-08.02:38:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-08.02:38:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-08.02:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-08.02:38:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-08.02:38:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:27::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-08.02:38:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-08.02:38:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-08.02:38:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-08.02:38:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:29::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-08.02:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-08.02:38:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-08.02:38:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-08.02:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-08.02:38:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-08.02:38:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-08.02:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-08.02:38:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-08.02:38:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-08.02:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:30::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-08.02:38:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-08.02:38:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-08.02:38:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-08.02:38:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:31::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-08.02:38:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-08.02:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-08.02:38:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-08.02:38:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:32::SCWMssOS::"Compiling emacps"

TRACE::2020-11-08.02:38:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-08.02:38:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:34::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-08.02:38:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-08.02:38:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:35::SCWMssOS::"Compiling iicps"

TRACE::2020-11-08.02:38:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-08.02:38:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-08.02:38:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-08.02:38:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:37::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-08.02:38:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-08.02:38:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-08.02:38:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-08.02:38:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:37::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-08.02:38:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-08.02:38:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-08.02:38:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-08.02:38:38::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:38::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-08.02:38:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-08.02:38:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:38::SCWMssOS::"Compiling qspips"

TRACE::2020-11-08.02:38:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-08.02:38:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:39::SCWMssOS::"Compiling scugic"

TRACE::2020-11-08.02:38:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-08.02:38:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-08.02:38:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-08.02:38:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:40::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-08.02:38:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-08.02:38:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:41::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-08.02:38:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-08.02:38:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-08.02:38:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-08.02:38:42::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-08.02:38:42::SCWMssOS::"Compiling sdps"

TRACE::2020-11-08.02:38:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-08.02:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-08.02:38:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-08.02:38:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:43::SCWMssOS::"Compiling standalone"

TRACE::2020-11-08.02:38:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-08.02:38:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:48::SCWMssOS::"Compiling uartps"

TRACE::2020-11-08.02:38:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-08.02:38:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-08.02:38:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-08.02:38:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-08.02:38:49::SCWMssOS::"Compiling usbps"

TRACE::2020-11-08.02:38:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-08.02:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-08.02:38:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-08.02:38:50::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-08.02:38:50::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-08.02:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-08.02:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-08.02:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-08.02:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-08.02:38:52::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-08.02:38:53::SCWMssOS::'Finished building libraries'

TRACE::2020-11-08.02:38:53::SCWMssOS::Copying to export directory.
TRACE::2020-11-08.02:38:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-08.02:38:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-08.02:38:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-08.02:38:53::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-08.02:38:53::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-08.02:38:53::SCWPlatform::Started preparing the platform 
TRACE::2020-11-08.02:38:53::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-08.02:38:53::SCWSystem::dir created 
TRACE::2020-11-08.02:38:53::SCWSystem::Writing the bif 
TRACE::2020-11-08.02:38:53::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-08.02:38:53::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-08.02:38:53::SCWPlatform::Completed generating the platform
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:53::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-08.02:38:53::SCWPlatform::updated the xpfm file.
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-08.02:38:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-08.02:38:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-08.02:38:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-08.02:38:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-08.02:38:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-08.02:38:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-08.02:38:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-09.21:26:45::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2020-11-09.21:26:45::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-09.21:26:45::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-09.21:26:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-09.21:26:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-09.21:26:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-09.21:26:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:45::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-09.21:26:46::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-09.21:26:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:26:46::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-09.21:26:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-09.21:26:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWReader::No isolation master present  
TRACE::2020-11-09.21:26:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-09.21:26:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-09.21:26:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.21:26:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:26:46::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-09.21:26:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWReader::No isolation master present  
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::In reload Mss file.
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-09.21:26:47::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-09.21:26:47::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-09.21:26:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-09.21:26:47::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.21:26:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:26:47::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::In reload Mss file.
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.21:26:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:26:48::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:48::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-09.21:26:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:49::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:26:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:26:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:26:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:26:50::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:26:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:26:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:26:50::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:50::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:50::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:26:50::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.21:26:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:26:50::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::In reload Mss file.
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-09.21:27:46::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-09.21:27:46::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-09.21:27:46::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-09.21:27:46::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.21:27:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.21:27:46::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.21:27:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.21:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.21:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.21:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.21:27:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.21:27:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.21:27:47::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-09.22:46:13::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-09.22:46:13::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-09.22:46:13::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-09.22:46:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-09.22:46:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-09.22:46:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-09.22:46:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-09.22:46:13::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-09.22:46:13::SCWSystem::Not a boot domain 
LOG::2020-11-09.22:46:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-09.22:46:13::SCWDomain::Generating domain artifcats
TRACE::2020-11-09.22:46:13::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-09.22:46:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-09.22:46:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-09.22:46:13::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-09.22:46:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.22:46:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.22:46:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.22:46:13::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.22:46:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.22:46:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.22:46:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-09.22:46:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-09.22:46:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-09.22:46:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-09.22:46:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-09.22:46:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-09.22:46:13::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-09.22:46:13::SCWMssOS::Copying to export directory.
TRACE::2020-11-09.22:46:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-09.22:46:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-09.22:46:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-09.22:46:14::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-09.22:46:14::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-09.22:46:14::SCWPlatform::Started preparing the platform 
TRACE::2020-11-09.22:46:14::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-09.22:46:14::SCWSystem::dir created 
TRACE::2020-11-09.22:46:14::SCWSystem::Writing the bif 
TRACE::2020-11-09.22:46:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-09.22:46:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-09.22:46:14::SCWPlatform::Completed generating the platform
TRACE::2020-11-09.22:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.22:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.22:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.22:46:14::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.22:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.22:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.22:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.22:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-09.22:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.22:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.22:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.22:46:14::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.22:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.22:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.22:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:14::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-09.22:46:14::SCWPlatform::updated the xpfm file.
TRACE::2020-11-09.22:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-09.22:46:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-09.22:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-09.22:46:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-09.22:46:15::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-09.22:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-09.22:46:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-09.22:46:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-09.22:46:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.03:41:20::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.03:41:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.03:41:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.03:41:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.03:41:20::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.03:41:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.03:41:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.03:41:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.03:41:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWReader::No isolation master present  
TRACE::2020-11-10.03:41:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.03:41:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.03:41:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.03:41:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.03:41:21::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.03:41:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:21::SCWReader::No isolation master present  
TRACE::2020-11-10.03:41:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:24::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.03:41:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2020-11-10.03:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.03:41:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.03:41:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.03:41:32::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:32::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.03:41:38::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.03:41:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.03:41:38::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.03:41:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.03:41:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.03:41:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.03:41:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.03:41:38::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.03:41:38::SCWSystem::Not a boot domain 
LOG::2020-11-10.03:41:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.03:41:38::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.03:41:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.03:41:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.03:41:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.03:41:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.03:41:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:38::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:38::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.03:41:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.03:41:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.03:41:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.03:41:38::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.03:41:38::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.03:41:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.03:41:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.03:41:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.03:41:39::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.03:41:39::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.03:41:39::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.03:41:39::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.03:41:39::SCWSystem::dir created 
TRACE::2020-11-10.03:41:39::SCWSystem::Writing the bif 
TRACE::2020-11-10.03:41:39::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.03:41:39::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.03:41:39::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:39::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.03:41:39::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.03:41:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.03:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.03:41:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.03:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.03:41:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.03:41:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.03:41:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:32:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:32:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:32:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:32:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:32:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:32:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:32:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.13:33:02::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.13:33:02::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.13:33:02::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.13:33:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.13:33:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:02::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.13:33:02::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:02::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:02::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:02::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.13:33:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.13:33:02::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.13:33:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.13:33:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWReader::No isolation master present  
TRACE::2020-11-10.13:33:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.13:33:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.13:33:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.13:33:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.13:33:03::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.13:33:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:03::SCWReader::No isolation master present  
TRACE::2020-11-10.13:33:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:06::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:33:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-11-10.13:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:33:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:33:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:10::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2020-11-10.13:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.13:33:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.13:33:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.13:33:13::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:13::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.13:33:19::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.13:33:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.13:33:19::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.13:33:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.13:33:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.13:33:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.13:33:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.13:33:19::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.13:33:19::SCWSystem::Not a boot domain 
LOG::2020-11-10.13:33:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.13:33:19::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.13:33:19::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.13:33:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.13:33:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.13:33:19::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.13:33:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.13:33:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.13:33:19::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.13:33:19::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.13:33:19::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.13:33:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.13:33:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.13:33:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.13:33:19::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.13:33:19::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.13:33:19::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.13:33:19::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.13:33:19::SCWSystem::dir created 
TRACE::2020-11-10.13:33:19::SCWSystem::Writing the bif 
TRACE::2020-11-10.13:33:19::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.13:33:19::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.13:33:19::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:19::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.13:33:19::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.13:33:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:33:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:33:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-10.13:33:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-10.13:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:33:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:33:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:33:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:56::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.13:45:56::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.13:45:56::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.13:45:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:56::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.13:45:56::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.13:45:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:56::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.13:45:59::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.13:45:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.13:45:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.13:45:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.13:45:59::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.13:45:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.13:45:59::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:45:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:45:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.13:45:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.13:45:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:45:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWReader::No isolation master present  
TRACE::2020-11-10.13:45:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.13:45:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.13:45:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:45:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:45:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:45:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:45:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:45:59::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:45:59::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.13:45:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.13:46:00::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.13:46:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:00::SCWReader::No isolation master present  
TRACE::2020-11-10.13:46:02::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:02::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:46:02::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-10.13:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.13:46:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:06::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2020-11-10.13:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.13:46:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.13:46:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.13:46:09::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:09::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.13:46:14::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.13:46:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.13:46:14::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.13:46:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.13:46:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.13:46:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.13:46:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.13:46:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.13:46:14::SCWSystem::Not a boot domain 
LOG::2020-11-10.13:46:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.13:46:14::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.13:46:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.13:46:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.13:46:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.13:46:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.13:46:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.13:46:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.13:46:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.13:46:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.13:46:14::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.13:46:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.13:46:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.13:46:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.13:46:14::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.13:46:14::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.13:46:14::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.13:46:14::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.13:46:14::SCWSystem::dir created 
TRACE::2020-11-10.13:46:14::SCWSystem::Writing the bif 
TRACE::2020-11-10.13:46:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.13:46:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.13:46:14::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.13:46:14::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:46:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:46:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:46:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:46:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:47:12::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make clean
TRACE::2020-11-10.13:47:12::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-11-10.13:47:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-11-10.13:47:12::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-11-10.13:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s clean 

ERROR::2020-11-10.13:47:12::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2020-11-10.13:47:14::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.13:47:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.13:47:14::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.13:47:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.13:47:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.13:47:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.13:47:14::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-10.13:47:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:47:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:47:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:47:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:47:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:47:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:47:14::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-10.13:47:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.13:47:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.13:47:14::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-10.13:47:14::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-10.13:47:14::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-10.13:47:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-10.13:47:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:14::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:14::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:14::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:14::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-10.13:47:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-10.13:47:15::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-10.13:47:15::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-10.13:47:15::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-10.13:47:15::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-10.13:47:15::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-10.13:47:15::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-10.13:47:15::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-10.13:47:15::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-10.13:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-10.13:47:15::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-10.13:47:15::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:15::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-11-10.13:47:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:15::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:16::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:16::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:16::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-10.13:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-10.13:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:17::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:17::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-11-10.13:47:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:17::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:17::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-11-10.13:47:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:17::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:17::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-10.13:47:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:17::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:17::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:17::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/axivdma_v6_6/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-10.13:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Compiling Clkocking Wizard"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/clk_wiz_v1_2/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-10.13:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-10.13:47:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-10.13:47:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-10.13:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-10.13:47:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-10.13:47:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-10.13:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:47:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:47:19::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:19::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-10.13:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:19::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-11-10.13:47:19::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-10.13:47:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:20::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-11-10.13:47:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-10.13:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:47:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:47:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:20::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-11-10.13:47:20::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-10.13:47:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:21::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-11-10.13:47:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-10.13:47:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:21::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-11-10.13:47:21::SCWBDomain::"Compiling emacps"

TRACE::2020-11-10.13:47:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:23::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-11-10.13:47:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-10.13:47:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:23::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-11-10.13:47:23::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-10.13:47:24::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:24::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-11-10.13:47:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-10.13:47:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:24::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-11-10.13:47:24::SCWBDomain::"Compiling iicps"

TRACE::2020-11-10.13:47:25::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:25::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-11-10.13:47:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-10.13:47:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:25::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:25::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:25::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-10.13:47:26::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:26::SCWBDomain::c/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:26::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:26::SCWBDomain::/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-10.13:47:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:26::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:26::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:26::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:26::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-10.13:47:26::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:26::SCWBDomain::c/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:26::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:26::SCWBDomain::/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-10.13:47:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:26::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:26::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-11-10.13:47:26::SCWBDomain::"Compiling qspips"

TRACE::2020-11-10.13:47:27::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:27::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-11-10.13:47:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-10.13:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:27::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:27::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-11-10.13:47:27::SCWBDomain::"Compiling scugic"

TRACE::2020-11-10.13:47:28::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:28::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-11-10.13:47:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-10.13:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:28::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:28::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-11-10.13:47:28::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-10.13:47:29::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:29::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-11-10.13:47:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-10.13:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:29::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:29::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-11-10.13:47:29::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-10.13:47:29::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:29::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-11-10.13:47:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-10.13:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-10.13:47:29::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-10.13:47:29::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-10.13:47:29::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:29::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-11-10.13:47:29::SCWBDomain::"Compiling sdps"

TRACE::2020-11-10.13:47:30::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:31::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-11-10.13:47:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-10.13:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:31::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:31::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-11-10.13:47:31::SCWBDomain::"Compiling standalone"

TRACE::2020-11-10.13:47:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:35::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-11-10.13:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-10.13:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:35::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:35::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-11-10.13:47:35::SCWBDomain::"Compiling uartps"

TRACE::2020-11-10.13:47:37::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:37::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-11-10.13:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-10.13:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:47:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:47:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:37::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-11-10.13:47:37::SCWBDomain::"Compiling usbps"

TRACE::2020-11-10.13:47:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:38::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-11-10.13:47:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-10.13:47:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-10.13:47:38::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-10.13:47:38::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-11-10.13:47:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:38::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-10.13:47:38::SCWBDomain::"Compiling video timing controller"

TRACE::2020-11-10.13:47:39::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:39::SCWBDomain::c/vtc_v8_0/src'

TRACE::2020-11-10.13:47:39::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:39::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-10.13:47:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:39::SCWBDomain::/vtc_v8_0/src'

TRACE::2020-11-10.13:47:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-10.13:47:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:39::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-11-10.13:47:39::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-10.13:47:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:40::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-11-10.13:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-11-10.13:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:40::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-11-10.13:47:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-10.13:47:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:40::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-11-10.13:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-11-10.13:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-11-10.13:47:40::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-11-10.13:47:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-11-10.13:47:40::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-11-10.13:47:40::SCWBDomain::'Finished building libraries'

TRACE::2020-11-10.13:47:40::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-10.13:47:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-11-10.13:47:40::SCWBDomain::include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-10.13:47:41::SCWBDomain::9_0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-11-10.13:47:41::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-10.13:47:41::SCWBDomain::0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-11-10.13:47:41::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-10.13:47:41::SCWBDomain::9_0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-10.13:47:41::SCWBDomain::0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-11-10.13:47:41::SCWBDomain::0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-10.13:47:41::SCWBDomain::9_0/include -I.

TRACE::2020-11-10.13:47:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-11-10.13:47:41::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-11-10.13:47:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-11-10.13:47:42::SCWBDomain::9_0/include -I.

TRACE::2020-11-10.13:47:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-11-10.13:47:42::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-10.13:47:42::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-11-10.13:47:42::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-10.13:47:42::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-10.13:47:42::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-11-10.13:47:42::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-10.13:47:42::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.13:47:42::SCWSystem::Not a boot domain 
LOG::2020-11-10.13:47:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.13:47:42::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.13:47:42::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.13:47:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.13:47:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.13:47:42::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.13:47:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:47:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:47:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:47:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:47:42::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:47:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:47:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:47:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:47:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:47:42::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.13:47:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:47:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.13:47:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.13:47:42::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-10.13:47:42::SCWMssOS::doing bsp build ... 
TRACE::2020-11-10.13:47:42::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-10.13:47:42::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-10.13:47:42::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-10.13:47:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-10.13:47:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-10.13:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-10.13:47:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-10.13:47:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-10.13:47:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:47:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:47:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-10.13:47:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-10.13:47:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-10.13:47:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-10.13:47:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-10.13:47:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-10.13:47:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-10.13:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-10.13:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-10.13:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-10.13:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-10.13:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-10.13:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-10.13:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-10.13:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:45::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-10.13:47:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-10.13:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:46::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-10.13:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-10.13:47:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-10.13:47:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-10.13:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-10.13:47:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-10.13:47:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-10.13:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:47:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:47:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-10.13:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:47::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-10.13:47:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-10.13:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:47:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:47:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:48::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-10.13:47:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-10.13:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:49::SCWMssOS::"Compiling emacps"

TRACE::2020-11-10.13:47:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-10.13:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:51::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-10.13:47:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-10.13:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:52::SCWMssOS::"Compiling iicps"

TRACE::2020-11-10.13:47:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-10.13:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-10.13:47:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-10.13:47:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:54::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-10.13:47:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-10.13:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:54::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-10.13:47:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-10.13:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-10.13:47:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-10.13:47:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:54::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-10.13:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-10.13:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:55::SCWMssOS::"Compiling qspips"

TRACE::2020-11-10.13:47:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-10.13:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:56::SCWMssOS::"Compiling scugic"

TRACE::2020-11-10.13:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-10.13:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-10.13:47:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-10.13:47:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:47:57::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-10.13:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-10.13:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:47:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:47:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:47:58::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-10.13:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-10.13:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-10.13:47:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-10.13:47:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-10.13:47:58::SCWMssOS::"Compiling sdps"

TRACE::2020-11-10.13:48:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-10.13:48:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-10.13:48:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-10.13:48:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-10.13:48:00::SCWMssOS::"Compiling standalone"

TRACE::2020-11-10.13:48:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-10.13:48:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:48:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:48:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:48:04::SCWMssOS::"Compiling uartps"

TRACE::2020-11-10.13:48:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-10.13:48:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-10.13:48:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-10.13:48:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-10.13:48:05::SCWMssOS::"Compiling usbps"

TRACE::2020-11-10.13:48:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-10.13:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-10.13:48:07::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-10.13:48:07::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-10.13:48:07::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-10.13:48:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-10.13:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-10.13:48:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-10.13:48:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-10.13:48:08::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-10.13:48:09::SCWMssOS::'Finished building libraries'

TRACE::2020-11-10.13:48:09::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.13:48:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.13:48:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.13:48:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.13:48:10::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.13:48:10::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.13:48:10::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.13:48:10::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.13:48:10::SCWSystem::dir created 
TRACE::2020-11-10.13:48:10::SCWSystem::Writing the bif 
TRACE::2020-11-10.13:48:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.13:48:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.13:48:10::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:48:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:48:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:48:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:48:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:48:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:48:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:48:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:48:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:48:10::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.13:48:10::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.13:48:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.13:48:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.13:48:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2020-11-10.13:48:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.13:48:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.13:48:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.13:48:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:04::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.14:05:04::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.14:05:04::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.14:05:04::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:04::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:04::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.14:05:04::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.14:05:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:04::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.14:05:08::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.14:05:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:05:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:05:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.14:05:08::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.14:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:05:08::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.14:05:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:05:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWReader::No isolation master present  
TRACE::2020-11-10.14:05:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:05:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:05:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.14:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:05:08::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:08::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:08::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:05:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:05:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:05:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:05:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:05:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:05:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:05:09::SCWReader::No isolation master present  
LOG::2020-11-10.14:06:49::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.14:06:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.14:06:49::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.14:06:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.14:06:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.14:06:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.14:06:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.14:06:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.14:06:49::SCWSystem::Not a boot domain 
LOG::2020-11-10.14:06:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.14:06:49::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.14:06:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.14:06:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.14:06:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.14:06:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:06:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:06:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.14:06:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.14:06:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.14:06:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.14:06:49::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.14:06:49::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.14:06:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.14:06:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.14:06:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.14:06:49::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.14:06:49::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.14:06:49::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.14:06:49::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.14:06:49::SCWSystem::dir created 
TRACE::2020-11-10.14:06:49::SCWSystem::Writing the bif 
TRACE::2020-11-10.14:06:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.14:06:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.14:06:49::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:06:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:06:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:06:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:06:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.14:06:49::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:06:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-11-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:06:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:19::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.14:15:19::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.14:15:19::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.14:15:19::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:19::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:19::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.14:15:19::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.14:15:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:19::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.14:15:22::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2020-11-10.14:15:22::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.14:15:22::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.14:15:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:15:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:15:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:15:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:22::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:22::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.14:15:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.14:15:23::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.14:15:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:15:23::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.14:15:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:15:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWReader::No isolation master present  
TRACE::2020-11-10.14:15:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:15:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:15:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.14:15:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:15:23::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:15:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:23::SCWReader::No isolation master present  
TRACE::2020-11-10.14:15:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:52::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:15:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2020-11-10.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.14:15:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.14:15:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.14:15:59::SCWPlatform::Opened new HwDB with name system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:15:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:15:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:15:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:15:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:15:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:15:59::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.14:16:21::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.14:16:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.14:16:21::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.14:16:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.14:16:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.14:16:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.14:16:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.14:16:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.14:16:21::SCWSystem::Not a boot domain 
LOG::2020-11-10.14:16:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.14:16:21::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.14:16:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.14:16:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.14:16:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.14:16:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:16:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:16:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:16:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.14:16:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.14:16:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.14:16:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.14:16:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.14:16:21::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.14:16:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.14:16:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.14:16:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.14:16:21::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.14:16:21::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.14:16:21::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.14:16:21::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.14:16:21::SCWSystem::dir created 
TRACE::2020-11-10.14:16:21::SCWSystem::Writing the bif 
TRACE::2020-11-10.14:16:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.14:16:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.14:16:21::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:16:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:16:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:16:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:16:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:16:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:16:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.14:16:21::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:16:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:16:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2020-11-10.14:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:16:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:16:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:16:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:16::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.14:30:16::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.14:30:16::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.14:30:16::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:16::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:16::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.14:30:16::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.14:30:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:16::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.14:30:19::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2020-11-10.14:30:19::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.14:30:19::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.14:30:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:30:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:30:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.14:30:20::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.14:30:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:30:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.14:30:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:30:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWReader::No isolation master present  
TRACE::2020-11-10.14:30:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.14:30:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.14:30:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.14:30:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.14:30:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.14:30:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.14:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:21::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:21::SCWReader::No isolation master present  
TRACE::2020-11-10.14:30:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:23::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:30:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:26::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2020-11-10.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.14:30:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.14:30:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.14:30:30::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:30::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:30::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.14:30:36::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.14:30:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.14:30:36::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.14:30:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.14:30:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.14:30:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.14:30:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.14:30:36::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.14:30:36::SCWSystem::Not a boot domain 
LOG::2020-11-10.14:30:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.14:30:36::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.14:30:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.14:30:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.14:30:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.14:30:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.14:30:36::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:36::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:36::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:36::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:36::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:36::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:36::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:36::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.14:30:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.14:30:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.14:30:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.14:30:36::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.14:30:36::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.14:30:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.14:30:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.14:30:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.14:30:37::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.14:30:37::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.14:30:37::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.14:30:37::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.14:30:37::SCWSystem::dir created 
TRACE::2020-11-10.14:30:37::SCWSystem::Writing the bif 
TRACE::2020-11-10.14:30:37::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.14:30:37::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.14:30:37::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:37::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:37::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:37::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:37::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:37::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:37::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:37::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.14:30:37::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.14:30:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.14:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.14:30:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2020-11-10.14:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.14:30:37::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.14:30:37::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.14:30:37::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:23::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.15:11:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.15:11:23::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.15:11:23::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:23::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:23::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.15:11:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.15:11:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:23::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.15:11:26::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.15:11:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.15:11:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.15:11:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.15:11:26::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.15:11:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.15:11:26::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.15:11:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.15:11:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWReader::No isolation master present  
TRACE::2020-11-10.15:11:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.15:11:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.15:11:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:26::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.15:11:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.15:11:26::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:26::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.15:11:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:27::SCWReader::No isolation master present  
TRACE::2020-11-10.15:11:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:53::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.15:11:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:56::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:11:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2020-11-10.15:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:11:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.15:11:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.15:11:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:11:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:11:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:11:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.15:12:00::SCWPlatform::Opened new HwDB with name system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:00::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.15:12:09::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.15:12:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.15:12:09::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.15:12:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.15:12:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.15:12:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.15:12:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.15:12:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.15:12:09::SCWSystem::Not a boot domain 
LOG::2020-11-10.15:12:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.15:12:09::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.15:12:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.15:12:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.15:12:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.15:12:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.15:12:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.15:12:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.15:12:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.15:12:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.15:12:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.15:12:10::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.15:12:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.15:12:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.15:12:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.15:12:10::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.15:12:10::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.15:12:10::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.15:12:10::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.15:12:10::SCWSystem::dir created 
TRACE::2020-11-10.15:12:10::SCWSystem::Writing the bif 
TRACE::2020-11-10.15:12:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.15:12:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.15:12:10::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.15:12:10::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.15:12:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.15:12:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.15:12:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2020-11-10.15:12:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.15:12:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.15:12:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.15:12:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:00::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.20:21:00::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.20:21:00::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.20:21:00::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:00::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:01::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.20:21:01::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.20:21:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:01::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened new HwDB with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.20:21:04::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.20:21:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.20:21:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.20:21:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.20:21:04::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.20:21:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.20:21:04::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.20:21:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.20:21:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:04::SCWReader::No isolation master present  
TRACE::2020-11-10.20:21:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.20:21:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.20:21:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.20:21:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.20:21:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.20:21:05::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.20:21:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:05::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:05::SCWReader::No isolation master present  
TRACE::2020-11-10.20:21:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:08::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.20:21:08::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:12::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:12::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:12::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:12::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2020-11-10.20:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.20:21:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.20:21:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.20:21:16::SCWPlatform::Opened new HwDB with name system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:16::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.20:21:22::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.20:21:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.20:21:22::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.20:21:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.20:21:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.20:21:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.20:21:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.20:21:22::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.20:21:22::SCWSystem::Not a boot domain 
LOG::2020-11-10.20:21:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.20:21:22::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.20:21:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.20:21:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.20:21:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.20:21:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.20:21:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.20:21:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.20:21:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.20:21:22::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.20:21:22::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.20:21:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.20:21:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.20:21:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.20:21:22::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.20:21:22::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.20:21:22::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.20:21:22::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.20:21:22::SCWSystem::dir created 
TRACE::2020-11-10.20:21:22::SCWSystem::Writing the bif 
TRACE::2020-11-10.20:21:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.20:21:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.20:21:22::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.20:21:22::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.20:21:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.20:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.20:21:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2020-11-10.20:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.20:21:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.20:21:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.20:21:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:09::SCWPlatform::Clearing the existing platform
TRACE::2020-11-10.21:10:09::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-10.21:10:09::SCWBDomain::clearing the fsbl build
TRACE::2020-11-10.21:10:09::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:09::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:09::SCWSystem::Clearing the domains completed.
TRACE::2020-11-10.21:10:09::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-10.21:10:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:09::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened new HwDB with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-10.21:10:13::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-10.21:10:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.21:10:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.21:10:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-10.21:10:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-10.21:10:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.21:10:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-10.21:10:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.21:10:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWReader::No isolation master present  
TRACE::2020-11-10.21:10:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-10.21:10:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-10.21:10:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-10.21:10:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-10.21:10:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:13::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-10.21:10:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:14::SCWReader::No isolation master present  
TRACE::2020-11-10.21:10:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:17::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.21:10:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::update - Opened existing hwdb system_wrapper_28
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::update - Opened existing hwdb system_wrapper_28
TRACE::2020-11-10.21:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-10.21:10:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-10.21:10:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-10.21:10:25::SCWPlatform::Opened new HwDB with name system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:25::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-10.21:10:33::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-10.21:10:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-10.21:10:33::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-10.21:10:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-10.21:10:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-10.21:10:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-10.21:10:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-10.21:10:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-10.21:10:33::SCWSystem::Not a boot domain 
LOG::2020-11-10.21:10:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-10.21:10:33::SCWDomain::Generating domain artifcats
TRACE::2020-11-10.21:10:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-10.21:10:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-10.21:10:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-10.21:10:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:33::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-10.21:10:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-10.21:10:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-10.21:10:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-10.21:10:33::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-10.21:10:33::SCWMssOS::Copying to export directory.
TRACE::2020-11-10.21:10:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-10.21:10:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-10.21:10:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-10.21:10:33::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-10.21:10:33::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-10.21:10:33::SCWPlatform::Started preparing the platform 
TRACE::2020-11-10.21:10:33::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-10.21:10:33::SCWSystem::dir created 
TRACE::2020-11-10.21:10:33::SCWSystem::Writing the bif 
TRACE::2020-11-10.21:10:33::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-10.21:10:33::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-10.21:10:33::SCWPlatform::Completed generating the platform
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:33::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:33::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-10.21:10:33::SCWPlatform::updated the xpfm file.
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-10.21:10:33::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-10.21:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-10.21:10:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2020-11-10.21:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-10.21:10:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-10.21:10:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-10.21:10:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-16.19:53:27::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-16.19:53:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-16.19:53:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-16.19:53:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-16.19:53:27::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-16.19:53:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-16.19:53:27::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-16.19:53:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-16.19:53:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:27::SCWReader::No isolation master present  
TRACE::2020-11-16.19:53:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-16.19:53:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-16.19:53:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-16.19:53:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-16.19:53:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-16.19:53:28::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-16.19:53:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWReader::No isolation master present  
LOG::2020-11-16.19:53:28::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-16.19:53:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-16.19:53:28::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-16.19:53:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-16.19:53:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-16.19:53:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-16.19:53:28::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:28::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-16.19:53:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-16.19:53:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-16.19:53:28::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl & make 
TRACE::2020-11-16.19:53:29::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-11-16.19:53:29::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-16.19:53:29::SCWSystem::Not a boot domain 
LOG::2020-11-16.19:53:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-16.19:53:29::SCWDomain::Generating domain artifcats
TRACE::2020-11-16.19:53:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-16.19:53:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-16.19:53:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-16.19:53:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-16.19:53:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:29::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:29::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:29::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:29::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:29::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:29::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:29::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-16.19:53:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-16.19:53:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-16.19:53:29::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-16.19:53:29::SCWMssOS::doing bsp build ... 
TRACE::2020-11-16.19:53:29::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-16.19:53:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-16.19:53:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-16.19:53:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-16.19:53:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-16.19:53:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-16.19:53:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-16.19:53:29::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-16.19:53:29::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-16.19:53:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-16.19:53:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-16.19:53:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-16.19:53:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-16.19:53:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-16.19:53:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-16.19:53:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-16.19:53:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-16.19:53:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-16.19:53:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-16.19:53:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-16.19:53:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-16.19:53:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-16.19:53:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-16.19:53:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-16.19:53:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-16.19:53:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-16.19:53:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-16.19:53:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-16.19:53:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-16.19:53:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-16.19:53:32::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-16.19:53:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-16.19:53:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-16.19:53:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-16.19:53:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-16.19:53:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-16.19:53:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-16.19:53:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-16.19:53:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-16.19:53:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-16.19:53:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-16.19:53:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-16.19:53:33::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:33::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-16.19:53:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-16.19:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-16.19:53:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-16.19:53:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:35::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-16.19:53:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-16.19:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-16.19:53:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-16.19:53:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:35::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-16.19:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-16.19:53:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-16.19:53:36::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-16.19:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-16.19:53:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-16.19:53:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-16.19:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:36::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-16.19:53:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-16.19:53:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-16.19:53:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-16.19:53:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:37::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-16.19:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-16.19:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-16.19:53:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-16.19:53:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:38::SCWMssOS::"Compiling emacps"

TRACE::2020-11-16.19:53:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-16.19:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:39::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-16.19:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-16.19:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:41::SCWMssOS::"Compiling iicps"

TRACE::2020-11-16.19:53:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-16.19:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-16.19:53:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-16.19:53:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:42::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-16.19:53:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-16.19:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-16.19:53:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-16.19:53:43::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:43::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-16.19:53:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-16.19:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-16.19:53:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-16.19:53:43::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:43::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-16.19:53:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-16.19:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:44::SCWMssOS::"Compiling qspips"

TRACE::2020-11-16.19:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-16.19:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:45::SCWMssOS::"Compiling scugic"

TRACE::2020-11-16.19:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-16.19:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-16.19:53:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-16.19:53:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:46::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-16.19:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-16.19:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:46::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-16.19:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-16.19:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-16.19:53:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-16.19:53:47::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-16.19:53:47::SCWMssOS::"Compiling sdps"

TRACE::2020-11-16.19:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-16.19:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-16.19:53:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-16.19:53:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:48::SCWMssOS::"Compiling standalone"

TRACE::2020-11-16.19:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-16.19:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:53::SCWMssOS::"Compiling uartps"

TRACE::2020-11-16.19:53:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-16.19:53:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-16.19:53:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-16.19:53:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-16.19:53:55::SCWMssOS::"Compiling usbps"

TRACE::2020-11-16.19:53:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-16.19:53:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-16.19:53:56::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-16.19:53:56::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-16.19:53:56::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-16.19:53:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-16.19:53:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-16.19:53:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-16.19:53:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-16.19:53:57::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-16.19:53:58::SCWMssOS::'Finished building libraries'

TRACE::2020-11-16.19:53:58::SCWMssOS::Copying to export directory.
TRACE::2020-11-16.19:53:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-16.19:53:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-16.19:53:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-16.19:53:59::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-16.19:53:59::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-16.19:53:59::SCWPlatform::Started preparing the platform 
TRACE::2020-11-16.19:53:59::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-16.19:53:59::SCWSystem::dir created 
TRACE::2020-11-16.19:53:59::SCWSystem::Writing the bif 
TRACE::2020-11-16.19:53:59::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-16.19:53:59::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-16.19:53:59::SCWPlatform::Completed generating the platform
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:59::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-16.19:53:59::SCWPlatform::updated the xpfm file.
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-16.19:53:59::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-16.19:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-16.19:53:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-16.19:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-16.19:53:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-16.19:53:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-16.19:53:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWReader::Active system found as  Pcam2019_send
TRACE::2020-11-18.01:30:19::SCWReader::Handling sysconfig Pcam2019_send
TRACE::2020-11-18.01:30:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-18.01:30:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-18.01:30:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-18.01:30:19::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-18.01:30:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-18.01:30:19::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-18.01:30:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-18.01:30:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWReader::No isolation master present  
TRACE::2020-11-18.01:30:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-18.01:30:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-18.01:30:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:19::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:19::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-18.01:30:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-18.01:30:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-18.01:30:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:20::SCWReader::No isolation master present  
TRACE::2020-11-18.01:30:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:42::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-18.01:30:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/tempdsa/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:44::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2020-11-18.01:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-18.01:30:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-18.01:30:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-18.01:30:47::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:47::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-18.01:30:56::SCWPlatform::Started generating the artifacts platform Pcam2019_send
TRACE::2020-11-18.01:30:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-18.01:30:56::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_send
LOG::2020-11-18.01:30:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-18.01:30:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-18.01:30:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-18.01:30:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-18.01:30:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-18.01:30:56::SCWSystem::Not a boot domain 
LOG::2020-11-18.01:30:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-18.01:30:56::SCWDomain::Generating domain artifcats
TRACE::2020-11-18.01:30:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-18.01:30:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/qemu/
TRACE::2020-11-18.01:30:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/sw/Pcam2019_send/standalone_domain/qemu/
TRACE::2020-11-18.01:30:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-18.01:30:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-18.01:30:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-18.01:30:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-18.01:30:56::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-18.01:30:56::SCWMssOS::Copying to export directory.
TRACE::2020-11-18.01:30:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-18.01:30:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-18.01:30:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-18.01:30:56::SCWSystem::Completed Processing the sysconfig Pcam2019_send
LOG::2020-11-18.01:30:56::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_send
TRACE::2020-11-18.01:30:56::SCWPlatform::Started preparing the platform 
TRACE::2020-11-18.01:30:56::SCWSystem::Writing the bif file for system config Pcam2019_send
TRACE::2020-11-18.01:30:56::SCWSystem::dir created 
TRACE::2020-11-18.01:30:56::SCWSystem::Writing the bif 
TRACE::2020-11-18.01:30:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-18.01:30:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-18.01:30:56::SCWPlatform::Completed generating the platform
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_send",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_send",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_send",
	"systems":	[{
			"systemName":	"Pcam2019_send",
			"systemDesc":	"Pcam2019_send",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_send",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3afc06cef8276f4552df56e3a23249c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "n_tx_descriptors", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-18.01:30:56::SCWPlatform::updated the xpfm file.
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw
TRACE::2020-11-18.01:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/hw/system_wrapper.xsa
TRACE::2020-11-18.01:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-18.01:30:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-11-18.01:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-18.01:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-18.01:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-18.01:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss
