/*
 *  Driver for Faraday TX5 pin controller
 *
 *  Copyright (C) 2015 Faraday Technology
 *  Copyright (C) 2021 Faraday Linux Automation Tool
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
 
#include <linux/init.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-ftscu010.h"

#define TX5_PMUR_MFS0 0x500
#define TX5_PMUR_MFS1 0x504
#define TX5_PMUR_MFS2 0x508
#define TX5_PMUR_MFS3 0x50c
#define TX5_PMUR_MFS4 0x510
#define TX5_PMUR_MFS5 0x514
#define TX5_PMUR_MFS6 0x518
#define TX5_PMUR_MFS7 0x51c

/* Pins */
enum{
	TX5_PIN_X_GPIO_0,
	TX5_PIN_X_GPIO_1,
	TX5_PIN_X_GPIO_2,
	TX5_PIN_X_GPIO_3,
	TX5_PIN_X_GPIO_4,
	TX5_PIN_X_GPIO_5,
	TX5_PIN_X_GPIO_6,
	TX5_PIN_X_GPIO_7,
	TX5_PIN_X_GPIO_8,
	TX5_PIN_X_GPIO_9,
	TX5_PIN_X_GPIO_10,
	TX5_PIN_X_GPIO_11,
	TX5_PIN_X_GPIO_12,
	TX5_PIN_X_GPIO_13,
	TX5_PIN_X_GPIO_14,
	TX5_PIN_X_GPIO_15,
	TX5_PIN_X_GPIO_16,
	TX5_PIN_X_GPIO_17,
	TX5_PIN_X_GPIO_18,
	TX5_PIN_X_Boot_Fail,
	TX5_PIN_X_P0_LED0,
	TX5_PIN_X_P0_LED1,
	TX5_PIN_X_P1_LED0,
	TX5_PIN_X_P1_LED1,
	TX5_PIN_X_UART2_TX,
	TX5_PIN_X_UART2_RX,
	TX5_PIN_X_UART2_CTSN,
	TX5_PIN_X_UART2_RTSN,
	TX5_PIN_X_I2C2_SCL,
	TX5_PIN_X_I2C2_SDA,
	TX5_PIN_X_I2C3_SCL,
	TX5_PIN_X_I2C3_SDA,
	TX5_PIN_X_SD1_CMD_RSP,
	TX5_PIN_X_SD1_DAT0,
	TX5_PIN_X_SD1_DAT1,
	TX5_PIN_X_SD1_DAT2,
	TX5_PIN_X_SD1_DAT3,
	TX5_PIN_X_SD1_WP,
	TX5_PIN_X_SD1_CD,
	TX5_PIN_X_SD1_RSTN,
	TX5_PIN_X_SD0_CMD_RSP,
	TX5_PIN_X_SD0_DAT0,
	TX5_PIN_X_SD0_DAT1,
	TX5_PIN_X_SD0_DAT2,
	TX5_PIN_X_SD0_DAT3,
	TX5_PIN_X_SD0_WP,
	TX5_PIN_X_SEC_CPU_TRSTn,
	TX5_PIN_X_SEC_CPU_TMS,
	TX5_PIN_X_SEC_CPU_TDI,
	TX5_PIN_X_SEC_CPU_TDO,
	TX5_PIN_X_EQEP_AIN_8,
	TX5_PIN_X_EQEP_AIN_9,
	TX5_PIN_X_EQEP_AIN_10,
	TX5_PIN_X_EQEP_AIN_11,
	TX5_PIN_X_EQEP_BIN_8,
	TX5_PIN_X_EQEP_BIN_9,
	TX5_PIN_X_EQEP_BIN_10,
	TX5_PIN_X_EQEP_BIN_11,
	TX5_PIN_X_EQEP_I_8,
	TX5_PIN_X_EQEP_I_9,
	TX5_PIN_X_EQEP_I_10,
	TX5_PIN_X_EQEP_I_11,
	TX5_PIN_X_EQEP_S_8,
	TX5_PIN_X_EQEP_S_9,
	TX5_PIN_X_EQEP_S_10,
	TX5_PIN_X_EQEP_S_11,
	TX5_PIN_X_EQEP_AOUT_8,
	TX5_PIN_X_EQEP_AOUT_9,
	TX5_PIN_X_EQEP_AOUT_10,
	TX5_PIN_X_EQEP_AOUT_11,
	TX5_PIN_X_EQEP_BOUT_8,
	TX5_PIN_X_EQEP_BOUT_9,
	TX5_PIN_X_EQEP_BOUT_10,
	TX5_PIN_X_EQEP_BOUT_11,
	TX5_PIN_X_ENDAT_TCLK_2,
	TX5_PIN_X_ENDAT_DATA_2,
	TX5_PIN_X_EXADC3_SCLK,
	TX5_PIN_X_EXADC3_CSN,
	TX5_PIN_X_EXADC3_A_0,
	TX5_PIN_X_EXADC3_A_1,
	TX5_PIN_X_EXADC3_A_2,
	TX5_PIN_X_EXADC3_DOUTA,
	TX5_PIN_X_EXADC3_DOUTB,
	TX5_PIN_X_XMC_CSN,
	TX5_PIN_X_XMC_OEN,
	TX5_PIN_X_XMC_WEN,
	TX5_PIN_X_XMC_ADDR_0,
	TX5_PIN_X_XMC_ADDR_4,
	TX5_PIN_X_XMC_ADDR_5,
	TX5_PIN_X_XMC_ADDR_6,
	TX5_PIN_X_XMC_ADDR_7,
	TX5_PIN_X_XMC_ADDR_8,
	TX5_PIN_X_XMC_ADDR_9,
	TX5_PIN_X_XMC_ADDR_10,
	TX5_PIN_X_XMC_ADDR_11,
	TX5_PIN_X_XMC_ADDR_12,
	TX5_PIN_X_XMC_ADDR_13,
	TX5_PIN_X_XMC_ADDR_14,
	TX5_PIN_X_XMC_ADDR_15,
	TX5_PIN_X_XMC_DATA_0,
	TX5_PIN_X_XMC_DATA_1,
	TX5_PIN_X_XMC_DATA_2,
	TX5_PIN_X_XMC_DATA_3,
	TX5_PIN_X_XMC_DATA_4,
	TX5_PIN_X_XMC_DATA_5,
	TX5_PIN_X_XMC_DATA_6,
	TX5_PIN_X_XMC_DATA_7,
	TX5_PIN_X_XMC_DATA_8,
	TX5_PIN_X_XMC_DATA_9,
	TX5_PIN_X_XMC_DATA_10,
	TX5_PIN_X_XMC_DATA_11,
	TX5_PIN_X_XMC_DATA_12,
	TX5_PIN_X_XMC_DATA_13,
	TX5_PIN_X_XMC_DATA_14,
	TX5_PIN_X_XMC_DATA_15,
};

#define TX5_PINCTRL_PIN(x) PINCTRL_PIN(TX5_PIN_ ## x, #x)

static const struct pinctrl_pin_desc tx5_pins[] = {
	TX5_PINCTRL_PIN(X_GPIO_0),
	TX5_PINCTRL_PIN(X_GPIO_1),
	TX5_PINCTRL_PIN(X_GPIO_2),
	TX5_PINCTRL_PIN(X_GPIO_3),
	TX5_PINCTRL_PIN(X_GPIO_4),
	TX5_PINCTRL_PIN(X_GPIO_5),
	TX5_PINCTRL_PIN(X_GPIO_6),
	TX5_PINCTRL_PIN(X_GPIO_7),
	TX5_PINCTRL_PIN(X_GPIO_8),
	TX5_PINCTRL_PIN(X_GPIO_9),
	TX5_PINCTRL_PIN(X_GPIO_10),
	TX5_PINCTRL_PIN(X_GPIO_11),
	TX5_PINCTRL_PIN(X_GPIO_12),
	TX5_PINCTRL_PIN(X_GPIO_13),
	TX5_PINCTRL_PIN(X_GPIO_14),
	TX5_PINCTRL_PIN(X_GPIO_15),
	TX5_PINCTRL_PIN(X_GPIO_16),
	TX5_PINCTRL_PIN(X_GPIO_17),
	TX5_PINCTRL_PIN(X_GPIO_18),
	TX5_PINCTRL_PIN(X_Boot_Fail),
	TX5_PINCTRL_PIN(X_P0_LED0),
	TX5_PINCTRL_PIN(X_P0_LED1),
	TX5_PINCTRL_PIN(X_P1_LED0),
	TX5_PINCTRL_PIN(X_P1_LED1),
	TX5_PINCTRL_PIN(X_UART2_TX),
	TX5_PINCTRL_PIN(X_UART2_RX),
	TX5_PINCTRL_PIN(X_UART2_CTSN),
	TX5_PINCTRL_PIN(X_UART2_RTSN),
	TX5_PINCTRL_PIN(X_I2C2_SCL),
	TX5_PINCTRL_PIN(X_I2C2_SDA),
	TX5_PINCTRL_PIN(X_I2C3_SCL),
	TX5_PINCTRL_PIN(X_I2C3_SDA),
	TX5_PINCTRL_PIN(X_SD1_CMD_RSP),
	TX5_PINCTRL_PIN(X_SD1_DAT0),
	TX5_PINCTRL_PIN(X_SD1_DAT1),
	TX5_PINCTRL_PIN(X_SD1_DAT2),
	TX5_PINCTRL_PIN(X_SD1_DAT3),
	TX5_PINCTRL_PIN(X_SD1_WP),
	TX5_PINCTRL_PIN(X_SD1_CD),
	TX5_PINCTRL_PIN(X_SD1_RSTN),
	TX5_PINCTRL_PIN(X_SD0_CMD_RSP),
	TX5_PINCTRL_PIN(X_SD0_DAT0),
	TX5_PINCTRL_PIN(X_SD0_DAT1),
	TX5_PINCTRL_PIN(X_SD0_DAT2),
	TX5_PINCTRL_PIN(X_SD0_DAT3),
	TX5_PINCTRL_PIN(X_SD0_WP),
	TX5_PINCTRL_PIN(X_SEC_CPU_TRSTn),
	TX5_PINCTRL_PIN(X_SEC_CPU_TMS),
	TX5_PINCTRL_PIN(X_SEC_CPU_TDI),
	TX5_PINCTRL_PIN(X_SEC_CPU_TDO),
	TX5_PINCTRL_PIN(X_EQEP_AIN_8),
	TX5_PINCTRL_PIN(X_EQEP_AIN_9),
	TX5_PINCTRL_PIN(X_EQEP_AIN_10),
	TX5_PINCTRL_PIN(X_EQEP_AIN_11),
	TX5_PINCTRL_PIN(X_EQEP_BIN_8),
	TX5_PINCTRL_PIN(X_EQEP_BIN_9),
	TX5_PINCTRL_PIN(X_EQEP_BIN_10),
	TX5_PINCTRL_PIN(X_EQEP_BIN_11),
	TX5_PINCTRL_PIN(X_EQEP_I_8),
	TX5_PINCTRL_PIN(X_EQEP_I_9),
	TX5_PINCTRL_PIN(X_EQEP_I_10),
	TX5_PINCTRL_PIN(X_EQEP_I_11),
	TX5_PINCTRL_PIN(X_EQEP_S_8),
	TX5_PINCTRL_PIN(X_EQEP_S_9),
	TX5_PINCTRL_PIN(X_EQEP_S_10),
	TX5_PINCTRL_PIN(X_EQEP_S_11),
	TX5_PINCTRL_PIN(X_EQEP_AOUT_8),
	TX5_PINCTRL_PIN(X_EQEP_AOUT_9),
	TX5_PINCTRL_PIN(X_EQEP_AOUT_10),
	TX5_PINCTRL_PIN(X_EQEP_AOUT_11),
	TX5_PINCTRL_PIN(X_EQEP_BOUT_8),
	TX5_PINCTRL_PIN(X_EQEP_BOUT_9),
	TX5_PINCTRL_PIN(X_EQEP_BOUT_10),
	TX5_PINCTRL_PIN(X_EQEP_BOUT_11),
	TX5_PINCTRL_PIN(X_ENDAT_TCLK_2),
	TX5_PINCTRL_PIN(X_ENDAT_DATA_2),
	TX5_PINCTRL_PIN(X_EXADC3_SCLK),
	TX5_PINCTRL_PIN(X_EXADC3_CSN),
	TX5_PINCTRL_PIN(X_EXADC3_A_0),
	TX5_PINCTRL_PIN(X_EXADC3_A_1),
	TX5_PINCTRL_PIN(X_EXADC3_A_2),
	TX5_PINCTRL_PIN(X_EXADC3_DOUTA),
	TX5_PINCTRL_PIN(X_EXADC3_DOUTB),
	TX5_PINCTRL_PIN(X_XMC_CSN),
	TX5_PINCTRL_PIN(X_XMC_OEN),
	TX5_PINCTRL_PIN(X_XMC_WEN),
	TX5_PINCTRL_PIN(X_XMC_ADDR_0),
	TX5_PINCTRL_PIN(X_XMC_ADDR_4),
	TX5_PINCTRL_PIN(X_XMC_ADDR_5),
	TX5_PINCTRL_PIN(X_XMC_ADDR_6),
	TX5_PINCTRL_PIN(X_XMC_ADDR_7),
	TX5_PINCTRL_PIN(X_XMC_ADDR_8),
	TX5_PINCTRL_PIN(X_XMC_ADDR_9),
	TX5_PINCTRL_PIN(X_XMC_ADDR_10),
	TX5_PINCTRL_PIN(X_XMC_ADDR_11),
	TX5_PINCTRL_PIN(X_XMC_ADDR_12),
	TX5_PINCTRL_PIN(X_XMC_ADDR_13),
	TX5_PINCTRL_PIN(X_XMC_ADDR_14),
	TX5_PINCTRL_PIN(X_XMC_ADDR_15),
	TX5_PINCTRL_PIN(X_XMC_DATA_0),
	TX5_PINCTRL_PIN(X_XMC_DATA_1),
	TX5_PINCTRL_PIN(X_XMC_DATA_2),
	TX5_PINCTRL_PIN(X_XMC_DATA_3),
	TX5_PINCTRL_PIN(X_XMC_DATA_4),
	TX5_PINCTRL_PIN(X_XMC_DATA_5),
	TX5_PINCTRL_PIN(X_XMC_DATA_6),
	TX5_PINCTRL_PIN(X_XMC_DATA_7),
	TX5_PINCTRL_PIN(X_XMC_DATA_8),
	TX5_PINCTRL_PIN(X_XMC_DATA_9),
	TX5_PINCTRL_PIN(X_XMC_DATA_10),
	TX5_PINCTRL_PIN(X_XMC_DATA_11),
	TX5_PINCTRL_PIN(X_XMC_DATA_12),
	TX5_PINCTRL_PIN(X_XMC_DATA_13),
	TX5_PINCTRL_PIN(X_XMC_DATA_14),
	TX5_PINCTRL_PIN(X_XMC_DATA_15),
};

/* Pin groups */
static const unsigned can_fd_2_pins[] = {
	TX5_PIN_X_GPIO_17,
	TX5_PIN_X_GPIO_18,
};
static const unsigned ftgpio010_pins[] = {
	TX5_PIN_X_Boot_Fail,
	TX5_PIN_X_GPIO_0,
	TX5_PIN_X_GPIO_1,
	TX5_PIN_X_GPIO_10,
	TX5_PIN_X_GPIO_11,
	TX5_PIN_X_GPIO_12,
	TX5_PIN_X_GPIO_13,
	TX5_PIN_X_GPIO_14,
	TX5_PIN_X_GPIO_15,
	TX5_PIN_X_GPIO_16,
	TX5_PIN_X_GPIO_17,
	TX5_PIN_X_GPIO_18,
	TX5_PIN_X_GPIO_2,
	TX5_PIN_X_GPIO_3,
	TX5_PIN_X_GPIO_4,
	TX5_PIN_X_GPIO_5,
	TX5_PIN_X_GPIO_6,
	TX5_PIN_X_GPIO_7,
	TX5_PIN_X_GPIO_8,
	TX5_PIN_X_GPIO_9,
	TX5_PIN_X_I2C2_SCL,
	TX5_PIN_X_I2C2_SDA,
	TX5_PIN_X_I2C3_SCL,
	TX5_PIN_X_I2C3_SDA,
	TX5_PIN_X_P0_LED0 ,
	TX5_PIN_X_P0_LED1 ,
	TX5_PIN_X_P1_LED0,
	TX5_PIN_X_P1_LED1,
	TX5_PIN_X_SD1_CD,
	TX5_PIN_X_SD1_CMD_RSP,
	TX5_PIN_X_SD1_DAT0,
	TX5_PIN_X_SD1_DAT1,
	TX5_PIN_X_SD1_DAT2,
	TX5_PIN_X_SD1_DAT3,
	TX5_PIN_X_SD1_RSTN,
	TX5_PIN_X_SD1_WP,
	TX5_PIN_X_UART2_CTSN,
	TX5_PIN_X_UART2_RTSN,
	TX5_PIN_X_UART2_RX,
	TX5_PIN_X_UART2_TX,
	TX5_PIN_X_XMC_DATA_0,
	TX5_PIN_X_XMC_DATA_1,
	TX5_PIN_X_XMC_DATA_10,
	TX5_PIN_X_XMC_DATA_11,
	TX5_PIN_X_XMC_DATA_12,
	TX5_PIN_X_XMC_DATA_13,
	TX5_PIN_X_XMC_DATA_14,
	TX5_PIN_X_XMC_DATA_15,
	TX5_PIN_X_XMC_DATA_2,
	TX5_PIN_X_XMC_DATA_3,
	TX5_PIN_X_XMC_DATA_4,
	TX5_PIN_X_XMC_DATA_5,
	TX5_PIN_X_XMC_DATA_6,
	TX5_PIN_X_XMC_DATA_7,
	TX5_PIN_X_XMC_DATA_8,
	TX5_PIN_X_XMC_DATA_9,
};
static const unsigned ftiic010_2_pins[] = {
	TX5_PIN_X_I2C2_SCL,
	TX5_PIN_X_I2C2_SDA,
};
static const unsigned ftiic010_3_pins[] = {
	TX5_PIN_X_I2C3_SCL,
	TX5_PIN_X_I2C3_SDA,
};
static const unsigned ftpwmtmr010_pins[] = {
	TX5_PIN_X_ENDAT_DATA_2,
	TX5_PIN_X_ENDAT_TCLK_2,
	TX5_PIN_X_EQEP_BOUT_10,
	TX5_PIN_X_EQEP_BOUT_11,
	TX5_PIN_X_EQEP_BOUT_9,
	TX5_PIN_X_EXADC3_A_0,
	TX5_PIN_X_EXADC3_A_1,
	TX5_PIN_X_EXADC3_A_2,
	TX5_PIN_X_EXADC3_CSN,
	TX5_PIN_X_EXADC3_DOUTA,
	TX5_PIN_X_EXADC3_DOUTB,
	TX5_PIN_X_EXADC3_SCLK,
	TX5_PIN_X_GPIO_10,
	TX5_PIN_X_GPIO_11,
	TX5_PIN_X_GPIO_12,
	TX5_PIN_X_GPIO_13,
	TX5_PIN_X_GPIO_14,
	TX5_PIN_X_GPIO_15,
	TX5_PIN_X_GPIO_4,
	TX5_PIN_X_GPIO_5,
	TX5_PIN_X_GPIO_6,
	TX5_PIN_X_GPIO_7,
	TX5_PIN_X_GPIO_8,
	TX5_PIN_X_GPIO_9,
	TX5_PIN_X_XMC_ADDR_10,
	TX5_PIN_X_XMC_ADDR_11,
	TX5_PIN_X_XMC_ADDR_12,
	TX5_PIN_X_XMC_ADDR_13,
	TX5_PIN_X_XMC_ADDR_14,
	TX5_PIN_X_XMC_ADDR_15,
	TX5_PIN_X_XMC_ADDR_4,
	TX5_PIN_X_XMC_ADDR_5,
	TX5_PIN_X_XMC_ADDR_6,
	TX5_PIN_X_XMC_ADDR_7,
	TX5_PIN_X_XMC_ADDR_8,
	TX5_PIN_X_XMC_ADDR_9,
};
static const unsigned ftsdc021_pins[] = {
	TX5_PIN_X_SD0_CMD_RSP,
	TX5_PIN_X_SD0_DAT0,
	TX5_PIN_X_SD0_DAT1,
	TX5_PIN_X_SD0_DAT2,
	TX5_PIN_X_SD0_DAT3,
	TX5_PIN_X_SD0_WP,
};
static const unsigned ftsdc021_1_pins[] = {
	TX5_PIN_X_SD1_CD,
	TX5_PIN_X_SD1_CMD_RSP,
	TX5_PIN_X_SD1_DAT0,
	TX5_PIN_X_SD1_DAT1,
	TX5_PIN_X_SD1_DAT2,
	TX5_PIN_X_SD1_DAT3,
	TX5_PIN_X_SD1_RSTN,
	TX5_PIN_X_SD1_WP,
};
static const unsigned ftssp010_2_pins[] = {
	TX5_PIN_X_EQEP_BIN_10,
	TX5_PIN_X_EQEP_BIN_11,
	TX5_PIN_X_EQEP_BIN_8,
	TX5_PIN_X_EQEP_BIN_9,
	TX5_PIN_X_GPIO_0,
	TX5_PIN_X_GPIO_1,
	TX5_PIN_X_GPIO_2,
	TX5_PIN_X_GPIO_3,
	TX5_PIN_X_XMC_ADDR_0,
	TX5_PIN_X_XMC_CSN,
	TX5_PIN_X_XMC_OEN,
	TX5_PIN_X_XMC_WEN,
};
static const unsigned ftssp010_3_pins[] = {
	TX5_PIN_X_EQEP_AIN_10,
	TX5_PIN_X_EQEP_AIN_11,
	TX5_PIN_X_EQEP_AIN_8,
	TX5_PIN_X_EQEP_AIN_9,
};
static const unsigned ftuart010_2_pins[] = {
	TX5_PIN_X_EQEP_I_10,
	TX5_PIN_X_EQEP_I_11,
	TX5_PIN_X_EQEP_I_8,
	TX5_PIN_X_EQEP_I_9,
	TX5_PIN_X_UART2_CTSN,
	TX5_PIN_X_UART2_RTSN,
	TX5_PIN_X_UART2_RX,
	TX5_PIN_X_UART2_TX,
};
static const unsigned ftuart010_3_pins[] = {
	TX5_PIN_X_EQEP_S_10,
	TX5_PIN_X_EQEP_S_11,
	TX5_PIN_X_EQEP_S_8,
	TX5_PIN_X_EQEP_S_9,
	TX5_PIN_X_SEC_CPU_TDI,
	TX5_PIN_X_SEC_CPU_TDO,
	TX5_PIN_X_SEC_CPU_TMS,
	TX5_PIN_X_SEC_CPU_TRSTn,
};
static const unsigned ftusart010_1_pins[] = {
	TX5_PIN_X_EQEP_AOUT_10,
	TX5_PIN_X_EQEP_AOUT_11,
	TX5_PIN_X_EQEP_AOUT_8,
	TX5_PIN_X_EQEP_AOUT_9,
	TX5_PIN_X_EQEP_BOUT_8,
};
static const unsigned glue_top_pins[] = {
	TX5_PIN_X_Boot_Fail,
	TX5_PIN_X_GPIO_0,
	TX5_PIN_X_GPIO_1,
	TX5_PIN_X_GPIO_10,
	TX5_PIN_X_GPIO_11,
	TX5_PIN_X_GPIO_12,
	TX5_PIN_X_GPIO_13,
	TX5_PIN_X_GPIO_14,
	TX5_PIN_X_GPIO_15,
	TX5_PIN_X_GPIO_16,
	TX5_PIN_X_GPIO_17,
	TX5_PIN_X_GPIO_18,
	TX5_PIN_X_GPIO_2,
	TX5_PIN_X_GPIO_3,
	TX5_PIN_X_GPIO_4,
	TX5_PIN_X_GPIO_5,
	TX5_PIN_X_GPIO_6,
	TX5_PIN_X_GPIO_7,
	TX5_PIN_X_GPIO_8,
	TX5_PIN_X_GPIO_9,
};
static const unsigned motor_top_pins[] = {
	TX5_PIN_X_ENDAT_DATA_2,
	TX5_PIN_X_ENDAT_TCLK_2,
	TX5_PIN_X_EQEP_AIN_10,
	TX5_PIN_X_EQEP_AIN_11,
	TX5_PIN_X_EQEP_AIN_8,
	TX5_PIN_X_EQEP_AIN_9,
	TX5_PIN_X_EQEP_AOUT_10,
	TX5_PIN_X_EQEP_AOUT_11,
	TX5_PIN_X_EQEP_AOUT_8,
	TX5_PIN_X_EQEP_AOUT_9,
	TX5_PIN_X_EQEP_BIN_10,
	TX5_PIN_X_EQEP_BIN_11,
	TX5_PIN_X_EQEP_BIN_8,
	TX5_PIN_X_EQEP_BIN_9,
	TX5_PIN_X_EQEP_BOUT_10,
	TX5_PIN_X_EQEP_BOUT_11,
	TX5_PIN_X_EQEP_BOUT_8,
	TX5_PIN_X_EQEP_BOUT_9,
	TX5_PIN_X_EQEP_I_10,
	TX5_PIN_X_EQEP_I_11,
	TX5_PIN_X_EQEP_I_8,
	TX5_PIN_X_EQEP_I_9,
	TX5_PIN_X_EQEP_S_10,
	TX5_PIN_X_EQEP_S_11,
	TX5_PIN_X_EQEP_S_8,
	TX5_PIN_X_EQEP_S_9,
	TX5_PIN_X_EXADC3_A_0,
	TX5_PIN_X_EXADC3_A_1,
	TX5_PIN_X_EXADC3_A_2,
	TX5_PIN_X_EXADC3_CSN,
	TX5_PIN_X_EXADC3_DOUTA,
	TX5_PIN_X_EXADC3_DOUTB,
	TX5_PIN_X_EXADC3_SCLK,
	TX5_PIN_X_SD0_CMD_RSP,
	TX5_PIN_X_SD0_DAT0,
	TX5_PIN_X_SD0_DAT1,
	TX5_PIN_X_SD0_DAT2,
	TX5_PIN_X_SD0_DAT3,
	TX5_PIN_X_SD0_WP,
	TX5_PIN_X_XMC_ADDR_0,
	TX5_PIN_X_XMC_ADDR_10,
	TX5_PIN_X_XMC_ADDR_11,
	TX5_PIN_X_XMC_ADDR_12,
	TX5_PIN_X_XMC_ADDR_13,
	TX5_PIN_X_XMC_ADDR_14,
	TX5_PIN_X_XMC_ADDR_15,
	TX5_PIN_X_XMC_ADDR_4,
	TX5_PIN_X_XMC_ADDR_5,
	TX5_PIN_X_XMC_ADDR_6,
	TX5_PIN_X_XMC_ADDR_7,
	TX5_PIN_X_XMC_ADDR_8,
	TX5_PIN_X_XMC_ADDR_9,
	TX5_PIN_X_XMC_CSN,
	TX5_PIN_X_XMC_DATA_0,
	TX5_PIN_X_XMC_DATA_1,
	TX5_PIN_X_XMC_DATA_10,
	TX5_PIN_X_XMC_DATA_11,
	TX5_PIN_X_XMC_DATA_12,
	TX5_PIN_X_XMC_DATA_13,
	TX5_PIN_X_XMC_DATA_14,
	TX5_PIN_X_XMC_DATA_15,
	TX5_PIN_X_XMC_DATA_2,
	TX5_PIN_X_XMC_DATA_3,
	TX5_PIN_X_XMC_DATA_4,
	TX5_PIN_X_XMC_DATA_5,
	TX5_PIN_X_XMC_DATA_6,
	TX5_PIN_X_XMC_DATA_7,
	TX5_PIN_X_XMC_DATA_8,
	TX5_PIN_X_XMC_DATA_9,
	TX5_PIN_X_XMC_OEN,
	TX5_PIN_X_XMC_WEN,
};
static const unsigned na_pins[] = {
	TX5_PIN_X_Boot_Fail,
	TX5_PIN_X_ENDAT_DATA_2,
	TX5_PIN_X_ENDAT_TCLK_2,
	TX5_PIN_X_EQEP_AIN_10,
	TX5_PIN_X_EQEP_AIN_11,
	TX5_PIN_X_EQEP_AIN_8,
	TX5_PIN_X_EQEP_AIN_9,
	TX5_PIN_X_EQEP_AOUT_10,
	TX5_PIN_X_EQEP_AOUT_11,
	TX5_PIN_X_EQEP_AOUT_8,
	TX5_PIN_X_EQEP_AOUT_9,
	TX5_PIN_X_EQEP_BIN_10,
	TX5_PIN_X_EQEP_BIN_11,
	TX5_PIN_X_EQEP_BIN_8,
	TX5_PIN_X_EQEP_BIN_9,
	TX5_PIN_X_EQEP_BOUT_10,
	TX5_PIN_X_EQEP_BOUT_11,
	TX5_PIN_X_EQEP_BOUT_8,
	TX5_PIN_X_EQEP_BOUT_9,
	TX5_PIN_X_EQEP_I_10,
	TX5_PIN_X_EQEP_I_11,
	TX5_PIN_X_EQEP_I_8,
	TX5_PIN_X_EQEP_I_9,
	TX5_PIN_X_EQEP_S_10,
	TX5_PIN_X_EQEP_S_11,
	TX5_PIN_X_EQEP_S_8,
	TX5_PIN_X_EQEP_S_9,
	TX5_PIN_X_EXADC3_A_0,
	TX5_PIN_X_EXADC3_A_1,
	TX5_PIN_X_EXADC3_A_2,
	TX5_PIN_X_EXADC3_CSN,
	TX5_PIN_X_EXADC3_DOUTA,
	TX5_PIN_X_EXADC3_DOUTB,
	TX5_PIN_X_EXADC3_SCLK,
	TX5_PIN_X_GPIO_0,
	TX5_PIN_X_GPIO_1,
	TX5_PIN_X_GPIO_10,
	TX5_PIN_X_GPIO_11,
	TX5_PIN_X_GPIO_12,
	TX5_PIN_X_GPIO_13,
	TX5_PIN_X_GPIO_14,
	TX5_PIN_X_GPIO_15,
	TX5_PIN_X_GPIO_16,
	TX5_PIN_X_GPIO_17,
	TX5_PIN_X_GPIO_18,
	TX5_PIN_X_GPIO_2,
	TX5_PIN_X_GPIO_3,
	TX5_PIN_X_GPIO_4,
	TX5_PIN_X_GPIO_5,
	TX5_PIN_X_GPIO_6,
	TX5_PIN_X_GPIO_7,
	TX5_PIN_X_GPIO_8,
	TX5_PIN_X_GPIO_9,
	TX5_PIN_X_I2C2_SCL,
	TX5_PIN_X_I2C2_SDA,
	TX5_PIN_X_I2C3_SCL,
	TX5_PIN_X_I2C3_SDA,
	TX5_PIN_X_P0_LED0 ,
	TX5_PIN_X_P0_LED1 ,
	TX5_PIN_X_P1_LED0,
	TX5_PIN_X_P1_LED1,
	TX5_PIN_X_SD0_CMD_RSP,
	TX5_PIN_X_SD0_DAT0,
	TX5_PIN_X_SD0_DAT1,
	TX5_PIN_X_SD0_DAT2,
	TX5_PIN_X_SD0_DAT3,
	TX5_PIN_X_SD0_WP,
	TX5_PIN_X_SD1_CD,
	TX5_PIN_X_SD1_CMD_RSP,
	TX5_PIN_X_SD1_DAT0,
	TX5_PIN_X_SD1_DAT1,
	TX5_PIN_X_SD1_DAT2,
	TX5_PIN_X_SD1_DAT3,
	TX5_PIN_X_SD1_RSTN,
	TX5_PIN_X_SD1_WP,
	TX5_PIN_X_SEC_CPU_TDI,
	TX5_PIN_X_SEC_CPU_TDO,
	TX5_PIN_X_SEC_CPU_TMS,
	TX5_PIN_X_SEC_CPU_TRSTn,
	TX5_PIN_X_UART2_CTSN,
	TX5_PIN_X_UART2_RTSN,
	TX5_PIN_X_UART2_RX,
	TX5_PIN_X_UART2_TX,
	TX5_PIN_X_XMC_ADDR_0,
	TX5_PIN_X_XMC_ADDR_10,
	TX5_PIN_X_XMC_ADDR_11,
	TX5_PIN_X_XMC_ADDR_12,
	TX5_PIN_X_XMC_ADDR_13,
	TX5_PIN_X_XMC_ADDR_14,
	TX5_PIN_X_XMC_ADDR_15,
	TX5_PIN_X_XMC_ADDR_4,
	TX5_PIN_X_XMC_ADDR_5,
	TX5_PIN_X_XMC_ADDR_6,
	TX5_PIN_X_XMC_ADDR_7,
	TX5_PIN_X_XMC_ADDR_8,
	TX5_PIN_X_XMC_ADDR_9,
	TX5_PIN_X_XMC_CSN,
	TX5_PIN_X_XMC_DATA_0,
	TX5_PIN_X_XMC_DATA_1,
	TX5_PIN_X_XMC_DATA_10,
	TX5_PIN_X_XMC_DATA_11,
	TX5_PIN_X_XMC_DATA_12,
	TX5_PIN_X_XMC_DATA_13,
	TX5_PIN_X_XMC_DATA_14,
	TX5_PIN_X_XMC_DATA_15,
	TX5_PIN_X_XMC_DATA_2,
	TX5_PIN_X_XMC_DATA_3,
	TX5_PIN_X_XMC_DATA_4,
	TX5_PIN_X_XMC_DATA_5,
	TX5_PIN_X_XMC_DATA_6,
	TX5_PIN_X_XMC_DATA_7,
	TX5_PIN_X_XMC_DATA_8,
	TX5_PIN_X_XMC_DATA_9,
	TX5_PIN_X_XMC_OEN,
	TX5_PIN_X_XMC_WEN,
};
static const unsigned sbs_gmac_pins[] = {
	TX5_PIN_X_P0_LED0 ,
	TX5_PIN_X_P0_LED1 ,
};
static const unsigned sbs_gmac_1_pins[] = {
	TX5_PIN_X_P1_LED0,
	TX5_PIN_X_P1_LED1,
};
static const unsigned sec_subsys_pins[] = {
	TX5_PIN_X_SEC_CPU_TDI,
	TX5_PIN_X_SEC_CPU_TDO,
	TX5_PIN_X_SEC_CPU_TMS,
	TX5_PIN_X_SEC_CPU_TRSTn,
};

#define GROUP(gname)					\
	{						\
		.name = #gname,				\
		.pins = gname##_pins,			\
		.npins = ARRAY_SIZE(gname##_pins),	\
	}
	
static const struct ftscu010_pin_group tx5_groups[] = {
	GROUP(can_fd_2),
	GROUP(ftgpio010),
	GROUP(ftiic010_2),
	GROUP(ftiic010_3),
	GROUP(ftpwmtmr010),
	GROUP(ftsdc021),
	GROUP(ftsdc021_1),
	GROUP(ftssp010_2),
	GROUP(ftssp010_3),
	GROUP(ftuart010_2),
	GROUP(ftuart010_3),
	GROUP(ftusart010_1),
	GROUP(glue_top),
	GROUP(motor_top),
	GROUP(na),
	GROUP(sbs_gmac),
	GROUP(sbs_gmac_1),
	GROUP(sec_subsys),
};

/* Pin function groups */
static const char * const can_fd_2_groups[] = { "can_fd_2" };
static const char * const ftgpio010_groups[] = { "ftgpio010" };
static const char * const ftiic010_2_groups[] = { "ftiic010_2" };
static const char * const ftiic010_3_groups[] = { "ftiic010_3" };
static const char * const ftpwmtmr010_groups[] = { "ftpwmtmr010" };
static const char * const ftsdc021_groups[] = { "ftsdc021" };
static const char * const ftsdc021_1_groups[] = { "ftsdc021_1" };
static const char * const ftssp010_2_groups[] = { "ftssp010_2" };
static const char * const ftssp010_3_groups[] = { "ftssp010_3" };
static const char * const ftuart010_2_groups[] = { "ftuart010_2" };
static const char * const ftuart010_3_groups[] = { "ftuart010_3" };
static const char * const ftusart010_1_groups[] = { "ftusart010_1" };
static const char * const glue_top_groups[] = { "glue_top" };
static const char * const motor_top_groups[] = { "motor_top" };
static const char * const na_groups[] = { "na" };
static const char * const sbs_gmac_groups[] = { "sbs_gmac" };
static const char * const sbs_gmac_1_groups[] = { "sbs_gmac_1" };
static const char * const sec_subsys_groups[] = { "sec_subsys" };

/* Mux functions */
enum{
	TX5_MUX_CAN_FD_2,
	TX5_MUX_FTGPIO010,
	TX5_MUX_FTIIC010_2,
	TX5_MUX_FTIIC010_3,
	TX5_MUX_FTPWMTMR010,
	TX5_MUX_FTSDC021,
	TX5_MUX_FTSDC021_1,
	TX5_MUX_FTSSP010_2,
	TX5_MUX_FTSSP010_3,
	TX5_MUX_FTUART010_2,
	TX5_MUX_FTUART010_3,
	TX5_MUX_FTUSART010_1,
	TX5_MUX_GLUE_TOP,
	TX5_MUX_MOTOR_TOP,
	TX5_MUX_NA,
	TX5_MUX_SBS_GMAC,
	TX5_MUX_SBS_GMAC_1,
	TX5_MUX_SEC_SUBSYS,
};

#define FUNCTION(fname)					\
	{						\
		.name = #fname,				\
		.groups = fname##_groups,		\
		.ngroups = ARRAY_SIZE(fname##_groups),	\
	}

static const struct ftscu010_pmx_function tx5_pmx_functions[] = {
	FUNCTION(can_fd_2),
	FUNCTION(ftgpio010),
	FUNCTION(ftiic010_2),
	FUNCTION(ftiic010_3),
	FUNCTION(ftpwmtmr010),
	FUNCTION(ftsdc021),
	FUNCTION(ftsdc021_1),
	FUNCTION(ftssp010_2),
	FUNCTION(ftssp010_3),
	FUNCTION(ftuart010_2),
	FUNCTION(ftuart010_3),
	FUNCTION(ftusart010_1),
	FUNCTION(glue_top),
	FUNCTION(motor_top),
	FUNCTION(na),
	FUNCTION(sbs_gmac),
	FUNCTION(sbs_gmac_1),
	FUNCTION(sec_subsys),
};

#define TX5_PIN(pin, reg, f0, f1, f2, f3)		\
	[TX5_PIN_ ## pin] = {				\
			.offset = TX5_PMUR_ ## reg,	\
			.functions = {			\
				TX5_MUX_ ## f0,	\
				TX5_MUX_ ## f1,	\
				TX5_MUX_ ## f2,	\
				TX5_MUX_ ## f3,	\
			},				\
		}

static struct ftscu010_pin tx5_pinmux_map[] = {
	/*		pin					reg		f0				f1				f2			f3	*/
	TX5_PIN(X_GPIO_0,			MFS0,	FTGPIO010,		FTSSP010_2,		GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_1,			MFS0,	FTGPIO010,		FTSSP010_2,		GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_2,			MFS0,	FTGPIO010,		FTSSP010_2,		GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_3,			MFS0,	FTGPIO010,		FTSSP010_2,		GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_4,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_5,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_6,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_7,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_8,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_9,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_10,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_11,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_12,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_13,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_14,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_15,			MFS0,	FTGPIO010,		FTPWMTMR010,	GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_16,			MFS1,	FTGPIO010,		NA,				GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_17,			MFS1,	FTGPIO010,		CAN_FD_2,		GLUE_TOP,	NA),
	TX5_PIN(X_GPIO_18,			MFS1,	FTGPIO010,		CAN_FD_2,		GLUE_TOP,	NA),
	TX5_PIN(X_Boot_Fail,		MFS1,	GLUE_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_P0_LED0,			MFS1,	SBS_GMAC,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_P0_LED1,			MFS1,	SBS_GMAC,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_P1_LED0,			MFS1,	SBS_GMAC_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_P1_LED1,			MFS1,	SBS_GMAC_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_UART2_TX,			MFS1,	FTUART010_2,	FTGPIO010,		NA,			NA),
	TX5_PIN(X_UART2_RX,			MFS1,	FTUART010_2,	FTGPIO010,		NA,			NA),
	TX5_PIN(X_UART2_CTSN,		MFS1,	FTUART010_2,	FTGPIO010,		NA,			NA),
	TX5_PIN(X_UART2_RTSN,		MFS1,	FTUART010_2,	FTGPIO010,		NA,			NA),
	TX5_PIN(X_I2C2_SCL,			MFS1,	FTIIC010_2,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_I2C2_SDA,			MFS1,	FTIIC010_2,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_I2C3_SCL,			MFS1,	FTIIC010_3,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_I2C3_SDA,			MFS1,	FTIIC010_3,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_CMD_RSP,		MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_DAT0,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_DAT1,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_DAT2,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_DAT3,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_WP,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_CD,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD1_RSTN,			MFS2,	FTSDC021_1,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_SD0_CMD_RSP,		MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SD0_DAT0,			MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SD0_DAT1,			MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SD0_DAT2,			MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SD0_DAT3,			MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SD0_WP,			MFS2,	FTSDC021,		MOTOR_TOP,		NA,			NA),
	TX5_PIN(X_SEC_CPU_TRSTn,	MFS2,	SEC_SUBSYS,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_SEC_CPU_TMS,		MFS2,	SEC_SUBSYS,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_SEC_CPU_TDI,		MFS3,	SEC_SUBSYS,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_SEC_CPU_TDO,		MFS3,	SEC_SUBSYS,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_EQEP_AIN_8,		MFS3,	MOTOR_TOP,		FTSSP010_3,		NA,			NA),
	TX5_PIN(X_EQEP_AIN_9,		MFS3,	MOTOR_TOP,		FTSSP010_3,		NA,			NA),
	TX5_PIN(X_EQEP_AIN_10,		MFS3,	MOTOR_TOP,		FTSSP010_3,		NA,			NA),
	TX5_PIN(X_EQEP_AIN_11,		MFS3,	MOTOR_TOP,		FTSSP010_3,		NA,			NA),
	TX5_PIN(X_EQEP_BIN_8,		MFS3,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_EQEP_BIN_9,		MFS3,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_EQEP_BIN_10,		MFS3,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_EQEP_BIN_11,		MFS3,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_EQEP_I_8,			MFS3,	MOTOR_TOP,		FTUART010_2,	NA,			NA),
	TX5_PIN(X_EQEP_I_9,			MFS3,	MOTOR_TOP,		FTUART010_2,	NA,			NA),
	TX5_PIN(X_EQEP_I_10,		MFS3,	MOTOR_TOP,		FTUART010_2,	NA,			NA),
	TX5_PIN(X_EQEP_I_11,		MFS3,	MOTOR_TOP,		FTUART010_2,	NA,			NA),
	TX5_PIN(X_EQEP_S_8,			MFS3,	MOTOR_TOP,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_EQEP_S_9,			MFS3,	MOTOR_TOP,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_EQEP_S_10,		MFS4,	MOTOR_TOP,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_EQEP_S_11,		MFS4,	MOTOR_TOP,		FTUART010_3,	NA,			NA),
	TX5_PIN(X_EQEP_AOUT_8,		MFS4,	MOTOR_TOP,		FTUSART010_1,	NA,			NA),
	TX5_PIN(X_EQEP_AOUT_9,		MFS4,	MOTOR_TOP,		FTUSART010_1,	NA,			NA),
	TX5_PIN(X_EQEP_AOUT_10,		MFS4,	MOTOR_TOP,		FTUSART010_1,	NA,			NA),
	TX5_PIN(X_EQEP_AOUT_11,		MFS4,	MOTOR_TOP,		FTUSART010_1,	NA,			NA),
	TX5_PIN(X_EQEP_BOUT_8,		MFS4,	MOTOR_TOP,		FTUSART010_1,	NA,			NA),
	TX5_PIN(X_EQEP_BOUT_9,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EQEP_BOUT_10,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EQEP_BOUT_11,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_ENDAT_TCLK_2,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_ENDAT_DATA_2,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_SCLK,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_CSN,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_A_0,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_A_1,		MFS4,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_A_2,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_DOUTA,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_EXADC3_DOUTB,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_CSN,			MFS5,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_XMC_OEN,			MFS5,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_XMC_WEN,			MFS5,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_XMC_ADDR_0,		MFS5,	MOTOR_TOP,		FTSSP010_2,		NA,			NA),
	TX5_PIN(X_XMC_ADDR_4,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_5,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_6,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_7,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_8,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_9,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_10,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_11,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_12,		MFS5,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_13,		MFS6,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_14,		MFS6,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_ADDR_15,		MFS6,	MOTOR_TOP,		FTPWMTMR010,	NA,			NA),
	TX5_PIN(X_XMC_DATA_0,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_1,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_2,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_3,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_4,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_5,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_6,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_7,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_8,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_9,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_10,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_11,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_12,		MFS6,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_13,		MFS7,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_14,		MFS7,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
	TX5_PIN(X_XMC_DATA_15,		MFS7,	MOTOR_TOP,		FTGPIO010,		NA,			NA),
};

static const struct ftscu010_pinctrl_soc_data tx5_pinctrl_soc_data = {
	.pins = tx5_pins,
	.npins = ARRAY_SIZE(tx5_pins),
	.functions = tx5_pmx_functions,
	.nfunctions = ARRAY_SIZE(tx5_pmx_functions),
	.groups = tx5_groups,
	.ngroups = ARRAY_SIZE(tx5_groups),
	.map = tx5_pinmux_map,
};

static int tx5_pinctrl_probe(struct platform_device *pdev)
{
	return ftscu010_pinctrl_probe(pdev, &tx5_pinctrl_soc_data);
}

static struct of_device_id faraday_pinctrl_of_match[] = {
	{ .compatible = "ftscu010-pinmux", "pinctrl-tx5"},
	{ },
};

static struct platform_driver tx5_pinctrl_driver = {
	.driver = {
		.name = "pinctrl-tx5",
		.owner = THIS_MODULE,
		.of_match_table = faraday_pinctrl_of_match,
	},
	.probe = tx5_pinctrl_probe,
	.remove = ftscu010_pinctrl_remove,
};

module_platform_driver(tx5_pinctrl_driver);

MODULE_AUTHOR("Bo-Cun Chen <bcchen@faraday-tech.com");
MODULE_DESCRIPTION("Faraday TX5 pinctrl driver");
MODULE_LICENSE("GPL");