
# XM-Sim Command File
# TOOL:	xmsim(64)	20.09-s007
#

set tcl_prompt1 {puts -nonewline "xcelium> "}
set tcl_prompt2 {puts -nonewline "> "}
set vlog_format %h
set vhdl_format %v
set real_precision 6
set display_unit auto
set time_unit module
set heap_garbage_size -200
set heap_garbage_time 0
set assert_report_level note
set assert_stop_level error
set autoscope yes
set assert_1164_warnings no
set pack_assert_off {std_logic_arith numeric_std}
set severity_pack_assert_off {note warning}
set assert_output_stop_level failed
set tcl_debug_level 0
set relax_path_name 1
set vhdl_vcdmap XX01ZX01X
set intovf_severity_level ERROR
set probe_screen_format 0
set rangecnst_severity_level ERROR
set textio_severity_level ERROR
set vital_timing_checks_on 1
set vlog_code_show_force 0
set assert_count_attempts 1
set tcl_all64 false
set tcl_runerror_exit false
set assert_report_incompletes 0
set show_force 1
set force_reset_by_reinvoke 0
set tcl_relaxed_literal 0
set probe_exclude_patterns {}
set probe_packed_limit 4k
set probe_unpacked_limit 16k
set assert_internal_msg no
set svseed 1
set assert_reporting_mode 0
set vcd_compact_mode 0
database -open -shm -into waves.shm waves -default
probe -create -database waves scverify_top.rtl.clk scverify_top.rst scverify_top.user_tb.cpp_testbench_active scverify_top.rtl.rst scverify_top.rtl.hw_input_stencil_clkwrk_0_values_rsc_rdy scverify_top.rtl.hw_input_stencil_clkwrk_0_values_rsc_vld scverify_top.rtl.hw_input_stencil_clkwrk_0_values_rsc_dat scverify_top.rtl.hw_input_stencil_clkwrk_1_values_rsc_rdy scverify_top.rtl.hw_input_stencil_clkwrk_1_values_rsc_vld scverify_top.rtl.hw_input_stencil_clkwrk_1_values_rsc_dat scverify_top.rtl.hw_input_stencil_clkwrk_2_values_rsc_rdy scverify_top.rtl.hw_input_stencil_clkwrk_2_values_rsc_vld scverify_top.rtl.hw_input_stencil_clkwrk_2_values_rsc_dat scverify_top.rtl.hw_input_stencil_clkwrk_3_values_rsc_rdy scverify_top.rtl.hw_input_stencil_clkwrk_3_values_rsc_vld scverify_top.rtl.hw_input_stencil_clkwrk_3_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_10_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_10_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_10_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_11_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_11_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_11_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_12_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_12_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_12_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_13_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_13_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_13_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_14_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_14_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_14_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_15_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_15_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_15_values_rsc_dat
probe -create -database waves scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_4_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_4_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_4_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_5_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_5_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_5_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_6_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_6_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_6_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_7_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_7_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_7_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_8_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_8_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_8_values_rsc_dat scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_9_values_rsc_rdy scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_9_values_rsc_vld scverify_top.rtl.hw_output_global_wrapper_stencil_clkwrk_9_values_rsc_dat scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_10_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_10_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_10_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_10_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_11_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_11_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_11_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_11_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_12_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_12_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_12_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_12_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_13_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_13_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_13_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_13_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_14_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_14_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_14_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_14_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_15_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_15_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_15_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_15_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_4_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_4_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_4_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_4_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_5_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_5_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_5_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_5_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_6_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_6_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_6_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_6_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_7_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_7_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_7_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_7_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_8_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_8_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_8_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_8_values_val_comp._error_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_9_values_val_comp._compare_cnt_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_9_values_val_comp._golden_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_9_values_val_comp._dut_sig scverify_top.user_tb.hw_output_global_wrapper_stencil_clkwrk_9_values_val_comp._error_cnt_sig scverify_top.rtl.camera_pipeline_2x2_struct_inst.camera_pipeline_2x2_core_inst.camera_pipeline_2x2_core_staller_inst.core_wen scverify_top.deadlocked scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.b_b_stencil_b_b_stencil_op_hcompute_b_b_stencil_244_merged_banks_9_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_b_stencil_g_b_stencil_op_hcompute_g_b_stencil_97_merged_banks_10_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gb_stencil_g_gb_stencil_op_hcompute_g_gb_stencil_95_merged_banks_7_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_gr_stencil_g_gr_stencil_op_hcompute_g_gr_stencil_93_merged_banks_7_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.g_r_stencil_g_r_stencil_op_hcompute_g_r_stencil_88_merged_banks_10_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_76_merged_banks_5_f9_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_74_merged_banks_5_f9_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3_72_merged_banks_5_f9_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f3_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.hw_input_global_wrapper_global_wrapper_stencil_hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_78_merged_banks_5_f9_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_gr_stencil_r_gr_stencil_op_hcompute_r_gr_stencil_2_to_r_gr_stencil_op_hcompute_demosaicked_1_stencil_149_f_vals_val_rsc_comp.re scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.radr scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.wadr scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.d scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.q scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.we scverify_top.rtl.camera_pipeline_2x2_struct_inst.r_r_stencil_r_r_stencil_op_hcompute_r_r_stencil_0_merged_banks_9_f3_vals_val_rsc_comp.re

simvision -input /nobackup/rsharma3/Desktop/MICRO_PAPER/updated_micro/camera_pipeline_2x2/our_code/.simvision/1758_rsharma3__autosave.tcl.svcf
