Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
trap == mem_instr
trap == mem_wstrb
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_prefetch
trap == mem_do_rinst
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jal
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == decoder_pseudo_trigger_q
trap == compressed_instr
trap == is_lui_auipc_jal
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_lui_auipc_jal_jalr_addi_add_sub
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_insn_imm
trap == dbg_insn_rs2
trap == dbg_rs2val_valid
trap == q_insn_imm
trap == q_insn_rs2
trap == dbg_next
trap == cached_insn_imm
trap == cached_insn_rs2
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
mem_valid == mem_wdata
mem_valid == mem_state
mem_valid == mem_do_rdata
mem_valid == instr_addi
mem_valid == decoded_rs2
mem_valid == decoded_imm
mem_valid == decoder_trigger_q
mem_valid == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_valid == is_lbu_lhu_lw
mem_valid == is_alu_reg_imm
mem_valid == dbg_insn_rs1
mem_valid == dbg_rs1val_valid
mem_valid == q_insn_rs1
mem_valid == dbg_valid_insn
mem_valid == cached_insn_rs1
mem_valid == cpu_state
mem_valid == latched_store
mem_valid == latched_is_lu
mem_valid == cpuregs_rs1
mem_addr == reg_op1
mem_addr == dbg_rs1val
mem_addr == cpuregs_rs2
mem_la_wdata == pcpi_insn
mem_la_wdata == trace_data
mem_la_wdata == reg_op2
mem_la_wdata == reg_out
mem_la_wdata == reg_sh
mem_la_wdata == irq_pending
mem_la_wdata == pcpi_int_rd
mem_la_wdata == mem_16bit_buffer
mem_la_wdata == dbg_rs2val
mem_la_wdata == current_pc
mem_la_wdata == pcpi_timeout_counter
mem_la_wdata == next_irq_pending
mem_la_wdata == alu_out
mem_la_wdata == alu_out_q
mem_la_wdata == alu_out_0
mem_la_wdata == alu_out_0_q
mem_la_wdata == alu_add_sub
mem_la_wdata == alu_shl
mem_la_wdata == alu_shr
mem_la_wdata == alu_eq
mem_la_wdata == alu_ltu
mem_la_wdata == alu_lts
mem_la_wdata == cpuregs_wrdata
mem_la_wdata == decoded_rs
reg_pc == dbg_insn_addr
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
dbg_insn_opcode == q_insn_opcode
dbg_insn_opcode == cached_insn_opcode
decoded_rd == decoded_rs1
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
dbg_ascii_instr == q_ascii_instr
dbg_ascii_instr == cached_ascii_instr
trap == 0
mem_valid == 1
mem_addr == 1020
mem_la_wdata == -1
mem_la_wstrb == 15
count_cycle == 42
count_instr == 7
reg_pc == 8
reg_next_pc == 12
next_insn_opcode == 1114387
dbg_insn_opcode == 41219
irq_mask == 4294967295L
decoded_rd == 2
decoded_imm_j == 67584
new_ascii_instr == 1633969257
dbg_ascii_instr == 27767
dbg_ascii_state == 465541358957L
===========================================================================
..tick():::EXIT
trap == mem_instr
trap == mem_wstrb
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_prefetch
trap == mem_do_rinst
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jal
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_trigger_q
trap == decoder_pseudo_trigger
trap == decoder_pseudo_trigger_q
trap == compressed_instr
trap == is_lui_auipc_jal
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_lbu_lhu_lw
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_insn_imm
trap == dbg_insn_rs2
trap == dbg_rs2val_valid
trap == q_insn_imm
trap == q_insn_rs2
trap == dbg_next
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
trap == orig(trap)
trap == orig(mem_instr)
trap == orig(mem_wstrb)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_wordsize)
trap == orig(mem_do_prefetch)
trap == orig(mem_do_rinst)
trap == orig(mem_do_wdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_lui)
trap == orig(instr_auipc)
trap == orig(instr_jal)
trap == orig(instr_jalr)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_lb)
trap == orig(instr_lh)
trap == orig(instr_lw)
trap == orig(instr_lbu)
trap == orig(instr_lhu)
trap == orig(instr_sb)
trap == orig(instr_sh)
trap == orig(instr_sw)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_slli)
trap == orig(instr_srli)
trap == orig(instr_srai)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(instr_rdcycle)
trap == orig(instr_rdcycleh)
trap == orig(instr_rdinstr)
trap == orig(instr_rdinstrh)
trap == orig(instr_ecall_ebreak)
trap == orig(instr_getq)
trap == orig(instr_setq)
trap == orig(instr_retirq)
trap == orig(instr_maskirq)
trap == orig(instr_waitirq)
trap == orig(instr_timer)
trap == orig(decoder_trigger)
trap == orig(decoder_pseudo_trigger)
trap == orig(decoder_pseudo_trigger_q)
trap == orig(compressed_instr)
trap == orig(is_lui_auipc_jal)
trap == orig(is_lb_lh_lw_lbu_lhu)
trap == orig(is_slli_srli_srai)
trap == orig(is_sb_sh_sw)
trap == orig(is_sll_srl_sra)
trap == orig(is_lui_auipc_jal_jalr_addi_add_sub)
trap == orig(is_slti_blt_slt)
trap == orig(is_sltiu_bltu_sltu)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_alu_reg_reg)
trap == orig(is_compare)
trap == orig(dbg_insn_imm)
trap == orig(dbg_insn_rs2)
trap == orig(dbg_rs2val_valid)
trap == orig(q_insn_imm)
trap == orig(q_insn_rs2)
trap == orig(dbg_next)
trap == orig(cached_insn_imm)
trap == orig(cached_insn_rs2)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_stalu)
trap == orig(latched_branch)
trap == orig(latched_compr)
trap == orig(latched_trace)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
trap == orig(cpuregs_write)
mem_valid == mem_wdata
mem_valid == mem_state
mem_valid == mem_rdata_word
mem_valid == mem_do_rdata
mem_valid == last_mem_valid
mem_valid == instr_addi
mem_valid == decoded_rs2
mem_valid == decoded_imm
mem_valid == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_valid == is_lui_auipc_jal_jalr_addi_add_sub
mem_valid == is_alu_reg_imm
mem_valid == dbg_insn_rs1
mem_valid == dbg_rs1val_valid
mem_valid == q_insn_rs1
mem_valid == dbg_valid_insn
mem_valid == cached_insn_imm
mem_valid == cached_insn_rs2
mem_valid == cpu_state
mem_valid == latched_store
mem_valid == latched_is_lu
mem_valid == cpuregs_rs1
mem_valid == orig(mem_valid)
mem_valid == orig(mem_wdata)
mem_valid == orig(mem_state)
mem_valid == orig(mem_do_rdata)
mem_valid == orig(instr_addi)
mem_valid == orig(decoded_rs2)
mem_valid == orig(decoded_imm)
mem_valid == orig(decoder_trigger_q)
mem_valid == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_valid == orig(is_lbu_lhu_lw)
mem_valid == orig(is_alu_reg_imm)
mem_valid == orig(dbg_insn_rs1)
mem_valid == orig(dbg_rs1val_valid)
mem_valid == orig(q_insn_rs1)
mem_valid == orig(dbg_valid_insn)
mem_valid == orig(cached_insn_rs1)
mem_valid == orig(cpu_state)
mem_valid == orig(latched_store)
mem_valid == orig(latched_is_lu)
mem_valid == orig(cpuregs_rs1)
mem_addr == reg_op1
mem_addr == dbg_rs1val
mem_addr == cpuregs_rs2
mem_addr == orig(mem_addr)
mem_addr == orig(reg_op1)
mem_addr == orig(dbg_rs1val)
mem_addr == orig(cpuregs_rs2)
mem_la_wdata == pcpi_insn
mem_la_wdata == trace_data
mem_la_wdata == reg_op2
mem_la_wdata == reg_out
mem_la_wdata == reg_sh
mem_la_wdata == irq_pending
mem_la_wdata == pcpi_int_rd
mem_la_wdata == mem_16bit_buffer
mem_la_wdata == dbg_rs2val
mem_la_wdata == current_pc
mem_la_wdata == pcpi_timeout_counter
mem_la_wdata == next_irq_pending
mem_la_wdata == alu_out
mem_la_wdata == alu_out_q
mem_la_wdata == alu_out_0
mem_la_wdata == alu_out_0_q
mem_la_wdata == alu_add_sub
mem_la_wdata == alu_shl
mem_la_wdata == alu_shr
mem_la_wdata == alu_eq
mem_la_wdata == alu_ltu
mem_la_wdata == alu_lts
mem_la_wdata == cpuregs_wrdata
mem_la_wdata == decoded_rs
mem_la_wdata == orig(mem_la_wdata)
mem_la_wdata == orig(pcpi_insn)
mem_la_wdata == orig(trace_data)
mem_la_wdata == orig(reg_op2)
mem_la_wdata == orig(reg_out)
mem_la_wdata == orig(reg_sh)
mem_la_wdata == orig(irq_pending)
mem_la_wdata == orig(pcpi_int_rd)
mem_la_wdata == orig(mem_16bit_buffer)
mem_la_wdata == orig(dbg_rs2val)
mem_la_wdata == orig(current_pc)
mem_la_wdata == orig(pcpi_timeout_counter)
mem_la_wdata == orig(next_irq_pending)
mem_la_wdata == orig(alu_out)
mem_la_wdata == orig(alu_out_q)
mem_la_wdata == orig(alu_out_0)
mem_la_wdata == orig(alu_out_0_q)
mem_la_wdata == orig(alu_add_sub)
mem_la_wdata == orig(alu_shl)
mem_la_wdata == orig(alu_shr)
mem_la_wdata == orig(alu_eq)
mem_la_wdata == orig(alu_ltu)
mem_la_wdata == orig(alu_lts)
mem_la_wdata == orig(cpuregs_wrdata)
mem_la_wdata == orig(decoded_rs)
mem_la_wstrb == orig(mem_la_wstrb)
count_instr == orig(count_instr)
reg_pc == dbg_insn_addr
reg_pc == orig(reg_pc)
reg_pc == orig(dbg_insn_addr)
reg_next_pc == orig(reg_next_pc)
next_insn_opcode == mem_rdata_q
next_insn_opcode == cached_insn_opcode
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == q_insn_opcode
dbg_insn_opcode == orig(dbg_insn_opcode)
dbg_insn_opcode == orig(q_insn_opcode)
dbg_insn_opcode == orig(cached_insn_opcode)
irq_mask == orig(irq_mask)
decoded_rd == decoded_rs1
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rs1
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rd == orig(decoded_rd)
decoded_rd == orig(decoded_rs1)
decoded_rd == orig(dbg_insn_rd)
decoded_rd == orig(q_insn_rd)
decoded_rd == orig(cached_insn_rd)
decoded_rd == orig(latched_rd)
decoded_imm_j == orig(decoded_imm_j)
new_ascii_instr == cached_ascii_instr
new_ascii_instr == orig(new_ascii_instr)
dbg_ascii_instr == q_ascii_instr
dbg_ascii_instr == orig(dbg_ascii_instr)
dbg_ascii_instr == orig(q_ascii_instr)
dbg_ascii_instr == orig(cached_ascii_instr)
dbg_ascii_state == orig(dbg_ascii_state)
trap == 0
mem_valid == 1
mem_addr == 1020
mem_la_wdata == -1
mem_la_wstrb == 15
count_cycle == 43
count_instr == 7
reg_pc == 8
reg_next_pc == 12
next_insn_opcode == 1114387
dbg_insn_opcode == 41219
irq_mask == 4294967295L
decoded_rd == 2
decoded_imm_j == 67584
new_ascii_instr == 1633969257
dbg_ascii_instr == 27767
dbg_ascii_state == 465541358957L
Exiting Daikon.
