$date
	Tue Mar 19 14:25:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! o_and_output $end
$var reg 1 " i_input_a $end
$var reg 1 # i_input_b $end
$scope module uut $end
$var wire 1 $ and_temp $end
$var wire 1 " i_input_a $end
$var wire 1 # i_input_b $end
$var wire 1 ! o_and_output $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1$
1#
#60
0!
0$
0#
0"
#70
1!
1$
1#
1"
#80
0!
0$
0#
#90
