<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro core_cm33.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('core__cm33_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Componentes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro core_cm33.h</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="cmsis__version_8h_source.html">cmsis_version.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cmsis__compiler_8h_source.html">cmsis_compiler.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Diagrama de dependências de inclusão para core_cm33.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="core__cm33_8h__incl.svg" width="315" height="183"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
Este grafo mostra quais são os ficheiros que incluem directamente ou indirectamente este ficheiro:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="core__cm33_8h__dep__incl.svg" width="275" height="183"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="core__cm33_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Componentes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionAPSR__Type.html">APSR_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union type to access the Application Program Status Register (APSR).  <a href="unionAPSR__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCONTROL__Type.html">CONTROL_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union type to access the Control Registers (CONTROL).  <a href="unionCONTROL__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCoreDebug__Type.html">CoreDebug_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCB__Type.html">DCB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Debug Control Block Registers (DCB).  <a href="structDCB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDIB__Type.html">DIB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Debug Identification Block Registers (DIB).  <a href="structDIB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDWT__Type.html">DWT_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Data Watchpoint and Trace Register (DWT).  <a href="structDWT__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFPU__Type.html">FPU_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Floating Point Unit (FPU).  <a href="structFPU__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionIPSR__Type.html">IPSR_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union type to access the Interrupt Program Status Register (IPSR).  <a href="unionIPSR__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structITM__Type.html">ITM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Instrumentation Trace Macrocell Register (ITM).  <a href="structITM__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNVIC__Type.html">NVIC_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Nested Vectored Interrupt Controller (NVIC).  <a href="structNVIC__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html">SCB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the System Control Block (SCB).  <a href="structSCB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCnSCB__Type.html">SCnSCB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the System Control and ID Register not in the SCB.  <a href="structSCnSCB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSysTick__Type.html">SysTick_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the System Timer (SysTick).  <a href="structSysTick__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTPIU__Type.html">TPIU_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Trace Port Interface Unit Register (TPIU).  <a href="structTPIU__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionxPSR__Type.html">xPSR_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union type to access the Special-Purpose Program Status Registers (xPSR).  <a href="unionxPSR__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa712914d3e782dae348aa8ffb42504b2" id="r_aa712914d3e782dae348aa8ffb42504b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#aa712914d3e782dae348aa8ffb42504b2">__CORE_CM33_H_GENERIC</a></td></tr>
<tr class="separator:aa712914d3e782dae348aa8ffb42504b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Funções</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ga562a86dbdf14827d0fee8fdafb04d191" id="r_ga562a86dbdf14827d0fee8fdafb04d191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:ga562a86dbdf14827d0fee8fdafb04d191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Pending Interrupt.  <br /></td></tr>
<tr class="separator:ga562a86dbdf14827d0fee8fdafb04d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae016e4c1986312044ee768806537d52f" id="r_gae016e4c1986312044ee768806537d52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:gae016e4c1986312044ee768806537d52f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Interrupt.  <br /></td></tr>
<tr class="separator:gae016e4c1986312044ee768806537d52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71227e1376cde11eda03fcb62f1b33ea" id="r_ga71227e1376cde11eda03fcb62f1b33ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:ga71227e1376cde11eda03fcb62f1b33ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Interrupt.  <br /></td></tr>
<tr class="separator:ga71227e1376cde11eda03fcb62f1b33ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb5e7cc0eaad4e2817272e7bf742083" id="r_gaaeb5e7cc0eaad4e2817272e7bf742083"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:gaaeb5e7cc0eaad4e2817272e7bf742083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Interrupt Enable status.  <br /></td></tr>
<tr class="separator:gaaeb5e7cc0eaad4e2817272e7bf742083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a92ca5fa801ad7adb92be7257ab9694" id="r_ga5a92ca5fa801ad7adb92be7257ab9694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:ga5a92ca5fa801ad7adb92be7257ab9694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Pending Interrupt.  <br /></td></tr>
<tr class="separator:ga5a92ca5fa801ad7adb92be7257ab9694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9dc99c8e7700668813144261b0bc73" id="r_gaeb9dc99c8e7700668813144261b0bc73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:gaeb9dc99c8e7700668813144261b0bc73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Interrupt Priority.  <br /></td></tr>
<tr class="separator:gaeb9dc99c8e7700668813144261b0bc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b665d2afb708121d9b10c76ff00ee5" id="r_ga44b665d2afb708121d9b10c76ff00ee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:ga44b665d2afb708121d9b10c76ff00ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Interrupt Vector.  <br /></td></tr>
<tr class="separator:ga44b665d2afb708121d9b10c76ff00ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabefdd4b790b9a7308929938c0c1e1ad" id="r_gaabefdd4b790b9a7308929938c0c1e1ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:gaabefdd4b790b9a7308929938c0c1e1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Pending Interrupt.  <br /></td></tr>
<tr class="separator:gaabefdd4b790b9a7308929938c0c1e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505338e23563a9c074910fb14e7d45fd" id="r_ga505338e23563a9c074910fb14e7d45fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> priority)</td></tr>
<tr class="memdesc:ga505338e23563a9c074910fb14e7d45fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Interrupt Priority.  <br /></td></tr>
<tr class="separator:ga505338e23563a9c074910fb14e7d45fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df355460bc1783d58f9d72ee4884208" id="r_ga0df355460bc1783d58f9d72ee4884208"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vector</a>)</td></tr>
<tr class="memdesc:ga0df355460bc1783d58f9d72ee4884208"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Interrupt Vector.  <br /></td></tr>
<tr class="separator:ga0df355460bc1783d58f9d72ee4884208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9aa2d30fa54b41eb780c16e35b676c" id="r_ga0d9aa2d30fa54b41eb780c16e35b676c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a> <a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga0d9aa2d30fa54b41eb780c16e35b676c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Reset.  <br /></td></tr>
<tr class="separator:ga0d9aa2d30fa54b41eb780c16e35b676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3387607fd8a1a32cccd77d2ac672dd96" id="r_ga3387607fd8a1a32cccd77d2ac672dd96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Priority</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pPreemptPriority</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pSubPriority</a>)</td></tr>
<tr class="memdesc:ga3387607fd8a1a32cccd77d2ac672dd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode Priority.  <br /></td></tr>
<tr class="separator:ga3387607fd8a1a32cccd77d2ac672dd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb94ac5d892b376e4f3555ae0418ebac" id="r_gadb94ac5d892b376e4f3555ae0418ebac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriority</a>, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriority</a>)</td></tr>
<tr class="memdesc:gadb94ac5d892b376e4f3555ae0418ebac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encode Priority.  <br /></td></tr>
<tr class="separator:gadb94ac5d892b376e4f3555ae0418ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcad99ce80a0e7e4ddc6f2379081756" id="r_ga6bcad99ce80a0e7e4ddc6f2379081756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga6bcad99ce80a0e7e4ddc6f2379081756"><td class="mdescLeft">&#160;</td><td class="mdescRight">get FPU type  <br /></td></tr>
<tr class="separator:ga6bcad99ce80a0e7e4ddc6f2379081756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada772bb9648ecc7c89583fef1012f6e1" id="r_ada772bb9648ecc7c89583fef1012f6e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#ada772bb9648ecc7c89583fef1012f6e1">__CORE_CM33_H_DEPENDANT</a></td></tr>
<tr class="memdesc:ada772bb9648ecc7c89583fef1012f6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">__FPU_USED indicates whether an FPU is used or not.  <br /></td></tr>
<tr class="separator:ada772bb9648ecc7c89583fef1012f6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ea62503c88acab19fcf3d5743009e3" id="r_a63ea62503c88acab19fcf3d5743009e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#a63ea62503c88acab19fcf3d5743009e3">__CORTEX_M</a>&#160;&#160;&#160;(33<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:a63ea62503c88acab19fcf3d5743009e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-M Core.  <br /></td></tr>
<tr class="separator:a63ea62503c88acab19fcf3d5743009e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63697ed9952cc71e1225efe205f6cd3" id="r_af63697ed9952cc71e1225efe205f6cd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a></td></tr>
<tr class="memdesc:af63697ed9952cc71e1225efe205f6cd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines 'read only' permissions.  <br /></td></tr>
<tr class="separator:af63697ed9952cc71e1225efe205f6cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc1649793116d7c2d8afce7a4ffce43" id="r_a4cc1649793116d7c2d8afce7a4ffce43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a>      /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">read</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">only</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td></tr>
<tr class="separator:a4cc1649793116d7c2d8afce7a4ffce43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec43007d9998a0a0e01faede4133d6be" id="r_aec43007d9998a0a0e01faede4133d6be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a></td></tr>
<tr class="memdesc:aec43007d9998a0a0e01faede4133d6be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines 'read / write' permissions.  <br /></td></tr>
<tr class="separator:aec43007d9998a0a0e01faede4133d6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6caba5853a60a17e8e04499b52bf691" id="r_ab6caba5853a60a17e8e04499b52bf691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a>            /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">read</a> / <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">write</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td></tr>
<tr class="separator:ab6caba5853a60a17e8e04499b52bf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2837003c28c45abf193fe5e8d27f593" id="r_gaa2837003c28c45abf193fe5e8d27f593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a> (<a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</td></tr>
<tr class="memdesc:gaa2837003c28c45abf193fe5e8d27f593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Active Interrupt.  <br /></td></tr>
<tr class="separator:gaa2837003c28c45abf193fe5e8d27f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b894af672df4373eb637f8288845c05" id="r_ga9b894af672df4373eb637f8288845c05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga9b894af672df4373eb637f8288845c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Priority Grouping.  <br /></td></tr>
<tr class="separator:ga9b894af672df4373eb637f8288845c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc94dcbaee03e4746ade1f5bb9aaa56d" id="r_gafc94dcbaee03e4746ade1f5bb9aaa56d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>)</td></tr>
<tr class="memdesc:gafc94dcbaee03e4746ade1f5bb9aaa56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Priority Grouping.  <br /></td></tr>
<tr class="separator:gafc94dcbaee03e4746ade1f5bb9aaa56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e25d9380f9ef903923964322e71f2f6" id="r_a7e25d9380f9ef903923964322e71f2f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a></td></tr>
<tr class="memdesc:a7e25d9380f9ef903923964322e71f2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines 'write only' permissions.  <br /></td></tr>
<tr class="separator:a7e25d9380f9ef903923964322e71f2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea2009ed8fd9ef35b48708280fdb758" id="r_a0ea2009ed8fd9ef35b48708280fdb758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a>            /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">write</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">only</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td></tr>
<tr class="separator:a0ea2009ed8fd9ef35b48708280fdb758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139b6e261c981f014f386927ca4a8444" id="r_ga139b6e261c981f014f386927ca4a8444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga139b6e261c981f014f386927ca4a8444">_FLD2VAL</a>(<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a>,  value)&#160;&#160;&#160;(((<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(value) &amp; <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a> ## <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">_Msk</a>) &gt;&gt; <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a> ## <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">_Pos</a>)</td></tr>
<tr class="memdesc:ga139b6e261c981f014f386927ca4a8444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask and shift a register value to extract a bit filed value.  <br /></td></tr>
<tr class="separator:ga139b6e261c981f014f386927ca4a8444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286e3b913dbd236c7f48ea70c8821f4e" id="r_ga286e3b913dbd236c7f48ea70c8821f4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga286e3b913dbd236c7f48ea70c8821f4e">_VAL2FLD</a>(<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a>,  value)&#160;&#160;&#160;(((<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(value) &lt;&lt; <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a> ## <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">_Pos</a>) &amp; <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">field</a> ## <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">_Msk</a>)</td></tr>
<tr class="memdesc:ga286e3b913dbd236c7f48ea70c8821f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask and shift a bit field value for use in a register bit range.  <br /></td></tr>
<tr class="separator:ga286e3b913dbd236c7f48ea70c8821f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d47803fbad455bc10bd1ce59f2f335d" id="r_ga6d47803fbad455bc10bd1ce59f2f335d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">APSR_C_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">APSR_C_Pos</a>)</td></tr>
<tr class="memdesc:ga6d47803fbad455bc10bd1ce59f2f335d"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: C Mask.  <br /></td></tr>
<tr class="separator:ga6d47803fbad455bc10bd1ce59f2f335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf72aa6f09a168f9e5beda1a4a887b9" id="r_ga6cf72aa6f09a168f9e5beda1a4a887b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">APSR_C_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga6cf72aa6f09a168f9e5beda1a4a887b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: C Position.  <br /></td></tr>
<tr class="separator:ga6cf72aa6f09a168f9e5beda1a4a887b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3ecbc0ea2029462b0f4ce50e227db1" id="r_ga8a3ecbc0ea2029462b0f4ce50e227db1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">APSR_GE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">APSR_GE_Pos</a>)</td></tr>
<tr class="memdesc:ga8a3ecbc0ea2029462b0f4ce50e227db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: GE Mask.  <br /></td></tr>
<tr class="separator:ga8a3ecbc0ea2029462b0f4ce50e227db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722cb42b5c75af3e8909fac6fd40dfdc" id="r_ga722cb42b5c75af3e8909fac6fd40dfdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">APSR_GE_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga722cb42b5c75af3e8909fac6fd40dfdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: GE Position.  <br /></td></tr>
<tr class="separator:ga722cb42b5c75af3e8909fac6fd40dfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc2cf55a026f661b53fadfcf822cef1" id="r_gadbc2cf55a026f661b53fadfcf822cef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">APSR_N_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">APSR_N_Pos</a>)</td></tr>
<tr class="memdesc:gadbc2cf55a026f661b53fadfcf822cef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: N Mask.  <br /></td></tr>
<tr class="separator:gadbc2cf55a026f661b53fadfcf822cef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac469528d210043c7bd3f12f0e6824766" id="r_gac469528d210043c7bd3f12f0e6824766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">APSR_N_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac469528d210043c7bd3f12f0e6824766"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR Register Definitions.  <br /></td></tr>
<tr class="separator:gac469528d210043c7bd3f12f0e6824766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ffd4ec4149c2f5dd7747c1533fb002" id="r_ga90ffd4ec4149c2f5dd7747c1533fb002"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">APSR_Q_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">APSR_Q_Pos</a>)</td></tr>
<tr class="memdesc:ga90ffd4ec4149c2f5dd7747c1533fb002"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: Q Mask.  <br /></td></tr>
<tr class="separator:ga90ffd4ec4149c2f5dd7747c1533fb002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298749e176f12827328bb7b92a6b2411" id="r_ga298749e176f12827328bb7b92a6b2411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">APSR_Q_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga298749e176f12827328bb7b92a6b2411"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: Q Position.  <br /></td></tr>
<tr class="separator:ga298749e176f12827328bb7b92a6b2411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33305d6701356bff6890b315fe8b5489" id="r_ga33305d6701356bff6890b315fe8b5489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">APSR_V_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">APSR_V_Pos</a>)</td></tr>
<tr class="memdesc:ga33305d6701356bff6890b315fe8b5489"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: V Mask.  <br /></td></tr>
<tr class="separator:ga33305d6701356bff6890b315fe8b5489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62830f67679ccd11658c4172c3e6ea7" id="r_gac62830f67679ccd11658c4172c3e6ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">APSR_V_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac62830f67679ccd11658c4172c3e6ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: V Position.  <br /></td></tr>
<tr class="separator:gac62830f67679ccd11658c4172c3e6ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1deb4d1aa72bb83d1f79329406f15711" id="r_ga1deb4d1aa72bb83d1f79329406f15711"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">APSR_Z_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">APSR_Z_Pos</a>)</td></tr>
<tr class="memdesc:ga1deb4d1aa72bb83d1f79329406f15711"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: Z Mask.  <br /></td></tr>
<tr class="separator:ga1deb4d1aa72bb83d1f79329406f15711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3661286d108b1aca308d7445685eae3a" id="r_ga3661286d108b1aca308d7445685eae3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">APSR_Z_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ga3661286d108b1aca308d7445685eae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">APSR: Z Position.  <br /></td></tr>
<tr class="separator:ga3661286d108b1aca308d7445685eae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20bb0212b2e1864f24af38d93587c79" id="r_gad20bb0212b2e1864f24af38d93587c79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">CONTROL_FPCA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">CONTROL_FPCA_Pos</a>)</td></tr>
<tr class="memdesc:gad20bb0212b2e1864f24af38d93587c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: FPCA Mask.  <br /></td></tr>
<tr class="separator:gad20bb0212b2e1864f24af38d93587c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7018b59b07134c5363b33eb94918a58" id="r_gac7018b59b07134c5363b33eb94918a58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">CONTROL_FPCA_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac7018b59b07134c5363b33eb94918a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: FPCA Position.  <br /></td></tr>
<tr class="separator:gac7018b59b07134c5363b33eb94918a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3b20d77acb213338f89ce5e7bc36b0" id="r_gaef3b20d77acb213338f89ce5e7bc36b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">CONTROL_nPRIV_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">CONTROL_nPRIV_Pos</a>*/)</td></tr>
<tr class="memdesc:gaef3b20d77acb213338f89ce5e7bc36b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: nPRIV Mask.  <br /></td></tr>
<tr class="separator:gaef3b20d77acb213338f89ce5e7bc36b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b95bc03ec0d815b459bde0b14a5908" id="r_ga51b95bc03ec0d815b459bde0b14a5908"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">CONTROL_nPRIV_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga51b95bc03ec0d815b459bde0b14a5908"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: nPRIV Position.  <br /></td></tr>
<tr class="separator:ga51b95bc03ec0d815b459bde0b14a5908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1af7c6a3a6482a32ae290b66db3a3f8" id="r_gae1af7c6a3a6482a32ae290b66db3a3f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae1af7c6a3a6482a32ae290b66db3a3f8">CONTROL_SFPA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac4eb493f7e00c0b286f6663b2554d5f1">CONTROL_SFPA_Pos</a>)</td></tr>
<tr class="memdesc:gae1af7c6a3a6482a32ae290b66db3a3f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: SFPA Mask.  <br /></td></tr>
<tr class="separator:gae1af7c6a3a6482a32ae290b66db3a3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4eb493f7e00c0b286f6663b2554d5f1" id="r_gac4eb493f7e00c0b286f6663b2554d5f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac4eb493f7e00c0b286f6663b2554d5f1">CONTROL_SFPA_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac4eb493f7e00c0b286f6663b2554d5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL Register Definitions.  <br /></td></tr>
<tr class="separator:gac4eb493f7e00c0b286f6663b2554d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b29840969b06909da21369b0b05b53" id="r_ga70b29840969b06909da21369b0b05b53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">CONTROL_SPSEL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">CONTROL_SPSEL_Pos</a>)</td></tr>
<tr class="memdesc:ga70b29840969b06909da21369b0b05b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: SPSEL Mask.  <br /></td></tr>
<tr class="separator:ga70b29840969b06909da21369b0b05b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eafc53e609895342c6a530e9d01310" id="r_ga07eafc53e609895342c6a530e9d01310"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">CONTROL_SPSEL_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga07eafc53e609895342c6a530e9d01310"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONTROL: SPSEL Position.  <br /></td></tr>
<tr class="separator:ga07eafc53e609895342c6a530e9d01310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e30a2b802d9021619dbb0be7f5d63d" id="r_gab6e30a2b802d9021619dbb0be7f5d63d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>&#160;&#160;&#160;((<a class="el" href="structCoreDebug__Type.html">CoreDebug_Type</a> *)     <a class="el" href="group__CMSIS__CORE.html#ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</a>)</td></tr>
<tr class="separator:gab6e30a2b802d9021619dbb0be7f5d63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1570f149a0f89f70fc2644a5842cbcb4" id="r_ga1570f149a0f89f70fc2644a5842cbcb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</a></td></tr>
<tr class="separator:ga1570f149a0f89f70fc2644a5842cbcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3caef9790e4e2ccbfea77d55315ad59f" id="r_ga3caef9790e4e2ccbfea77d55315ad59f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</a></td></tr>
<tr class="separator:ga3caef9790e4e2ccbfea77d55315ad59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad0bf68d32cba49c1ea7534122c2752" id="r_gadad0bf68d32cba49c1ea7534122c2752"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</a></td></tr>
<tr class="separator:gadad0bf68d32cba49c1ea7534122c2752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf733a36e6b4717a604f7d77c05dfceb4" id="r_gaf733a36e6b4717a604f7d77c05dfceb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</a></td></tr>
<tr class="separator:gaf733a36e6b4717a604f7d77c05dfceb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa043fd13768d57be320c682ca1c9b234" id="r_gaa043fd13768d57be320c682ca1c9b234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</a></td></tr>
<tr class="separator:gaa043fd13768d57be320c682ca1c9b234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587610b7ac18292de47bf9d675b0b88c" id="r_ga587610b7ac18292de47bf9d675b0b88c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</a></td></tr>
<tr class="separator:ga587610b7ac18292de47bf9d675b0b88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb5d6c750c9ec50254134ece2111dcd" id="r_gaabb5d6c750c9ec50254134ece2111dcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</a></td></tr>
<tr class="separator:gaabb5d6c750c9ec50254134ece2111dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866734a8e4bec2d6cf091e265c6c0f3d" id="r_ga866734a8e4bec2d6cf091e265c6c0f3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</a></td></tr>
<tr class="separator:ga866734a8e4bec2d6cf091e265c6c0f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cafbd72b55030219ce5609baa7c01d" id="r_ga17cafbd72b55030219ce5609baa7c01d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</a></td></tr>
<tr class="separator:ga17cafbd72b55030219ce5609baa7c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52182c8a9f63a52470244c0bc2064f7b" id="r_ga52182c8a9f63a52470244c0bc2064f7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</a></td></tr>
<tr class="separator:ga52182c8a9f63a52470244c0bc2064f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eef4992d8f84bc6c0dffed1c87f90a5" id="r_ga1eef4992d8f84bc6c0dffed1c87f90a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</a></td></tr>
<tr class="separator:ga1eef4992d8f84bc6c0dffed1c87f90a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e75942fc0614bc9bb2c0e96fcdda9a" id="r_ga51e75942fc0614bc9bb2c0e96fcdda9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</a></td></tr>
<tr class="separator:ga51e75942fc0614bc9bb2c0e96fcdda9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b46b9b65bf8d23027f255fc9641977" id="r_gac2b46b9b65bf8d23027f255fc9641977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</a></td></tr>
<tr class="separator:gac2b46b9b65bf8d23027f255fc9641977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802829678f6871863ae9ecf60a10425c" id="r_ga802829678f6871863ae9ecf60a10425c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</a></td></tr>
<tr class="separator:ga802829678f6871863ae9ecf60a10425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ec55930269fab78e733dcfa32392f8" id="r_ga68ec55930269fab78e733dcfa32392f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</a></td></tr>
<tr class="separator:ga68ec55930269fab78e733dcfa32392f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2f706a59e0d8131279af1c7e152f8d" id="r_ga1e2f706a59e0d8131279af1c7e152f8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</a></td></tr>
<tr class="separator:ga1e2f706a59e0d8131279af1c7e152f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6384cbe8045051186d13ef9cdeace95" id="r_gae6384cbe8045051186d13ef9cdeace95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</a></td></tr>
<tr class="separator:gae6384cbe8045051186d13ef9cdeace95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341020a3b7450416d72544eaf8e57a64" id="r_ga341020a3b7450416d72544eaf8e57a64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</a></td></tr>
<tr class="separator:ga341020a3b7450416d72544eaf8e57a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ded814556de96fc369de7ae9a7ceb98" id="r_ga2ded814556de96fc369de7ae9a7ceb98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</a></td></tr>
<tr class="separator:ga2ded814556de96fc369de7ae9a7ceb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae10710684e14a1a534e785ef390e1b" id="r_ga9ae10710684e14a1a534e785ef390e1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</a></td></tr>
<tr class="separator:ga9ae10710684e14a1a534e785ef390e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e99652c1df93b441257389f49407834" id="r_ga5e99652c1df93b441257389f49407834"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</a></td></tr>
<tr class="separator:ga5e99652c1df93b441257389f49407834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff2102b98f86540224819a1b767ba39" id="r_ga6ff2102b98f86540224819a1b767ba39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</a></td></tr>
<tr class="separator:ga6ff2102b98f86540224819a1b767ba39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d29546aefe3ca8662a7fe48dd4a5b2b" id="r_ga9d29546aefe3ca8662a7fe48dd4a5b2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</a></td></tr>
<tr class="separator:ga9d29546aefe3ca8662a7fe48dd4a5b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e3d8f0f9590a51bbf10f6da3ad6933" id="r_gab8e3d8f0f9590a51bbf10f6da3ad6933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</a></td></tr>
<tr class="separator:gab8e3d8f0f9590a51bbf10f6da3ad6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f98b461d19746ab2febfddebb73da6f" id="r_ga2f98b461d19746ab2febfddebb73da6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</a></td></tr>
<tr class="separator:ga2f98b461d19746ab2febfddebb73da6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10fc7c53bca904c128bc8e1a03072d50" id="r_ga10fc7c53bca904c128bc8e1a03072d50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</a></td></tr>
<tr class="separator:ga10fc7c53bca904c128bc8e1a03072d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906476e53c1e1487c30f3a1181df9e30" id="r_ga906476e53c1e1487c30f3a1181df9e30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</a></td></tr>
<tr class="separator:ga906476e53c1e1487c30f3a1181df9e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcf09666f7063a7303117aa32a85d5a" id="r_ga9fcf09666f7063a7303117aa32a85d5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</a></td></tr>
<tr class="separator:ga9fcf09666f7063a7303117aa32a85d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803fc98c5bb85f10f0347b23794847d1" id="r_ga803fc98c5bb85f10f0347b23794847d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</a></td></tr>
<tr class="separator:ga803fc98c5bb85f10f0347b23794847d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9f42053031a9a30cd8054623304c0a" id="r_gaed9f42053031a9a30cd8054623304c0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</a></td></tr>
<tr class="separator:gaed9f42053031a9a30cd8054623304c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6815d8e3df302d2f0ff2c2c734ed29a" id="r_gad6815d8e3df302d2f0ff2c2c734ed29a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</a></td></tr>
<tr class="separator:gad6815d8e3df302d2f0ff2c2c734ed29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22079a6e436f23b90308be97e19cf07e" id="r_ga22079a6e436f23b90308be97e19cf07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</a></td></tr>
<tr class="separator:ga22079a6e436f23b90308be97e19cf07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420a9b60620584faaca6289e83d3a87" id="r_gad420a9b60620584faaca6289e83d3a87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</a></td></tr>
<tr class="separator:gad420a9b60620584faaca6289e83d3a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444454f7c7748e76cd76c3809c887c41" id="r_ga444454f7c7748e76cd76c3809c887c41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</a></td></tr>
<tr class="separator:ga444454f7c7748e76cd76c3809c887c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ee58b1b02fdbf21612809034562f1c" id="r_ga03ee58b1b02fdbf21612809034562f1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</a></td></tr>
<tr class="separator:ga03ee58b1b02fdbf21612809034562f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d13eb2add61f610d5ced1f7ad2adf8" id="r_gac9d13eb2add61f610d5ced1f7ad2adf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</a></td></tr>
<tr class="separator:gac9d13eb2add61f610d5ced1f7ad2adf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38b947d77672c48bba1280c0a642e19" id="r_gaa38b947d77672c48bba1280c0a642e19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</a></td></tr>
<tr class="separator:gaa38b947d77672c48bba1280c0a642e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0d3d2ce1e1e8cd762d938ac56c4ac" id="r_ga16f0d3d2ce1e1e8cd762d938ac56c4ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</a></td></tr>
<tr class="separator:ga16f0d3d2ce1e1e8cd762d938ac56c4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab815c741a4fc2a61988cd2fb7594210b" id="r_gab815c741a4fc2a61988cd2fb7594210b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</a></td></tr>
<tr class="separator:gab815c741a4fc2a61988cd2fb7594210b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab557abb5b172b74d2cf44efb9d824e4e" id="r_gab557abb5b172b74d2cf44efb9d824e4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</a></td></tr>
<tr class="separator:gab557abb5b172b74d2cf44efb9d824e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d905a3aa594eb2e8bb78bcc4da05b3f" id="r_ga1d905a3aa594eb2e8bb78bcc4da05b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</a></td></tr>
<tr class="separator:ga1d905a3aa594eb2e8bb78bcc4da05b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1d43f8857e4efc3dc4e6b15509692" id="r_gaddf1d43f8857e4efc3dc4e6b15509692"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</a></td></tr>
<tr class="separator:gaddf1d43f8857e4efc3dc4e6b15509692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fe1ef3c4a729c1c82fb62a94a51c31" id="r_ga77fe1ef3c4a729c1c82fb62a94a51c31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</a></td></tr>
<tr class="separator:ga77fe1ef3c4a729c1c82fb62a94a51c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2907400eb948a4ea3886ca083ec8e3" id="r_ga0d2907400eb948a4ea3886ca083ec8e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</a></td></tr>
<tr class="separator:ga0d2907400eb948a4ea3886ca083ec8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aa99b2e39a67622f3b9973e079c2b4" id="r_ga53aa99b2e39a67622f3b9973e079c2b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</a></td></tr>
<tr class="separator:ga53aa99b2e39a67622f3b9973e079c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85747214e2656df6b05ec72e4d22bd6d" id="r_ga85747214e2656df6b05ec72e4d22bd6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</a></td></tr>
<tr class="separator:ga85747214e2656df6b05ec72e4d22bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bda72fbd32cc5734ff3542170dc00d" id="r_gae6bda72fbd32cc5734ff3542170dc00d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</a></td></tr>
<tr class="separator:gae6bda72fbd32cc5734ff3542170dc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc39e80de54c0339cbb1b298a9f0f9" id="r_gae1fc39e80de54c0339cbb1b298a9f0f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</a></td></tr>
<tr class="separator:gae1fc39e80de54c0339cbb1b298a9f0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce997cee15edaafe4aed77751816ffc" id="r_ga1ce997cee15edaafe4aed77751816ffc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</a></td></tr>
<tr class="separator:ga1ce997cee15edaafe4aed77751816ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91280edd0ce932665cf75a23d11d842" id="r_gac91280edd0ce932665cf75a23d11d842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</a></td></tr>
<tr class="separator:gac91280edd0ce932665cf75a23d11d842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f881ade3151a73bc5b02b73fe6473ca" id="r_ga9f881ade3151a73bc5b02b73fe6473ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</a></td></tr>
<tr class="separator:ga9f881ade3151a73bc5b02b73fe6473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760a9a0d7f39951dc3f07d01f1f64772" id="r_ga760a9a0d7f39951dc3f07d01f1f64772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</a></td></tr>
<tr class="separator:ga760a9a0d7f39951dc3f07d01f1f64772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b67e4506d7f464ef5dafd6219739756" id="r_ga7b67e4506d7f464ef5dafd6219739756"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</a></td></tr>
<tr class="separator:ga7b67e4506d7f464ef5dafd6219739756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2900dd56a988a4ed27ad664d5642807e" id="r_ga2900dd56a988a4ed27ad664d5642807e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</a></td></tr>
<tr class="separator:ga2900dd56a988a4ed27ad664d5642807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd6f3178de48f473d8903e8c847c07" id="r_gac4cd6f3178de48f473d8903e8c847c07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</a></td></tr>
<tr class="separator:gac4cd6f3178de48f473d8903e8c847c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a71871ca8768019c51168c70c3f41d" id="r_ga20a71871ca8768019c51168c70c3f41d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</a></td></tr>
<tr class="separator:ga20a71871ca8768019c51168c70c3f41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac474394bcceb31a8e09566c90b3f8922" id="r_gac474394bcceb31a8e09566c90b3f8922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</a></td></tr>
<tr class="separator:gac474394bcceb31a8e09566c90b3f8922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f934c5427ea057394268e541fa97753" id="r_ga6f934c5427ea057394268e541fa97753"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</a></td></tr>
<tr class="separator:ga6f934c5427ea057394268e541fa97753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3254d40aaa482987ff31584d2a3240" id="r_gabe3254d40aaa482987ff31584d2a3240"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</a></td></tr>
<tr class="separator:gabe3254d40aaa482987ff31584d2a3240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6498d32dbe23b8d95a12d2fbc0a65f8" id="r_gaf6498d32dbe23b8d95a12d2fbc0a65f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</a></td></tr>
<tr class="separator:gaf6498d32dbe23b8d95a12d2fbc0a65f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89dceb5325f6bcb36a0473d65fbfcfa6" id="r_ga89dceb5325f6bcb36a0473d65fbfcfa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</a></td></tr>
<tr class="separator:ga89dceb5325f6bcb36a0473d65fbfcfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2328118f8b3574c871a53605eb17e730" id="r_ga2328118f8b3574c871a53605eb17e730"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</a></td></tr>
<tr class="separator:ga2328118f8b3574c871a53605eb17e730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d51538e645c2c1a422279cd85a0a25" id="r_ga98d51538e645c2c1a422279cd85a0a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</a></td></tr>
<tr class="separator:ga98d51538e645c2c1a422279cd85a0a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349ccea33accc705595624c2d334fbcb" id="r_ga349ccea33accc705595624c2d334fbcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</a></td></tr>
<tr class="separator:ga349ccea33accc705595624c2d334fbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083417245e1aa40e84a2b12433a15a6b" id="r_ga083417245e1aa40e84a2b12433a15a6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</a></td></tr>
<tr class="separator:ga083417245e1aa40e84a2b12433a15a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be5d0f8af5d7d8ec04bde78ce18e10e" id="r_ga4be5d0f8af5d7d8ec04bde78ce18e10e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</a></td></tr>
<tr class="separator:ga4be5d0f8af5d7d8ec04bde78ce18e10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffe28a24f05446e55ba3d75bb6f4cd0" id="r_gaaffe28a24f05446e55ba3d75bb6f4cd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</a></td></tr>
<tr class="separator:gaaffe28a24f05446e55ba3d75bb6f4cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7450603163415ab4d4e4a7a767879eae" id="r_ga7450603163415ab4d4e4a7a767879eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</a></td></tr>
<tr class="separator:ga7450603163415ab4d4e4a7a767879eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5ed94cac1139165af161c008881805" id="r_ga5e5ed94cac1139165af161c008881805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</a></td></tr>
<tr class="separator:ga5e5ed94cac1139165af161c008881805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb88e444b678057db1b59272eebb1ad" id="r_ga3eb88e444b678057db1b59272eebb1ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__DCB.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</a></td></tr>
<tr class="separator:ga3eb88e444b678057db1b59272eebb1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff3ff0a32abe8ce8ae632c6e31d772" id="r_ga17ff3ff0a32abe8ce8ae632c6e31d772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>&#160;&#160;&#160;((<a class="el" href="structDCB__Type.html">DCB_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</a>         )</td></tr>
<tr class="memdesc:ga17ff3ff0a32abe8ce8ae632c6e31d772"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB configuration struct.  <br /></td></tr>
<tr class="separator:ga17ff3ff0a32abe8ce8ae632c6e31d772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979239bc18ab4729b5b4dbd0835adcde" id="r_ga979239bc18ab4729b5b4dbd0835adcde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</a>&#160;&#160;&#160;(0xE000EDF0UL)</td></tr>
<tr class="memdesc:ga979239bc18ab4729b5b4dbd0835adcde"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Base Address.  <br /></td></tr>
<tr class="separator:ga979239bc18ab4729b5b4dbd0835adcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2609a87c2b4b682e0684816dec6c0357" id="r_ga2609a87c2b4b682e0684816dec6c0357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</a>)</td></tr>
<tr class="memdesc:ga2609a87c2b4b682e0684816dec6c0357"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Internal Secure invasive debug enable Mask.  <br /></td></tr>
<tr class="separator:ga2609a87c2b4b682e0684816dec6c0357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386ba63b679bc5e972accb0267eb86de" id="r_ga386ba63b679bc5e972accb0267eb86de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga386ba63b679bc5e972accb0267eb86de"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Internal Secure invasive debug enable Position.  <br /></td></tr>
<tr class="separator:ga386ba63b679bc5e972accb0267eb86de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab862a4067f2c631f474b50a698e074" id="r_ga7ab862a4067f2c631f474b50a698e074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</a>)</td></tr>
<tr class="memdesc:ga7ab862a4067f2c631f474b50a698e074"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask.  <br /></td></tr>
<tr class="separator:ga7ab862a4067f2c631f474b50a698e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c03c86c57344062f1f8106b0e8e1e8" id="r_ga51c03c86c57344062f1f8106b0e8e1e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga51c03c86c57344062f1f8106b0e8e1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Authentication Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga51c03c86c57344062f1f8106b0e8e1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcbe4bf2324d93d6efab0b5cba75b90" id="r_gabfcbe4bf2324d93d6efab0b5cba75b90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</a>*/)</td></tr>
<tr class="memdesc:gabfcbe4bf2324d93d6efab0b5cba75b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Secure invasive debug enable select Mask.  <br /></td></tr>
<tr class="separator:gabfcbe4bf2324d93d6efab0b5cba75b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b05bcad4ffa8191ca83e88d7b47a44a" id="r_ga9b05bcad4ffa8191ca83e88d7b47a44a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9b05bcad4ffa8191ca83e88d7b47a44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Secure invasive debug enable select Position.  <br /></td></tr>
<tr class="separator:ga9b05bcad4ffa8191ca83e88d7b47a44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab577308afca3e40b996b56fa35806e8b" id="r_gab577308afca3e40b996b56fa35806e8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</a>)</td></tr>
<tr class="memdesc:gab577308afca3e40b996b56fa35806e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Secure non-invasive debug enable select Mask.  <br /></td></tr>
<tr class="separator:gab577308afca3e40b996b56fa35806e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d6f7e0f9df825bec9f1e0e2a49d577" id="r_ga35d6f7e0f9df825bec9f1e0e2a49d577"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga35d6f7e0f9df825bec9f1e0e2a49d577"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DAUTHCTRL: Secure non-invasive debug enable select Position.  <br /></td></tr>
<tr class="separator:ga35d6f7e0f9df825bec9f1e0e2a49d577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38285659cca4b33aff4fca807ef3d66b" id="r_ga38285659cca4b33aff4fca807ef3d66b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</a>*/)</td></tr>
<tr class="memdesc:ga38285659cca4b33aff4fca807ef3d66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DCRDR: Data temporary buffer Mask.  <br /></td></tr>
<tr class="separator:ga38285659cca4b33aff4fca807ef3d66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2c2d386aec0558206d57e4a1aa1362" id="r_ga9b2c2d386aec0558206d57e4a1aa1362"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9b2c2d386aec0558206d57e4a1aa1362"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Core Register Data Register Definitions.  <br /></td></tr>
<tr class="separator:ga9b2c2d386aec0558206d57e4a1aa1362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0026c4a1ee72085f05aff5a5c273d1c5" id="r_ga0026c4a1ee72085f05aff5a5c273d1c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</a>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</a>*/)</td></tr>
<tr class="memdesc:ga0026c4a1ee72085f05aff5a5c273d1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DCRSR: Register selector Mask.  <br /></td></tr>
<tr class="separator:ga0026c4a1ee72085f05aff5a5c273d1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cdb57f15bee9fcd6c177efa7b57e66" id="r_gaa5cdb57f15bee9fcd6c177efa7b57e66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa5cdb57f15bee9fcd6c177efa7b57e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DCRSR: Register selector Position.  <br /></td></tr>
<tr class="separator:gaa5cdb57f15bee9fcd6c177efa7b57e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43fd9c69a9788b4d46ad62d5ef4e618b" id="r_ga43fd9c69a9788b4d46ad62d5ef4e618b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</a>)</td></tr>
<tr class="memdesc:ga43fd9c69a9788b4d46ad62d5ef4e618b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DCRSR: Register write/not-read Mask.  <br /></td></tr>
<tr class="separator:ga43fd9c69a9788b4d46ad62d5ef4e618b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6c1d3f65e2c1e518f1428ff944066a" id="r_gacc6c1d3f65e2c1e518f1428ff944066a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gacc6c1d3f65e2c1e518f1428ff944066a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Core Register Selector Register Definitions.  <br /></td></tr>
<tr class="separator:gacc6c1d3f65e2c1e518f1428ff944066a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3eae3995e948693e91d81c0ea2ab750" id="r_gab3eae3995e948693e91d81c0ea2ab750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</a>)</td></tr>
<tr class="memdesc:gab3eae3995e948693e91d81c0ea2ab750"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor enable Mask.  <br /></td></tr>
<tr class="separator:gab3eae3995e948693e91d81c0ea2ab750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55673a5fd1d9834bee90fcef964ca97c" id="r_ga55673a5fd1d9834bee90fcef964ca97c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga55673a5fd1d9834bee90fcef964ca97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor enable Position.  <br /></td></tr>
<tr class="separator:ga55673a5fd1d9834bee90fcef964ca97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f386158a6a40a033fbc8bddc328e9" id="r_gae39f386158a6a40a033fbc8bddc328e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</a>)</td></tr>
<tr class="memdesc:gae39f386158a6a40a033fbc8bddc328e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor pend Mask.  <br /></td></tr>
<tr class="separator:gae39f386158a6a40a033fbc8bddc328e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e2400f93c321b4e6dbe3b377cbdd39" id="r_gad0e2400f93c321b4e6dbe3b377cbdd39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad0e2400f93c321b4e6dbe3b377cbdd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor pend Position.  <br /></td></tr>
<tr class="separator:gad0e2400f93c321b4e6dbe3b377cbdd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6282d943f9b6c7b730df8f7199af8959" id="r_ga6282d943f9b6c7b730df8f7199af8959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</a>)</td></tr>
<tr class="memdesc:ga6282d943f9b6c7b730df8f7199af8959"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor request Mask.  <br /></td></tr>
<tr class="separator:ga6282d943f9b6c7b730df8f7199af8959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e660d739448bc65a9e1c62d6b5873a4" id="r_ga8e660d739448bc65a9e1c62d6b5873a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</a>&#160;&#160;&#160;19<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga8e660d739448bc65a9e1c62d6b5873a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor request Position.  <br /></td></tr>
<tr class="separator:ga8e660d739448bc65a9e1c62d6b5873a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290340c4ac4538ec66a496b2cab125a7" id="r_ga290340c4ac4538ec66a496b2cab125a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</a>)</td></tr>
<tr class="memdesc:ga290340c4ac4538ec66a496b2cab125a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor step Mask.  <br /></td></tr>
<tr class="separator:ga290340c4ac4538ec66a496b2cab125a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ad542a683cd0b63016b8bc02705319" id="r_ga51ad542a683cd0b63016b8bc02705319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</a>&#160;&#160;&#160;18<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga51ad542a683cd0b63016b8bc02705319"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor step Position.  <br /></td></tr>
<tr class="separator:ga51ad542a683cd0b63016b8bc02705319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207e739d92d13600eceecf67d516ae9a" id="r_ga207e739d92d13600eceecf67d516ae9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</a>)</td></tr>
<tr class="memdesc:ga207e739d92d13600eceecf67d516ae9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor pend req key Mask.  <br /></td></tr>
<tr class="separator:ga207e739d92d13600eceecf67d516ae9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143b25dcc690ed40e573e9c117f8360b" id="r_ga143b25dcc690ed40e573e9c117f8360b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</a>&#160;&#160;&#160;23<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga143b25dcc690ed40e573e9c117f8360b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Monitor pend req key Position.  <br /></td></tr>
<tr class="separator:ga143b25dcc690ed40e573e9c117f8360b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b3a8ead9752e9782fbf6f34cf0933e" id="r_gad6b3a8ead9752e9782fbf6f34cf0933e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</a>)</td></tr>
<tr class="memdesc:gad6b3a8ead9752e9782fbf6f34cf0933e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Secure DebugMonitor enable Mask.  <br /></td></tr>
<tr class="separator:gad6b3a8ead9752e9782fbf6f34cf0933e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ed1d5f82b7f24f5d18340249aae966" id="r_gad9ed1d5f82b7f24f5d18340249aae966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:gad9ed1d5f82b7f24f5d18340249aae966"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Secure DebugMonitor enable Position.  <br /></td></tr>
<tr class="separator:gad9ed1d5f82b7f24f5d18340249aae966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff361a49d1839b75c80edf3660763f5" id="r_gadff361a49d1839b75c80edf3660763f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</a>)</td></tr>
<tr class="memdesc:gadff361a49d1839b75c80edf3660763f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Trace enable Mask.  <br /></td></tr>
<tr class="separator:gadff361a49d1839b75c80edf3660763f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6c3a676479dd1d891617d01dbcd0a1" id="r_ga1e6c3a676479dd1d891617d01dbcd0a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga1e6c3a676479dd1d891617d01dbcd0a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Exception and Monitor Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga1e6c3a676479dd1d891617d01dbcd0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd7f2e3e9ac3f8d4e6e04c35ee86927" id="r_ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</a>)</td></tr>
<tr class="memdesc:ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Unprivileged monitor enable Mask.  <br /></td></tr>
<tr class="separator:ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55bb49f907a4055c6a9d290f47d9c5c" id="r_gae55bb49f907a4055c6a9d290f47d9c5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</a>&#160;&#160;&#160;21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae55bb49f907a4055c6a9d290f47d9c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Unprivileged monitor enable Position.  <br /></td></tr>
<tr class="separator:gae55bb49f907a4055c6a9d290f47d9c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab397c1ce598ffce2a23ac20cd471f7c8" id="r_gab397c1ce598ffce2a23ac20cd471f7c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</a>)</td></tr>
<tr class="memdesc:gab397c1ce598ffce2a23ac20cd471f7c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch BusFault errors Mask.  <br /></td></tr>
<tr class="separator:gab397c1ce598ffce2a23ac20cd471f7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd141abf5fa82a9760182643c2a721eb" id="r_gacd141abf5fa82a9760182643c2a721eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gacd141abf5fa82a9760182643c2a721eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch BusFault errors Position.  <br /></td></tr>
<tr class="separator:gacd141abf5fa82a9760182643c2a721eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf278895480ced80e9438b5030ad92642" id="r_gaf278895480ced80e9438b5030ad92642"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</a>)</td></tr>
<tr class="memdesc:gaf278895480ced80e9438b5030ad92642"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch check errors Mask.  <br /></td></tr>
<tr class="separator:gaf278895480ced80e9438b5030ad92642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f776e6339bf13f97467bb1d204f65" id="r_gacc8f776e6339bf13f97467bb1d204f65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</a>&#160;&#160;&#160;6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gacc8f776e6339bf13f97467bb1d204f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch check errors Position.  <br /></td></tr>
<tr class="separator:gacc8f776e6339bf13f97467bb1d204f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ada18b4471e9e257e2bcd11615d3c6" id="r_ga63ada18b4471e9e257e2bcd11615d3c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</a>*/)</td></tr>
<tr class="memdesc:ga63ada18b4471e9e257e2bcd11615d3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch Core reset Mask.  <br /></td></tr>
<tr class="separator:ga63ada18b4471e9e257e2bcd11615d3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90828dda3a83cfb419981f46983518af" id="r_ga90828dda3a83cfb419981f46983518af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga90828dda3a83cfb419981f46983518af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch Core reset Position.  <br /></td></tr>
<tr class="separator:ga90828dda3a83cfb419981f46983518af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c8b7b28e49b8203d26a37721988a81" id="r_ga71c8b7b28e49b8203d26a37721988a81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</a>)</td></tr>
<tr class="memdesc:ga71c8b7b28e49b8203d26a37721988a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch HardFault errors Mask.  <br /></td></tr>
<tr class="separator:ga71c8b7b28e49b8203d26a37721988a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4f8067ee40546c4e64494d04e4bee8" id="r_ga0d4f8067ee40546c4e64494d04e4bee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga0d4f8067ee40546c4e64494d04e4bee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch HardFault errors Position.  <br /></td></tr>
<tr class="separator:ga0d4f8067ee40546c4e64494d04e4bee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca63bbc80211bc240d6c6455ad011e6" id="r_ga7ca63bbc80211bc240d6c6455ad011e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</a>)</td></tr>
<tr class="memdesc:ga7ca63bbc80211bc240d6c6455ad011e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch interrupt errors Mask.  <br /></td></tr>
<tr class="separator:ga7ca63bbc80211bc240d6c6455ad011e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc3c80c266faf134a1b92a40b04d8eb" id="r_ga7cc3c80c266faf134a1b92a40b04d8eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</a>&#160;&#160;&#160;9<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7cc3c80c266faf134a1b92a40b04d8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch interrupt errors Position.  <br /></td></tr>
<tr class="separator:ga7cc3c80c266faf134a1b92a40b04d8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fef5fc3e84ef6acc0c087f5fa780b7b" id="r_ga1fef5fc3e84ef6acc0c087f5fa780b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</a>)</td></tr>
<tr class="memdesc:ga1fef5fc3e84ef6acc0c087f5fa780b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch MemManage errors Mask.  <br /></td></tr>
<tr class="separator:ga1fef5fc3e84ef6acc0c087f5fa780b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45fd3e9d92c970a12916ffa52b304c4" id="r_gaa45fd3e9d92c970a12916ffa52b304c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa45fd3e9d92c970a12916ffa52b304c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch MemManage errors Position.  <br /></td></tr>
<tr class="separator:gaa45fd3e9d92c970a12916ffa52b304c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f83c2b639968b088a92c6811f00f08" id="r_ga09f83c2b639968b088a92c6811f00f08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</a>)</td></tr>
<tr class="memdesc:ga09f83c2b639968b088a92c6811f00f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch NOCP errors Mask.  <br /></td></tr>
<tr class="separator:ga09f83c2b639968b088a92c6811f00f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc92767c451c58cb6df7967bd6b31b5" id="r_ga8dc92767c451c58cb6df7967bd6b31b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga8dc92767c451c58cb6df7967bd6b31b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch NOCP errors Position.  <br /></td></tr>
<tr class="separator:ga8dc92767c451c58cb6df7967bd6b31b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ceaf093968c116b30e910488c56713" id="r_ga56ceaf093968c116b30e910488c56713"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</a>)</td></tr>
<tr class="memdesc:ga56ceaf093968c116b30e910488c56713"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch SecureFault Mask.  <br /></td></tr>
<tr class="separator:ga56ceaf093968c116b30e910488c56713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f81abbc3d7a509a6538947edb670da2" id="r_ga3f81abbc3d7a509a6538947edb670da2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</a>&#160;&#160;&#160;11<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3f81abbc3d7a509a6538947edb670da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch SecureFault Position.  <br /></td></tr>
<tr class="separator:ga3f81abbc3d7a509a6538947edb670da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636ccd0ff5dd449f1a318f7136dc693b" id="r_ga636ccd0ff5dd449f1a318f7136dc693b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</a>)</td></tr>
<tr class="memdesc:ga636ccd0ff5dd449f1a318f7136dc693b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch state errors Mask.  <br /></td></tr>
<tr class="separator:ga636ccd0ff5dd449f1a318f7136dc693b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b60664ade333a467195c240ceb2f59b" id="r_ga0b60664ade333a467195c240ceb2f59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</a>&#160;&#160;&#160;7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga0b60664ade333a467195c240ceb2f59b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DEMCR: Vector Catch state errors Position.  <br /></td></tr>
<tr class="separator:ga0b60664ade333a467195c240ceb2f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3d1d7747fca2bda398861ea9fbcedc" id="r_ga3b3d1d7747fca2bda398861ea9fbcedc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</a>*/)</td></tr>
<tr class="memdesc:ga3b3d1d7747fca2bda398861ea9fbcedc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Debug enable control Mask.  <br /></td></tr>
<tr class="separator:ga3b3d1d7747fca2bda398861ea9fbcedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf778dc2d4bef1c5ebc20c514fe3bd7fd" id="r_gaf778dc2d4bef1c5ebc20c514fe3bd7fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaf778dc2d4bef1c5ebc20c514fe3bd7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Debug enable control Position.  <br /></td></tr>
<tr class="separator:gaf778dc2d4bef1c5ebc20c514fe3bd7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e33bd97d480af3a24b3c34d6bd77f13" id="r_ga1e33bd97d480af3a24b3c34d6bd77f13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</a>)</td></tr>
<tr class="memdesc:ga1e33bd97d480af3a24b3c34d6bd77f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Halt control Mask.  <br /></td></tr>
<tr class="separator:ga1e33bd97d480af3a24b3c34d6bd77f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8715aba59d08a28d58763c1845007e37" id="r_ga8715aba59d08a28d58763c1845007e37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga8715aba59d08a28d58763c1845007e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Halt control Position.  <br /></td></tr>
<tr class="separator:ga8715aba59d08a28d58763c1845007e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16f27417e246d0e1ebf11b405a5e521" id="r_gab16f27417e246d0e1ebf11b405a5e521"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</a>)</td></tr>
<tr class="memdesc:gab16f27417e246d0e1ebf11b405a5e521"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Mask interrupts control Mask.  <br /></td></tr>
<tr class="separator:gab16f27417e246d0e1ebf11b405a5e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79eee7530dee856083bed16fb5196b79" id="r_ga79eee7530dee856083bed16fb5196b79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga79eee7530dee856083bed16fb5196b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Mask interrupts control Position.  <br /></td></tr>
<tr class="separator:ga79eee7530dee856083bed16fb5196b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04296a033cfc6c85b2067a6fca74357" id="r_gad04296a033cfc6c85b2067a6fca74357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</a>)</td></tr>
<tr class="memdesc:gad04296a033cfc6c85b2067a6fca74357"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Snap stall control Mask.  <br /></td></tr>
<tr class="separator:gad04296a033cfc6c85b2067a6fca74357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad398d284d3fa76f3fabb3b8ad052b930" id="r_gad398d284d3fa76f3fabb3b8ad052b930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad398d284d3fa76f3fabb3b8ad052b930"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Snap stall control Position.  <br /></td></tr>
<tr class="separator:gad398d284d3fa76f3fabb3b8ad052b930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310c8c0a49e650999eaf012b7d88a72d" id="r_ga310c8c0a49e650999eaf012b7d88a72d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</a>)</td></tr>
<tr class="memdesc:ga310c8c0a49e650999eaf012b7d88a72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Step control Mask.  <br /></td></tr>
<tr class="separator:ga310c8c0a49e650999eaf012b7d88a72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624e7715c52c7c1a61142ae8671119bb" id="r_ga624e7715c52c7c1a61142ae8671119bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga624e7715c52c7c1a61142ae8671119bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Step control Position.  <br /></td></tr>
<tr class="separator:ga624e7715c52c7c1a61142ae8671119bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09798457faaaf37a65df1435a66b166" id="r_gaf09798457faaaf37a65df1435a66b166"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</a>)</td></tr>
<tr class="memdesc:gaf09798457faaaf37a65df1435a66b166"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Debug key Mask.  <br /></td></tr>
<tr class="separator:gaf09798457faaaf37a65df1435a66b166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b3737946b54102c34dcea6c78405f2" id="r_ga12b3737946b54102c34dcea6c78405f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga12b3737946b54102c34dcea6c78405f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Halting Control and Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga12b3737946b54102c34dcea6c78405f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde3d82fba9bf12538370f862c5cd01e" id="r_gafde3d82fba9bf12538370f862c5cd01e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</a>)</td></tr>
<tr class="memdesc:gafde3d82fba9bf12538370f862c5cd01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Halted status Mask.  <br /></td></tr>
<tr class="separator:gafde3d82fba9bf12538370f862c5cd01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3213e4a2e71ce4250d5dd6282ce76da" id="r_gae3213e4a2e71ce4250d5dd6282ce76da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae3213e4a2e71ce4250d5dd6282ce76da"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Halted status Position.  <br /></td></tr>
<tr class="separator:gae3213e4a2e71ce4250d5dd6282ce76da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ee618d96d0528f765f557045bc7858" id="r_ga34ee618d96d0528f765f557045bc7858"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</a>)</td></tr>
<tr class="memdesc:ga34ee618d96d0528f765f557045bc7858"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Lockup status Mask.  <br /></td></tr>
<tr class="separator:ga34ee618d96d0528f765f557045bc7858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad849410b8f8532d42a0c98c7a8a8a5" id="r_ga9ad849410b8f8532d42a0c98c7a8a8a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</a>&#160;&#160;&#160;19<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9ad849410b8f8532d42a0c98c7a8a8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Lockup status Position.  <br /></td></tr>
<tr class="separator:ga9ad849410b8f8532d42a0c98c7a8a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb6f604c62b90564a0bc065feab9bba" id="r_ga9fb6f604c62b90564a0bc065feab9bba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</a>)</td></tr>
<tr class="memdesc:ga9fb6f604c62b90564a0bc065feab9bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Register ready status Mask.  <br /></td></tr>
<tr class="separator:ga9fb6f604c62b90564a0bc065feab9bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad962e2f5f279ad8b066587b0647a2bb7" id="r_gad962e2f5f279ad8b066587b0647a2bb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad962e2f5f279ad8b066587b0647a2bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Register ready status Position.  <br /></td></tr>
<tr class="separator:gad962e2f5f279ad8b066587b0647a2bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731dddf478a4f3b42d00b0b871c2e70" id="r_ga8731dddf478a4f3b42d00b0b871c2e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</a>)</td></tr>
<tr class="memdesc:ga8731dddf478a4f3b42d00b0b871c2e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Reset sticky status Mask.  <br /></td></tr>
<tr class="separator:ga8731dddf478a4f3b42d00b0b871c2e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e54f0a3444ef957469404953ac6557" id="r_gad1e54f0a3444ef957469404953ac6557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</a>&#160;&#160;&#160;25<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad1e54f0a3444ef957469404953ac6557"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Reset sticky status Position.  <br /></td></tr>
<tr class="separator:gad1e54f0a3444ef957469404953ac6557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2b9c3bb98114ae95991d4e244a7401" id="r_ga9e2b9c3bb98114ae95991d4e244a7401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</a>)</td></tr>
<tr class="memdesc:ga9e2b9c3bb98114ae95991d4e244a7401"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Restart sticky status Mask.  <br /></td></tr>
<tr class="separator:ga9e2b9c3bb98114ae95991d4e244a7401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25c1624991baf865cb10afae7db57c1" id="r_gad25c1624991baf865cb10afae7db57c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad25c1624991baf865cb10afae7db57c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Restart sticky status Position.  <br /></td></tr>
<tr class="separator:gad25c1624991baf865cb10afae7db57c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88912cf67a8ecfc8555ada187d828ba6" id="r_ga88912cf67a8ecfc8555ada187d828ba6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</a>)</td></tr>
<tr class="memdesc:ga88912cf67a8ecfc8555ada187d828ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Retire sticky status Mask.  <br /></td></tr>
<tr class="separator:ga88912cf67a8ecfc8555ada187d828ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76553119c9c6a14246701ad053ee2eca" id="r_ga76553119c9c6a14246701ad053ee2eca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga76553119c9c6a14246701ad053ee2eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Retire sticky status Position.  <br /></td></tr>
<tr class="separator:ga76553119c9c6a14246701ad053ee2eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b58ace49a1e4b14ea93d09c34ad33e" id="r_ga79b58ace49a1e4b14ea93d09c34ad33e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</a>)</td></tr>
<tr class="memdesc:ga79b58ace49a1e4b14ea93d09c34ad33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Secure debug enabled Mask.  <br /></td></tr>
<tr class="separator:ga79b58ace49a1e4b14ea93d09c34ad33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da4456644744f1395cc6a53a27b39db" id="r_ga6da4456644744f1395cc6a53a27b39db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga6da4456644744f1395cc6a53a27b39db"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Secure debug enabled Position.  <br /></td></tr>
<tr class="separator:ga6da4456644744f1395cc6a53a27b39db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfe8bbcf7240126780a631da3e8d4f1" id="r_gafbfe8bbcf7240126780a631da3e8d4f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</a>)</td></tr>
<tr class="memdesc:gafbfe8bbcf7240126780a631da3e8d4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Sleeping status Mask.  <br /></td></tr>
<tr class="separator:gafbfe8bbcf7240126780a631da3e8d4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d9aff46b98a76bcc8af40b54e44acc" id="r_ga08d9aff46b98a76bcc8af40b54e44acc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</a>&#160;&#160;&#160;18<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga08d9aff46b98a76bcc8af40b54e44acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DHCSR: Sleeping status Position.  <br /></td></tr>
<tr class="separator:ga08d9aff46b98a76bcc8af40b54e44acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636488a90fb3aad5b8019c779f2971d0" id="r_ga636488a90fb3aad5b8019c779f2971d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</a>)</td></tr>
<tr class="memdesc:ga636488a90fb3aad5b8019c779f2971d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Current domain Secure Mask.  <br /></td></tr>
<tr class="separator:ga636488a90fb3aad5b8019c779f2971d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfa3500fe3d3b9a00475ea1b03b4208" id="r_ga1bfa3500fe3d3b9a00475ea1b03b4208"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga1bfa3500fe3d3b9a00475ea1b03b4208"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Current domain Secure Position.  <br /></td></tr>
<tr class="separator:ga1bfa3500fe3d3b9a00475ea1b03b4208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae99c1a6965e103bc3970de7b8e636ec" id="r_gaae99c1a6965e103bc3970de7b8e636ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</a>)</td></tr>
<tr class="memdesc:gaae99c1a6965e103bc3970de7b8e636ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: CDS write-enable key Mask.  <br /></td></tr>
<tr class="separator:gaae99c1a6965e103bc3970de7b8e636ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83880a712da05a4ab21b3a37f0e7a57" id="r_gac83880a712da05a4ab21b3a37f0e7a57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac83880a712da05a4ab21b3a37f0e7a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Debug Security Control and Status Register Definitions.  <br /></td></tr>
<tr class="separator:gac83880a712da05a4ab21b3a37f0e7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658bf1a8c8f23b6e8fc66d7083ee7e73" id="r_ga658bf1a8c8f23b6e8fc66d7083ee7e73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</a>)</td></tr>
<tr class="memdesc:ga658bf1a8c8f23b6e8fc66d7083ee7e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Secure banked register select Mask.  <br /></td></tr>
<tr class="separator:ga658bf1a8c8f23b6e8fc66d7083ee7e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e2fe7079ed5c7d1fb5f21e2d9da07" id="r_gaa41e2fe7079ed5c7d1fb5f21e2d9da07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa41e2fe7079ed5c7d1fb5f21e2d9da07"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Secure banked register select Position.  <br /></td></tr>
<tr class="separator:gaa41e2fe7079ed5c7d1fb5f21e2d9da07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7189a0400b7ab4cf295efaa6c52a0426" id="r_ga7189a0400b7ab4cf295efaa6c52a0426"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DCB.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</a>*/)</td></tr>
<tr class="memdesc:ga7189a0400b7ab4cf295efaa6c52a0426"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Secure banked register select enable Mask.  <br /></td></tr>
<tr class="separator:ga7189a0400b7ab4cf295efaa6c52a0426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4b8bef5d9a60eaf9c85f552c1d8ee8" id="r_gacd4b8bef5d9a60eaf9c85f552c1d8ee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DCB.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gacd4b8bef5d9a60eaf9c85f552c1d8ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB DSCSR: Secure banked register select enable Position.  <br /></td></tr>
<tr class="separator:gacd4b8bef5d9a60eaf9c85f552c1d8ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c941317584778c1830125de083c23e" id="r_gaf5c941317584778c1830125de083c23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__DCBFunctions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:gaf5c941317584778c1830125de083c23e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Debug Authentication Control Register.  <br /></td></tr>
<tr class="separator:gaf5c941317584778c1830125de083c23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8684eef21a32a624112814027635796b" id="r_ga8684eef21a32a624112814027635796b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__DCBFunctions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> value)</td></tr>
<tr class="memdesc:ga8684eef21a32a624112814027635796b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Debug Authentication Control Register.  <br /></td></tr>
<tr class="separator:ga8684eef21a32a624112814027635796b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab10845ca61f0a991c300da5c5b56792" id="r_gaab10845ca61f0a991c300da5c5b56792"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>&#160;&#160;&#160;((<a class="el" href="structDIB__Type.html">DIB_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</a>         )</td></tr>
<tr class="memdesc:gaab10845ca61f0a991c300da5c5b56792"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB configuration struct.  <br /></td></tr>
<tr class="separator:gaab10845ca61f0a991c300da5c5b56792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858489bf7e778df2b32664813ed7f2b" id="r_ga4858489bf7e778df2b32664813ed7f2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</a>&#160;&#160;&#160;(0xE000EFB0UL)</td></tr>
<tr class="memdesc:ga4858489bf7e778df2b32664813ed7f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB Base Address.  <br /></td></tr>
<tr class="separator:ga4858489bf7e778df2b32664813ed7f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d700c868ebc39868caca789101053" id="r_ga584d700c868ebc39868caca789101053"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga584d700c868ebc39868caca789101053">DIB_DAUTHSTATUS_NSID_Msk</a>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gad496c716a7bbe92edb0f7cae5bf7212d">DIB_DAUTHSTATUS_NSID_Pos</a>*/)</td></tr>
<tr class="memdesc:ga584d700c868ebc39868caca789101053"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Non-secure Invasive Debug Mask.  <br /></td></tr>
<tr class="separator:ga584d700c868ebc39868caca789101053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad496c716a7bbe92edb0f7cae5bf7212d" id="r_gad496c716a7bbe92edb0f7cae5bf7212d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gad496c716a7bbe92edb0f7cae5bf7212d">DIB_DAUTHSTATUS_NSID_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gad496c716a7bbe92edb0f7cae5bf7212d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Non-secure Invasive Debug Position.  <br /></td></tr>
<tr class="separator:gad496c716a7bbe92edb0f7cae5bf7212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a15194c34fbf1175fb1e9aed9af7247" id="r_ga1a15194c34fbf1175fb1e9aed9af7247"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga1a15194c34fbf1175fb1e9aed9af7247">DIB_DAUTHSTATUS_NSNID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gae0e98beadde2cccb305af7f0dcc155ac">DIB_DAUTHSTATUS_NSNID_Pos</a> )</td></tr>
<tr class="memdesc:ga1a15194c34fbf1175fb1e9aed9af7247"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask.  <br /></td></tr>
<tr class="separator:ga1a15194c34fbf1175fb1e9aed9af7247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e98beadde2cccb305af7f0dcc155ac" id="r_gae0e98beadde2cccb305af7f0dcc155ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gae0e98beadde2cccb305af7f0dcc155ac">DIB_DAUTHSTATUS_NSNID_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae0e98beadde2cccb305af7f0dcc155ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position.  <br /></td></tr>
<tr class="separator:gae0e98beadde2cccb305af7f0dcc155ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe5fa917c14ef84db4e7027e0571890" id="r_ga8fe5fa917c14ef84db4e7027e0571890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga8fe5fa917c14ef84db4e7027e0571890">DIB_DAUTHSTATUS_SID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63">DIB_DAUTHSTATUS_SID_Pos</a> )</td></tr>
<tr class="memdesc:ga8fe5fa917c14ef84db4e7027e0571890"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Secure Invasive Debug Mask.  <br /></td></tr>
<tr class="separator:ga8fe5fa917c14ef84db4e7027e0571890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ded3f3d6c5cfa27a13aa1c1d8e4a63" id="r_ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63">DIB_DAUTHSTATUS_SID_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Secure Invasive Debug Position.  <br /></td></tr>
<tr class="separator:ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac908fb14ab6d8e26c9c31749f6686c64" id="r_gac908fb14ab6d8e26c9c31749f6686c64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gac908fb14ab6d8e26c9c31749f6686c64">DIB_DAUTHSTATUS_SNID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga880f44c94c670cf40d6b3bfe8df1a1f6">DIB_DAUTHSTATUS_SNID_Pos</a> )</td></tr>
<tr class="memdesc:gac908fb14ab6d8e26c9c31749f6686c64"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DAUTHSTATUS: Secure Non-invasive Debug Mask.  <br /></td></tr>
<tr class="separator:gac908fb14ab6d8e26c9c31749f6686c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880f44c94c670cf40d6b3bfe8df1a1f6" id="r_ga880f44c94c670cf40d6b3bfe8df1a1f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga880f44c94c670cf40d6b3bfe8df1a1f6">DIB_DAUTHSTATUS_SNID_Pos</a>&#160;&#160;&#160;6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga880f44c94c670cf40d6b3bfe8df1a1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB Debug Authentication Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga880f44c94c670cf40d6b3bfe8df1a1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d7d875fc1d66cd93a1cf746ff320ae" id="r_gaf0d7d875fc1d66cd93a1cf746ff320ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gaf0d7d875fc1d66cd93a1cf746ff320ae">DIB_DDEVARCH_ARCHITECT_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gab448ca03dc0f7a619ea434f6626ecdf9">DIB_DDEVARCH_ARCHITECT_Pos</a> )</td></tr>
<tr class="memdesc:gaf0d7d875fc1d66cd93a1cf746ff320ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Architect Mask.  <br /></td></tr>
<tr class="separator:gaf0d7d875fc1d66cd93a1cf746ff320ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab448ca03dc0f7a619ea434f6626ecdf9" id="r_gab448ca03dc0f7a619ea434f6626ecdf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gab448ca03dc0f7a619ea434f6626ecdf9">DIB_DDEVARCH_ARCHITECT_Pos</a>&#160;&#160;&#160;21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab448ca03dc0f7a619ea434f6626ecdf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB SCS Device Architecture Register Definitions.  <br /></td></tr>
<tr class="separator:gab448ca03dc0f7a619ea434f6626ecdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78c6e408203da144f9615941b74dea" id="r_ga5c78c6e408203da144f9615941b74dea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga5c78c6e408203da144f9615941b74dea">DIB_DDEVARCH_ARCHPART_Msk</a>&#160;&#160;&#160;(0xFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gaace3b54b816dcf28ad07c129320daf51">DIB_DDEVARCH_ARCHPART_Pos</a>*/)</td></tr>
<tr class="memdesc:ga5c78c6e408203da144f9615941b74dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Architecture Part Mask.  <br /></td></tr>
<tr class="separator:ga5c78c6e408203da144f9615941b74dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace3b54b816dcf28ad07c129320daf51" id="r_gaace3b54b816dcf28ad07c129320daf51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gaace3b54b816dcf28ad07c129320daf51">DIB_DDEVARCH_ARCHPART_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaace3b54b816dcf28ad07c129320daf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Architecture Part Position.  <br /></td></tr>
<tr class="separator:gaace3b54b816dcf28ad07c129320daf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc52d7f88de4470f5c86a6df2236bbf0" id="r_gabc52d7f88de4470f5c86a6df2236bbf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gabc52d7f88de4470f5c86a6df2236bbf0">DIB_DDEVARCH_ARCHVER_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga6d68156ccbab1a82645f9daab08b2d1d">DIB_DDEVARCH_ARCHVER_Pos</a> )</td></tr>
<tr class="memdesc:gabc52d7f88de4470f5c86a6df2236bbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Architecture Version Mask.  <br /></td></tr>
<tr class="separator:gabc52d7f88de4470f5c86a6df2236bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d68156ccbab1a82645f9daab08b2d1d" id="r_ga6d68156ccbab1a82645f9daab08b2d1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga6d68156ccbab1a82645f9daab08b2d1d">DIB_DDEVARCH_ARCHVER_Pos</a>&#160;&#160;&#160;12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga6d68156ccbab1a82645f9daab08b2d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Architecture Version Position.  <br /></td></tr>
<tr class="separator:ga6d68156ccbab1a82645f9daab08b2d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7535f92c04589baca2478a590dadb9c" id="r_gae7535f92c04589baca2478a590dadb9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gae7535f92c04589baca2478a590dadb9c">DIB_DDEVARCH_PRESENT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga9661bb5a91435714e7d64eb0ec0dd6e1">DIB_DDEVARCH_PRESENT_Pos</a> )</td></tr>
<tr class="memdesc:gae7535f92c04589baca2478a590dadb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: DEVARCH Present Mask.  <br /></td></tr>
<tr class="separator:gae7535f92c04589baca2478a590dadb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9661bb5a91435714e7d64eb0ec0dd6e1" id="r_ga9661bb5a91435714e7d64eb0ec0dd6e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga9661bb5a91435714e7d64eb0ec0dd6e1">DIB_DDEVARCH_PRESENT_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga9661bb5a91435714e7d64eb0ec0dd6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: DEVARCH Present Position.  <br /></td></tr>
<tr class="separator:ga9661bb5a91435714e7d64eb0ec0dd6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbc875b0a66b416156bfcbf740e45dd" id="r_gafcbc875b0a66b416156bfcbf740e45dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gafcbc875b0a66b416156bfcbf740e45dd">DIB_DDEVARCH_REVISION_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gace94e17d744b66442d694538037f68f6">DIB_DDEVARCH_REVISION_Pos</a> )</td></tr>
<tr class="memdesc:gafcbc875b0a66b416156bfcbf740e45dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Revision Mask.  <br /></td></tr>
<tr class="separator:gafcbc875b0a66b416156bfcbf740e45dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace94e17d744b66442d694538037f68f6" id="r_gace94e17d744b66442d694538037f68f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gace94e17d744b66442d694538037f68f6">DIB_DDEVARCH_REVISION_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gace94e17d744b66442d694538037f68f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVARCH: Revision Position.  <br /></td></tr>
<tr class="separator:gace94e17d744b66442d694538037f68f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c123bd61630bb972f4cbd83bcfcc88" id="r_ga93c123bd61630bb972f4cbd83bcfcc88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga93c123bd61630bb972f4cbd83bcfcc88">DIB_DDEVTYPE_MAJOR_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga6f06deefd7677809c7397a2f6fc3cb01">DIB_DDEVTYPE_MAJOR_Pos</a>*/)</td></tr>
<tr class="memdesc:ga93c123bd61630bb972f4cbd83bcfcc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVTYPE: Major type Mask.  <br /></td></tr>
<tr class="separator:ga93c123bd61630bb972f4cbd83bcfcc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f06deefd7677809c7397a2f6fc3cb01" id="r_ga6f06deefd7677809c7397a2f6fc3cb01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga6f06deefd7677809c7397a2f6fc3cb01">DIB_DDEVTYPE_MAJOR_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga6f06deefd7677809c7397a2f6fc3cb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVTYPE: Major type Position.  <br /></td></tr>
<tr class="separator:ga6f06deefd7677809c7397a2f6fc3cb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1ec26a4463fec04670e54b6e3f1699" id="r_gadf1ec26a4463fec04670e54b6e3f1699"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gadf1ec26a4463fec04670e54b6e3f1699">DIB_DDEVTYPE_SUB_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga826e455b366742bb77a918400eb8fe52">DIB_DDEVTYPE_SUB_Pos</a> )</td></tr>
<tr class="memdesc:gadf1ec26a4463fec04670e54b6e3f1699"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DDEVTYPE: Sub-type Mask.  <br /></td></tr>
<tr class="separator:gadf1ec26a4463fec04670e54b6e3f1699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e455b366742bb77a918400eb8fe52" id="r_ga826e455b366742bb77a918400eb8fe52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga826e455b366742bb77a918400eb8fe52">DIB_DDEVTYPE_SUB_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga826e455b366742bb77a918400eb8fe52"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB SCS Device Type Register Definitions.  <br /></td></tr>
<tr class="separator:ga826e455b366742bb77a918400eb8fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5342ea35b7425ab234af3581effaed6" id="r_gae5342ea35b7425ab234af3581effaed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gae5342ea35b7425ab234af3581effaed6">DIB_DLAR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga127afaadba5b459c931afff57ac907c1">DIB_DLAR_KEY_Pos</a> */)</td></tr>
<tr class="memdesc:gae5342ea35b7425ab234af3581effaed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLAR: KEY Mask.  <br /></td></tr>
<tr class="separator:gae5342ea35b7425ab234af3581effaed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127afaadba5b459c931afff57ac907c1" id="r_ga127afaadba5b459c931afff57ac907c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga127afaadba5b459c931afff57ac907c1">DIB_DLAR_KEY_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga127afaadba5b459c931afff57ac907c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB SCS Software Lock Access Register Definitions.  <br /></td></tr>
<tr class="separator:ga127afaadba5b459c931afff57ac907c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4faf7f40b381c9ae0e3c9573519cd5" id="r_ga4f4faf7f40b381c9ae0e3c9573519cd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga4f4faf7f40b381c9ae0e3c9573519cd5">DIB_DLSR_nTT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga54f28afe083f0687ffe90b018dd9e4f9">DIB_DLSR_nTT_Pos</a> )</td></tr>
<tr class="memdesc:ga4f4faf7f40b381c9ae0e3c9573519cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLSR: Not thirty-two bit Mask.  <br /></td></tr>
<tr class="separator:ga4f4faf7f40b381c9ae0e3c9573519cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f28afe083f0687ffe90b018dd9e4f9" id="r_ga54f28afe083f0687ffe90b018dd9e4f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga54f28afe083f0687ffe90b018dd9e4f9">DIB_DLSR_nTT_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga54f28afe083f0687ffe90b018dd9e4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB SCS Software Lock Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga54f28afe083f0687ffe90b018dd9e4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a06f3f445bab2950439328b45b4bf3" id="r_ga49a06f3f445bab2950439328b45b4bf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga49a06f3f445bab2950439328b45b4bf3">DIB_DLSR_SLI_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DIB.html#gac3617f13ba9a7d79562cb22ec4c118eb">DIB_DLSR_SLI_Pos</a>*/)</td></tr>
<tr class="memdesc:ga49a06f3f445bab2950439328b45b4bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLSR: Software Lock implemented Mask.  <br /></td></tr>
<tr class="separator:ga49a06f3f445bab2950439328b45b4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3617f13ba9a7d79562cb22ec4c118eb" id="r_gac3617f13ba9a7d79562cb22ec4c118eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#gac3617f13ba9a7d79562cb22ec4c118eb">DIB_DLSR_SLI_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gac3617f13ba9a7d79562cb22ec4c118eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLSR: Software Lock implemented Position.  <br /></td></tr>
<tr class="separator:gac3617f13ba9a7d79562cb22ec4c118eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c97eb2514d21bc12690510893c7ecde" id="r_ga6c97eb2514d21bc12690510893c7ecde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga6c97eb2514d21bc12690510893c7ecde">DIB_DLSR_SLK_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DIB.html#ga82827e80a616135324a2559da6c679ed">DIB_DLSR_SLK_Pos</a> )</td></tr>
<tr class="memdesc:ga6c97eb2514d21bc12690510893c7ecde"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLSR: Software Lock status Mask.  <br /></td></tr>
<tr class="separator:ga6c97eb2514d21bc12690510893c7ecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82827e80a616135324a2559da6c679ed" id="r_ga82827e80a616135324a2559da6c679ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DIB.html#ga82827e80a616135324a2559da6c679ed">DIB_DLSR_SLK_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga82827e80a616135324a2559da6c679ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIB DLSR: Software Lock status Position.  <br /></td></tr>
<tr class="separator:ga82827e80a616135324a2559da6c679ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170e6e52a7681cb223727c524975b5c6" id="r_ga170e6e52a7681cb223727c524975b5c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__DIBFunctions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga170e6e52a7681cb223727c524975b5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Debug Authentication Status Register.  <br /></td></tr>
<tr class="separator:ga170e6e52a7681cb223727c524975b5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe5a060185e1d5afa3f85b14e10a6ce" id="r_gabbe5a060185e1d5afa3f85b14e10a6ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</a>&#160;&#160;&#160;((<a class="el" href="structDWT__Type.html">DWT_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</a>         )</td></tr>
<tr class="memdesc:gabbe5a060185e1d5afa3f85b14e10a6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT configuration struct.  <br /></td></tr>
<tr class="separator:gabbe5a060185e1d5afa3f85b14e10a6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab534f961bf8935eb456cb7700dcd2" id="r_gafdab534f961bf8935eb456cb7700dcd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</a>&#160;&#160;&#160;(0xE0001000UL)</td></tr>
<tr class="memdesc:gafdab534f961bf8935eb456cb7700dcd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Base Address.  <br /></td></tr>
<tr class="separator:gafdab534f961bf8935eb456cb7700dcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f39e7bca3fa86a4dbf7b8f6adb7217" id="r_ga76f39e7bca3fa86a4dbf7b8f6adb7217"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">DWT_CPICNT_CPICNT_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">DWT_CPICNT_CPICNT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga76f39e7bca3fa86a4dbf7b8f6adb7217"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CPICNT: CPICNT Mask.  <br /></td></tr>
<tr class="separator:ga76f39e7bca3fa86a4dbf7b8f6adb7217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e9ad8f6a9e2344af8a3cf989bebe3d" id="r_ga80e9ad8f6a9e2344af8a3cf989bebe3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">DWT_CPICNT_CPICNT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga80e9ad8f6a9e2344af8a3cf989bebe3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CPI Count Register Definitions.  <br /></td></tr>
<tr class="separator:ga80e9ad8f6a9e2344af8a3cf989bebe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189089c30aade60b983df17ad2412f6f" id="r_ga189089c30aade60b983df17ad2412f6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f">DWT_CTRL_CPIEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">DWT_CTRL_CPIEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga189089c30aade60b983df17ad2412f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CPIEVTENA Mask.  <br /></td></tr>
<tr class="separator:ga189089c30aade60b983df17ad2412f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fff0b71fb0be1499f5180c6bce1fc8f" id="r_ga9fff0b71fb0be1499f5180c6bce1fc8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">DWT_CTRL_CPIEVTENA_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9fff0b71fb0be1499f5180c6bce1fc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CPIEVTENA Position.  <br /></td></tr>
<tr class="separator:ga9fff0b71fb0be1499f5180c6bce1fc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9d209dc2a81ea6bfa0ea21331769d3" id="r_ga4a9d209dc2a81ea6bfa0ea21331769d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">DWT_CTRL_CYCCNTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10">DWT_CTRL_CYCCNTENA_Pos</a>*/)</td></tr>
<tr class="memdesc:ga4a9d209dc2a81ea6bfa0ea21331769d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCCNTENA Mask.  <br /></td></tr>
<tr class="separator:ga4a9d209dc2a81ea6bfa0ea21331769d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4509f5f8514a7200be61691f0e01f10" id="r_gaa4509f5f8514a7200be61691f0e01f10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10">DWT_CTRL_CYCCNTENA_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa4509f5f8514a7200be61691f0e01f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCCNTENA Position.  <br /></td></tr>
<tr class="separator:gaa4509f5f8514a7200be61691f0e01f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688a3b9ecd2a044f2da3280367476271" id="r_ga688a3b9ecd2a044f2da3280367476271"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga688a3b9ecd2a044f2da3280367476271">DWT_CTRL_CYCDISS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga555f3a6b0510368a2bba4f0e06e559c3">DWT_CTRL_CYCDISS_Pos</a>)</td></tr>
<tr class="memdesc:ga688a3b9ecd2a044f2da3280367476271"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCDISS Mask.  <br /></td></tr>
<tr class="separator:ga688a3b9ecd2a044f2da3280367476271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555f3a6b0510368a2bba4f0e06e559c3" id="r_ga555f3a6b0510368a2bba4f0e06e559c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga555f3a6b0510368a2bba4f0e06e559c3">DWT_CTRL_CYCDISS_Pos</a>&#160;&#160;&#160;23<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga555f3a6b0510368a2bba4f0e06e559c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCDISS Position.  <br /></td></tr>
<tr class="separator:ga555f3a6b0510368a2bba4f0e06e559c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40554bd81460e39abf08810f45fac1a2" id="r_ga40554bd81460e39abf08810f45fac1a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2">DWT_CTRL_CYCEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6">DWT_CTRL_CYCEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga40554bd81460e39abf08810f45fac1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCEVTENA Mask.  <br /></td></tr>
<tr class="separator:ga40554bd81460e39abf08810f45fac1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb0640aaeb18a626d7823570d5c3cb6" id="r_ga0cb0640aaeb18a626d7823570d5c3cb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6">DWT_CTRL_CYCEVTENA_Pos</a>&#160;&#160;&#160;22<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga0cb0640aaeb18a626d7823570d5c3cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCEVTENA Position.  <br /></td></tr>
<tr class="separator:ga0cb0640aaeb18a626d7823570d5c3cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c12e2868b8989a69445646698b8c331" id="r_ga6c12e2868b8989a69445646698b8c331"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331">DWT_CTRL_CYCTAP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559">DWT_CTRL_CYCTAP_Pos</a>)</td></tr>
<tr class="memdesc:ga6c12e2868b8989a69445646698b8c331"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCTAP Mask.  <br /></td></tr>
<tr class="separator:ga6c12e2868b8989a69445646698b8c331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70b80936c7db60bf84fb6dadb8a3559" id="r_gaf70b80936c7db60bf84fb6dadb8a3559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559">DWT_CTRL_CYCTAP_Pos</a>&#160;&#160;&#160;9<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf70b80936c7db60bf84fb6dadb8a3559"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: CYCTAP Position.  <br /></td></tr>
<tr class="separator:gaf70b80936c7db60bf84fb6dadb8a3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ee0def33423b5859ca4030dff63b58" id="r_gab7ee0def33423b5859ca4030dff63b58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58">DWT_CTRL_EXCEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544">DWT_CTRL_EXCEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:gab7ee0def33423b5859ca4030dff63b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: EXCEVTENA Mask.  <br /></td></tr>
<tr class="separator:gab7ee0def33423b5859ca4030dff63b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e73f548ae3e945ef8b1d9ff1281544" id="r_gaf4e73f548ae3e945ef8b1d9ff1281544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544">DWT_CTRL_EXCEVTENA_Pos</a>&#160;&#160;&#160;18<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf4e73f548ae3e945ef8b1d9ff1281544"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: EXCEVTENA Position.  <br /></td></tr>
<tr class="separator:gaf4e73f548ae3e945ef8b1d9ff1281544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fbb509ab3cbb768f16484c660a24c3" id="r_gaf4fbb509ab3cbb768f16484c660a24c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3">DWT_CTRL_EXCTRCENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d">DWT_CTRL_EXCTRCENA_Pos</a>)</td></tr>
<tr class="memdesc:gaf4fbb509ab3cbb768f16484c660a24c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: EXCTRCENA Mask.  <br /></td></tr>
<tr class="separator:gaf4fbb509ab3cbb768f16484c660a24c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f13b547a9a1e63e003ee0bc6446d0d" id="r_ga05f13b547a9a1e63e003ee0bc6446d0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d">DWT_CTRL_EXCTRCENA_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga05f13b547a9a1e63e003ee0bc6446d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: EXCTRCENA Position.  <br /></td></tr>
<tr class="separator:ga05f13b547a9a1e63e003ee0bc6446d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717e679d775562ae09185a3776b1582f" id="r_ga717e679d775562ae09185a3776b1582f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f">DWT_CTRL_FOLDEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff">DWT_CTRL_FOLDEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga717e679d775562ae09185a3776b1582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: FOLDEVTENA Mask.  <br /></td></tr>
<tr class="separator:ga717e679d775562ae09185a3776b1582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5602b0707f446ce78d88ff2a3a82bfff" id="r_ga5602b0707f446ce78d88ff2a3a82bfff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff">DWT_CTRL_FOLDEVTENA_Pos</a>&#160;&#160;&#160;21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga5602b0707f446ce78d88ff2a3a82bfff"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: FOLDEVTENA Position.  <br /></td></tr>
<tr class="separator:ga5602b0707f446ce78d88ff2a3a82bfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47427f455fbc29d4b6f8a479169f2b2" id="r_gac47427f455fbc29d4b6f8a479169f2b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2">DWT_CTRL_LSUEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e">DWT_CTRL_LSUEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:gac47427f455fbc29d4b6f8a479169f2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: LSUEVTENA Mask.  <br /></td></tr>
<tr class="separator:gac47427f455fbc29d4b6f8a479169f2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5d1ee72188dc1d57b54c60a9f5233e" id="r_gaea5d1ee72188dc1d57b54c60a9f5233e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e">DWT_CTRL_LSUEVTENA_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:gaea5d1ee72188dc1d57b54c60a9f5233e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: LSUEVTENA Position.  <br /></td></tr>
<tr class="separator:gaea5d1ee72188dc1d57b54c60a9f5233e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40c8d7a4fd978034c137e90f714c143" id="r_gaf40c8d7a4fd978034c137e90f714c143"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143">DWT_CTRL_NOCYCCNT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">DWT_CTRL_NOCYCCNT_Pos</a>)</td></tr>
<tr class="memdesc:gaf40c8d7a4fd978034c137e90f714c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOCYCCNT Mask.  <br /></td></tr>
<tr class="separator:gaf40c8d7a4fd978034c137e90f714c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337f6167d960f57f12aa382ffecce522" id="r_ga337f6167d960f57f12aa382ffecce522"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">DWT_CTRL_NOCYCCNT_Pos</a>&#160;&#160;&#160;25<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga337f6167d960f57f12aa382ffecce522"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOCYCCNT Position.  <br /></td></tr>
<tr class="separator:ga337f6167d960f57f12aa382ffecce522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7d15edf7a27147c422099ab475953e" id="r_gacc7d15edf7a27147c422099ab475953e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e">DWT_CTRL_NOEXTTRIG_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">DWT_CTRL_NOEXTTRIG_Pos</a>)</td></tr>
<tr class="memdesc:gacc7d15edf7a27147c422099ab475953e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOEXTTRIG Mask.  <br /></td></tr>
<tr class="separator:gacc7d15edf7a27147c422099ab475953e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad997b9026715d5609b5a3b144eca42d0" id="r_gad997b9026715d5609b5a3b144eca42d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">DWT_CTRL_NOEXTTRIG_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad997b9026715d5609b5a3b144eca42d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOEXTTRIG Position.  <br /></td></tr>
<tr class="separator:gad997b9026715d5609b5a3b144eca42d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8448d7db4bc51f27f202e6e1f27823" id="r_gafd8448d7db4bc51f27f202e6e1f27823"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823">DWT_CTRL_NOPRFCNT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">DWT_CTRL_NOPRFCNT_Pos</a>)</td></tr>
<tr class="memdesc:gafd8448d7db4bc51f27f202e6e1f27823"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOPRFCNT Mask.  <br /></td></tr>
<tr class="separator:gafd8448d7db4bc51f27f202e6e1f27823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52a0e5be84363ab166cc17beca0d048" id="r_gad52a0e5be84363ab166cc17beca0d048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">DWT_CTRL_NOPRFCNT_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad52a0e5be84363ab166cc17beca0d048"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOPRFCNT Position.  <br /></td></tr>
<tr class="separator:gad52a0e5be84363ab166cc17beca0d048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d8bb0a065ca38e2e5f13a97e1f7073" id="r_ga04d8bb0a065ca38e2e5f13a97e1f7073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">DWT_CTRL_NOTRCPKT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">DWT_CTRL_NOTRCPKT_Pos</a>)</td></tr>
<tr class="memdesc:ga04d8bb0a065ca38e2e5f13a97e1f7073"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOTRCPKT Mask.  <br /></td></tr>
<tr class="separator:ga04d8bb0a065ca38e2e5f13a97e1f7073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82840323a2628e7f4a2b09b74fa73fd" id="r_gaa82840323a2628e7f4a2b09b74fa73fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">DWT_CTRL_NOTRCPKT_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa82840323a2628e7f4a2b09b74fa73fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NOTRCPKT Position.  <br /></td></tr>
<tr class="separator:gaa82840323a2628e7f4a2b09b74fa73fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d37d68c2ba73f2026265584c2815e7" id="r_gaa3d37d68c2ba73f2026265584c2815e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7">DWT_CTRL_NUMCOMP_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">DWT_CTRL_NUMCOMP_Pos</a>)</td></tr>
<tr class="memdesc:gaa3d37d68c2ba73f2026265584c2815e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: NUMCOMP Mask.  <br /></td></tr>
<tr class="separator:gaa3d37d68c2ba73f2026265584c2815e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac44b9b7d5391a7ffef129b7f6c84cd7" id="r_gaac44b9b7d5391a7ffef129b7f6c84cd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">DWT_CTRL_NUMCOMP_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaac44b9b7d5391a7ffef129b7f6c84cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Control Register Definitions.  <br /></td></tr>
<tr class="separator:gaac44b9b7d5391a7ffef129b7f6c84cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcf1c86f43fbeaf2780ce797c9ef3d6" id="r_gafdcf1c86f43fbeaf2780ce797c9ef3d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">DWT_CTRL_PCSAMPLENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9">DWT_CTRL_PCSAMPLENA_Pos</a>)</td></tr>
<tr class="memdesc:gafdcf1c86f43fbeaf2780ce797c9ef3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: PCSAMPLENA Mask.  <br /></td></tr>
<tr class="separator:gafdcf1c86f43fbeaf2780ce797c9ef3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e14afc7790fcb424fcf619e192554c9" id="r_ga1e14afc7790fcb424fcf619e192554c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9">DWT_CTRL_PCSAMPLENA_Pos</a>&#160;&#160;&#160;12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga1e14afc7790fcb424fcf619e192554c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: PCSAMPLENA Position.  <br /></td></tr>
<tr class="separator:ga1e14afc7790fcb424fcf619e192554c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8cbbee1e1d94d09f9a1f86379a08ee8" id="r_gab8cbbee1e1d94d09f9a1f86379a08ee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">DWT_CTRL_POSTINIT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25">DWT_CTRL_POSTINIT_Pos</a>)</td></tr>
<tr class="memdesc:gab8cbbee1e1d94d09f9a1f86379a08ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: POSTINIT Mask.  <br /></td></tr>
<tr class="separator:gab8cbbee1e1d94d09f9a1f86379a08ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2868c0b28eb13be930afb819f55f6f25" id="r_ga2868c0b28eb13be930afb819f55f6f25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25">DWT_CTRL_POSTINIT_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2868c0b28eb13be930afb819f55f6f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: POSTINIT Position.  <br /></td></tr>
<tr class="separator:ga2868c0b28eb13be930afb819f55f6f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d9e1e2a758fdd2657aa68ce61b9c9d" id="r_ga11d9e1e2a758fdd2657aa68ce61b9c9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">DWT_CTRL_POSTPRESET_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69">DWT_CTRL_POSTPRESET_Pos</a>)</td></tr>
<tr class="memdesc:ga11d9e1e2a758fdd2657aa68ce61b9c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: POSTPRESET Mask.  <br /></td></tr>
<tr class="separator:ga11d9e1e2a758fdd2657aa68ce61b9c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129bc152febfddd67a0c20c6814cba69" id="r_ga129bc152febfddd67a0c20c6814cba69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69">DWT_CTRL_POSTPRESET_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga129bc152febfddd67a0c20c6814cba69"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: POSTPRESET Position.  <br /></td></tr>
<tr class="separator:ga129bc152febfddd67a0c20c6814cba69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f431b3734fb840daf5b361034856da9" id="r_ga2f431b3734fb840daf5b361034856da9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9">DWT_CTRL_SLEEPEVTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5">DWT_CTRL_SLEEPEVTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga2f431b3734fb840daf5b361034856da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: SLEEPEVTENA Mask.  <br /></td></tr>
<tr class="separator:ga2f431b3734fb840daf5b361034856da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6d62d121164013a8e3ee372f17f3e5" id="r_ga9c6d62d121164013a8e3ee372f17f3e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5">DWT_CTRL_SLEEPEVTENA_Pos</a>&#160;&#160;&#160;19<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9c6d62d121164013a8e3ee372f17f3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: SLEEPEVTENA Position.  <br /></td></tr>
<tr class="separator:ga9c6d62d121164013a8e3ee372f17f3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e6c3729d56ecadeb6eeff4d225968c" id="r_gaf1e6c3729d56ecadeb6eeff4d225968c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c">DWT_CTRL_SYNCTAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284">DWT_CTRL_SYNCTAP_Pos</a>)</td></tr>
<tr class="memdesc:gaf1e6c3729d56ecadeb6eeff4d225968c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: SYNCTAP Mask.  <br /></td></tr>
<tr class="separator:gaf1e6c3729d56ecadeb6eeff4d225968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678ef08786edcbef964479217efb9284" id="r_ga678ef08786edcbef964479217efb9284"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284">DWT_CTRL_SYNCTAP_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga678ef08786edcbef964479217efb9284"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT CTRL: SYNCTAP Position.  <br /></td></tr>
<tr class="separator:ga678ef08786edcbef964479217efb9284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057fa604a107b58a198bbbadb47e69c9" id="r_ga057fa604a107b58a198bbbadb47e69c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9">DWT_EXCCNT_EXCCNT_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d">DWT_EXCCNT_EXCCNT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga057fa604a107b58a198bbbadb47e69c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT EXCCNT: EXCCNT Mask.  <br /></td></tr>
<tr class="separator:ga057fa604a107b58a198bbbadb47e69c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031c693654030d4cba398b45d2925b1d" id="r_ga031c693654030d4cba398b45d2925b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d">DWT_EXCCNT_EXCCNT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga031c693654030d4cba398b45d2925b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Exception Overhead Count Register Definitions.  <br /></td></tr>
<tr class="separator:ga031c693654030d4cba398b45d2925b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb73d0342d38b14e41027d3c5c02647" id="r_ga9cb73d0342d38b14e41027d3c5c02647"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647">DWT_FOLDCNT_FOLDCNT_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455">DWT_FOLDCNT_FOLDCNT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga9cb73d0342d38b14e41027d3c5c02647"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FOLDCNT: FOLDCNT Mask.  <br /></td></tr>
<tr class="separator:ga9cb73d0342d38b14e41027d3c5c02647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8af5ac12d178ba31a516f6ed141455" id="r_ga7f8af5ac12d178ba31a516f6ed141455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455">DWT_FOLDCNT_FOLDCNT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga7f8af5ac12d178ba31a516f6ed141455"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Folded-instruction Count Register Definitions.  <br /></td></tr>
<tr class="separator:ga7f8af5ac12d178ba31a516f6ed141455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d104412bbadbbfbde1c6da0f9b0fc3e" id="r_ga4d104412bbadbbfbde1c6da0f9b0fc3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e">DWT_FUNCTION_ACTION_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485">DWT_FUNCTION_ACTION_Pos</a>)</td></tr>
<tr class="memdesc:ga4d104412bbadbbfbde1c6da0f9b0fc3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: ACTION Mask.  <br /></td></tr>
<tr class="separator:ga4d104412bbadbbfbde1c6da0f9b0fc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00893dd43b824ca5be80e0235a237485" id="r_ga00893dd43b824ca5be80e0235a237485"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485">DWT_FUNCTION_ACTION_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga00893dd43b824ca5be80e0235a237485"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: ACTION Position.  <br /></td></tr>
<tr class="separator:ga00893dd43b824ca5be80e0235a237485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab42cbc1e6084c44d5de70971613ea76" id="r_gaab42cbc1e6084c44d5de70971613ea76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76">DWT_FUNCTION_DATAVSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d">DWT_FUNCTION_DATAVSIZE_Pos</a>)</td></tr>
<tr class="memdesc:gaab42cbc1e6084c44d5de70971613ea76"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: DATAVSIZE Mask.  <br /></td></tr>
<tr class="separator:gaab42cbc1e6084c44d5de70971613ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0517a186d4d448aa6416440f40fe7a4d" id="r_ga0517a186d4d448aa6416440f40fe7a4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d">DWT_FUNCTION_DATAVSIZE_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga0517a186d4d448aa6416440f40fe7a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: DATAVSIZE Position.  <br /></td></tr>
<tr class="separator:ga0517a186d4d448aa6416440f40fe7a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc2e15fcc300f511f64dad561c97582" id="r_ga6bc2e15fcc300f511f64dad561c97582"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga6bc2e15fcc300f511f64dad561c97582">DWT_FUNCTION_ID_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b">DWT_FUNCTION_ID_Pos</a>)</td></tr>
<tr class="memdesc:ga6bc2e15fcc300f511f64dad561c97582"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: ID Mask.  <br /></td></tr>
<tr class="separator:ga6bc2e15fcc300f511f64dad561c97582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5dfe4049c2291e413f8713d7bd2bb1b" id="r_gae5dfe4049c2291e413f8713d7bd2bb1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b">DWT_FUNCTION_ID_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae5dfe4049c2291e413f8713d7bd2bb1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Comparator Function Register Definitions.  <br /></td></tr>
<tr class="separator:gae5dfe4049c2291e413f8713d7bd2bb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fb3e387e405a4b33fc5ba0bea5b21c" id="r_gac2fb3e387e405a4b33fc5ba0bea5b21c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gac2fb3e387e405a4b33fc5ba0bea5b21c">DWT_FUNCTION_MATCH_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5">DWT_FUNCTION_MATCH_Pos</a>*/)</td></tr>
<tr class="memdesc:gac2fb3e387e405a4b33fc5ba0bea5b21c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: MATCH Mask.  <br /></td></tr>
<tr class="separator:gac2fb3e387e405a4b33fc5ba0bea5b21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4108994a9eb6b2cd8d8289b1b7824fe5" id="r_ga4108994a9eb6b2cd8d8289b1b7824fe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5">DWT_FUNCTION_MATCH_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga4108994a9eb6b2cd8d8289b1b7824fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: MATCH Position.  <br /></td></tr>
<tr class="separator:ga4108994a9eb6b2cd8d8289b1b7824fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b1a655947490280709037808eec8ac" id="r_gac8b1a655947490280709037808eec8ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac">DWT_FUNCTION_MATCHED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba">DWT_FUNCTION_MATCHED_Pos</a>)</td></tr>
<tr class="memdesc:gac8b1a655947490280709037808eec8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: MATCHED Mask.  <br /></td></tr>
<tr class="separator:gac8b1a655947490280709037808eec8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c5787493f74a6bacf6ffb103a190ba" id="r_ga22c5787493f74a6bacf6ffb103a190ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba">DWT_FUNCTION_MATCHED_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga22c5787493f74a6bacf6ffb103a190ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT FUNCTION: MATCHED Position.  <br /></td></tr>
<tr class="separator:ga22c5787493f74a6bacf6ffb103a190ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2186d7fc9317e20bad61336ee2925615" id="r_ga2186d7fc9317e20bad61336ee2925615"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615">DWT_LSUCNT_LSUCNT_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d">DWT_LSUCNT_LSUCNT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga2186d7fc9317e20bad61336ee2925615"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT LSUCNT: LSUCNT Mask.  <br /></td></tr>
<tr class="separator:ga2186d7fc9317e20bad61336ee2925615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9394c7911b0b4312a096dad91d53a3d" id="r_gab9394c7911b0b4312a096dad91d53a3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d">DWT_LSUCNT_LSUCNT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gab9394c7911b0b4312a096dad91d53a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT LSU Count Register Definitions.  <br /></td></tr>
<tr class="separator:gab9394c7911b0b4312a096dad91d53a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e340751d71413fef400a0a1d76cc828" id="r_ga1e340751d71413fef400a0a1d76cc828"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828">DWT_SLEEPCNT_SLEEPCNT_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c">DWT_SLEEPCNT_SLEEPCNT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga1e340751d71413fef400a0a1d76cc828"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT SLEEPCNT: SLEEPCNT Mask.  <br /></td></tr>
<tr class="separator:ga1e340751d71413fef400a0a1d76cc828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0371a84a7996dc5852c56afb2676ba1c" id="r_ga0371a84a7996dc5852c56afb2676ba1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c">DWT_SLEEPCNT_SLEEPCNT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga0371a84a7996dc5852c56afb2676ba1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT Sleep Count Register Definitions.  <br /></td></tr>
<tr class="separator:ga0371a84a7996dc5852c56afb2676ba1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1b21b2d863ccd9e23a3295b3173155" id="r_ga7d1b21b2d863ccd9e23a3295b3173155"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga7d1b21b2d863ccd9e23a3295b3173155">EXC_INTEGRITY_SIGNATURE</a>&#160;&#160;&#160;(0xFEFA125BUL)     /* <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Value</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">for</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">processors</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">without</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">floating</a>-<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">point</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">extension</a>                */</td></tr>
<tr class="separator:ga7d1b21b2d863ccd9e23a3295b3173155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0f2c03b4aef2c02bdae044bda1324b" id="r_ga0a0f2c03b4aef2c02bdae044bda1324b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0a0f2c03b4aef2c02bdae044bda1324b">EXC_RETURN_DCRS</a>&#160;&#160;&#160;(0x00000020UL)     /* bit [5] <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">stacking</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">rules</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">for</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">called</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">registers:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">skipped</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">saved</a>       */</td></tr>
<tr class="separator:ga0a0f2c03b4aef2c02bdae044bda1324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac939dbf69d3063c76a28516a4ae84db7" id="r_gac939dbf69d3063c76a28516a4ae84db7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gac939dbf69d3063c76a28516a4ae84db7">EXC_RETURN_ES</a>&#160;&#160;&#160;(0x00000001UL)     /* bit [0] <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">security</a> state <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">exception</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">was</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">taken</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">to:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Non</a>-<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">secure</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Secure</a> */</td></tr>
<tr class="separator:gac939dbf69d3063c76a28516a4ae84db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342b51c3eec59822bf206e24ef881a9e" id="r_ga342b51c3eec59822bf206e24ef881a9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga342b51c3eec59822bf206e24ef881a9e">EXC_RETURN_FTYPE</a>&#160;&#160;&#160;(0x00000010UL)     /* bit [4] <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">allocate</a> stack <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">for</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">floating</a>-<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">point</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">context:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a3041fe08ed5976302158f2668249f8b2">done</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">skipped</a>  */</td></tr>
<tr class="separator:ga342b51c3eec59822bf206e24ef881a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb65f847769a7807395b2739cc9702d0" id="r_gabb65f847769a7807395b2739cc9702d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gabb65f847769a7807395b2739cc9702d0">EXC_RETURN_MODE</a>&#160;&#160;&#160;(0x00000008UL)     /* bit [3] <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">processor</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mode</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">for</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">return:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Handler</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mode</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Thread</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mode</a>      */</td></tr>
<tr class="separator:gabb65f847769a7807395b2739cc9702d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e0c1c19f050880a8bd827a7f420bec" id="r_ga99e0c1c19f050880a8bd827a7f420bec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga99e0c1c19f050880a8bd827a7f420bec">EXC_RETURN_PREFIX</a>&#160;&#160;&#160;(0xFF000000UL)     /* <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bits</a> [31:24] <a class="el" href="pio__types_8h.html#ac78bdf3e73cf9c21a952bedd064dcb17acdaeeeba9b4a4c5ebf042c0215a7bb0e">set</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">to</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">indicate</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">an</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">EXC_RETURN</a> value                     */</td></tr>
<tr class="separator:ga99e0c1c19f050880a8bd827a7f420bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88711355d0196b1ffeb18c33e2c95360" id="r_ga88711355d0196b1ffeb18c33e2c95360"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga88711355d0196b1ffeb18c33e2c95360">EXC_RETURN_S</a>&#160;&#160;&#160;(0x00000040UL)     /* bit [6] stack <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">used</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">to</a> push <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">registers:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Non</a>-<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">secure</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Secure</a>          */</td></tr>
<tr class="separator:ga88711355d0196b1ffeb18c33e2c95360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686922b26c29eac540f53a6213627466" id="r_ga686922b26c29eac540f53a6213627466"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga686922b26c29eac540f53a6213627466">EXC_RETURN_SPSEL</a>&#160;&#160;&#160;(0x00000004UL)     /* bit [2] stack <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pointer</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">used</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">to</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">restore</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">context:</a> 0=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">MSP</a> 1=<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PSP</a>           */</td></tr>
<tr class="separator:ga686922b26c29eac540f53a6213627466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa62910bf89acc186ae998c611e64ab" id="r_gabaa62910bf89acc186ae998c611e64ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gabaa62910bf89acc186ae998c611e64ab">FNC_RETURN</a>&#160;&#160;&#160;(0xFEFFFFFFUL)     /* bit [0] <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">ignored</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">when</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">processing</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">a</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">branch</a>                             */</td></tr>
<tr class="separator:gabaa62910bf89acc186ae998c611e64ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7c93f2594e85ece1e1a24f10591428" id="r_gabc7c93f2594e85ece1e1a24f10591428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>&#160;&#160;&#160;((<a class="el" href="structFPU__Type.html">FPU_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</a>         )</td></tr>
<tr class="memdesc:gabc7c93f2594e85ece1e1a24f10591428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating Point Unit.  <br /></td></tr>
<tr class="separator:gabc7c93f2594e85ece1e1a24f10591428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcad4027118c098c07bcd575f1fbb28" id="r_ga4dcad4027118c098c07bcd575f1fbb28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> +  0x0F30UL)</td></tr>
<tr class="memdesc:ga4dcad4027118c098c07bcd575f1fbb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating Point Unit.  <br /></td></tr>
<tr class="separator:ga4dcad4027118c098c07bcd575f1fbb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517d89370c81325c5387b9c3085ac554" id="r_ga517d89370c81325c5387b9c3085ac554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</a>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</a>)</td></tr>
<tr class="memdesc:ga517d89370c81325c5387b9c3085ac554"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCAR: ADDRESS bit Mask.  <br /></td></tr>
<tr class="separator:ga517d89370c81325c5387b9c3085ac554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45377b7e45be8517ddbcf2028b80ae7" id="r_gaf45377b7e45be8517ddbcf2028b80ae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf45377b7e45be8517ddbcf2028b80ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Floating-Point Context Address Register Definitions.  <br /></td></tr>
<tr class="separator:gaf45377b7e45be8517ddbcf2028b80ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309886ff6bbd25cb13c061c6683c6c0c" id="r_ga309886ff6bbd25cb13c061c6683c6c0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</a>)</td></tr>
<tr class="memdesc:ga309886ff6bbd25cb13c061c6683c6c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: ASPEN bit Mask.  <br /></td></tr>
<tr class="separator:ga309886ff6bbd25cb13c061c6683c6c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4228a923ddf665f868e56b4b9e9bff7b" id="r_ga4228a923ddf665f868e56b4b9e9bff7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4228a923ddf665f868e56b4b9e9bff7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Floating-Point Context Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga4228a923ddf665f868e56b4b9e9bff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad349eb1323d8399d54a04c0bfd520cb2" id="r_gad349eb1323d8399d54a04c0bfd520cb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</a>)</td></tr>
<tr class="memdesc:gad349eb1323d8399d54a04c0bfd520cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: BFRDY bit Mask.  <br /></td></tr>
<tr class="separator:gad349eb1323d8399d54a04c0bfd520cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d633920f92c3ce4133d769701619b17" id="r_ga6d633920f92c3ce4133d769701619b17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</a>&#160;&#160;&#160;6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga6d633920f92c3ce4133d769701619b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: BFRDY Position.  <br /></td></tr>
<tr class="separator:ga6d633920f92c3ce4133d769701619b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedc12ec237657721a613c6f47abed6f" id="r_gadedc12ec237657721a613c6f47abed6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</a>)</td></tr>
<tr class="memdesc:gadedc12ec237657721a613c6f47abed6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: CLRONRET bit Mask.  <br /></td></tr>
<tr class="separator:gadedc12ec237657721a613c6f47abed6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b97b2fdac794f4fddab1e4342e0c104" id="r_ga0b97b2fdac794f4fddab1e4342e0c104"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga0b97b2fdac794f4fddab1e4342e0c104"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: CLRONRET Position.  <br /></td></tr>
<tr class="separator:ga0b97b2fdac794f4fddab1e4342e0c104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103d932807c15250d96711952878eeb2" id="r_ga103d932807c15250d96711952878eeb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</a>)</td></tr>
<tr class="memdesc:ga103d932807c15250d96711952878eeb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: CLRONRETS bit Mask.  <br /></td></tr>
<tr class="separator:ga103d932807c15250d96711952878eeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb18ccf9d1b0a4bef3b0823f18eb96ba" id="r_gabb18ccf9d1b0a4bef3b0823f18eb96ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gabb18ccf9d1b0a4bef3b0823f18eb96ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: CLRONRETS Position.  <br /></td></tr>
<tr class="separator:gabb18ccf9d1b0a4bef3b0823f18eb96ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4beaa279abff34828344bd594fff8a1" id="r_gaf4beaa279abff34828344bd594fff8a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</a>)</td></tr>
<tr class="memdesc:gaf4beaa279abff34828344bd594fff8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: HFRDY bit Mask.  <br /></td></tr>
<tr class="separator:gaf4beaa279abff34828344bd594fff8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12733991487acc2da41ca300fe36fb6" id="r_gab12733991487acc2da41ca300fe36fb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab12733991487acc2da41ca300fe36fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: HFRDY Position.  <br /></td></tr>
<tr class="separator:gab12733991487acc2da41ca300fe36fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e7c2fa52ba65c3b535dfa33f2586eb" id="r_ga86e7c2fa52ba65c3b535dfa33f2586eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga86e7c2fa52ba65c3b535dfa33f2586eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: Lazy state preservation active bit Mask.  <br /></td></tr>
<tr class="separator:ga86e7c2fa52ba65c3b535dfa33f2586eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803bf3f6d15b04deaad0801bee5b35ed" id="r_ga803bf3f6d15b04deaad0801bee5b35ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga803bf3f6d15b04deaad0801bee5b35ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: Lazy state preservation active bit Position.  <br /></td></tr>
<tr class="separator:ga803bf3f6d15b04deaad0801bee5b35ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ab19de45df6522dd882bc116f938e9" id="r_gaf4ab19de45df6522dd882bc116f938e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</a>)</td></tr>
<tr class="memdesc:gaf4ab19de45df6522dd882bc116f938e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: LSPEN bit Mask.  <br /></td></tr>
<tr class="separator:gaf4ab19de45df6522dd882bc116f938e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d70e051fe759ad8fed83bf5b5aebc1" id="r_gac7d70e051fe759ad8fed83bf5b5aebc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gac7d70e051fe759ad8fed83bf5b5aebc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: LSPEN Position.  <br /></td></tr>
<tr class="separator:gac7d70e051fe759ad8fed83bf5b5aebc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73afcf0fe09c69e9625e11035cabb1c0" id="r_ga73afcf0fe09c69e9625e11035cabb1c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</a>)</td></tr>
<tr class="memdesc:ga73afcf0fe09c69e9625e11035cabb1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: LSPENS bit Mask.  <br /></td></tr>
<tr class="separator:ga73afcf0fe09c69e9625e11035cabb1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705368bf3c52b5bb4edfbcb3e2631e1c" id="r_ga705368bf3c52b5bb4edfbcb3e2631e1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga705368bf3c52b5bb4edfbcb3e2631e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: LSPENS Position.  <br /></td></tr>
<tr class="separator:ga705368bf3c52b5bb4edfbcb3e2631e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedfaec9fdd07261573e823a4dcfb5c4" id="r_gadedfaec9fdd07261573e823a4dcfb5c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</a>)</td></tr>
<tr class="memdesc:gadedfaec9fdd07261573e823a4dcfb5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: MMRDY bit Mask.  <br /></td></tr>
<tr class="separator:gadedfaec9fdd07261573e823a4dcfb5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdb481211629f9440431439231187f1" id="r_gaccdb481211629f9440431439231187f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaccdb481211629f9440431439231187f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: MMRDY Position.  <br /></td></tr>
<tr class="separator:gaccdb481211629f9440431439231187f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42067729a887081cf56b8fe1029be7a1" id="r_ga42067729a887081cf56b8fe1029be7a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</a>)</td></tr>
<tr class="memdesc:ga42067729a887081cf56b8fe1029be7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: MONRDY bit Mask.  <br /></td></tr>
<tr class="separator:ga42067729a887081cf56b8fe1029be7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a4effc79209d821ded517c2be326ba" id="r_gae0a4effc79209d821ded517c2be326ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae0a4effc79209d821ded517c2be326ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: MONRDY Position.  <br /></td></tr>
<tr class="separator:gae0a4effc79209d821ded517c2be326ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d3d3b29514c7d7581cfcc304368cea" id="r_ga47d3d3b29514c7d7581cfcc304368cea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</a>)</td></tr>
<tr class="memdesc:ga47d3d3b29514c7d7581cfcc304368cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: Security status of the FP context bit Mask.  <br /></td></tr>
<tr class="separator:ga47d3d3b29514c7d7581cfcc304368cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4123d3881e5342251f559cec19e23b4e" id="r_ga4123d3881e5342251f559cec19e23b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4123d3881e5342251f559cec19e23b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: Security status of the FP context bit Position.  <br /></td></tr>
<tr class="separator:ga4123d3881e5342251f559cec19e23b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419a1e5609bbedf94f518c72214bddbc" id="r_ga419a1e5609bbedf94f518c72214bddbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</a>)</td></tr>
<tr class="memdesc:ga419a1e5609bbedf94f518c72214bddbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: SFRDY bit Mask.  <br /></td></tr>
<tr class="separator:ga419a1e5609bbedf94f518c72214bddbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571354f040a9372c0ad0cb87e296ea7d" id="r_ga571354f040a9372c0ad0cb87e296ea7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</a>&#160;&#160;&#160;7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga571354f040a9372c0ad0cb87e296ea7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: SFRDY Position.  <br /></td></tr>
<tr class="separator:ga571354f040a9372c0ad0cb87e296ea7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e511cae62f922a9a91af0972f7a5e6" id="r_gaa5e511cae62f922a9a91af0972f7a5e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</a>)</td></tr>
<tr class="memdesc:gaa5e511cae62f922a9a91af0972f7a5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: SPLIMVIOL bit Mask.  <br /></td></tr>
<tr class="separator:gaa5e511cae62f922a9a91af0972f7a5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90e551e3cfda27c089bf381acba5aa0" id="r_gac90e551e3cfda27c089bf381acba5aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</a>&#160;&#160;&#160;9<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac90e551e3cfda27c089bf381acba5aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: SPLIMVIOL Position.  <br /></td></tr>
<tr class="separator:gac90e551e3cfda27c089bf381acba5aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d18cd88336d63d4b1810383aa8da700" id="r_ga8d18cd88336d63d4b1810383aa8da700"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</a>)</td></tr>
<tr class="memdesc:ga8d18cd88336d63d4b1810383aa8da700"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: processor mode active bit Mask.  <br /></td></tr>
<tr class="separator:ga8d18cd88336d63d4b1810383aa8da700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0937d64c42374200af44b22e5b49fd26" id="r_ga0937d64c42374200af44b22e5b49fd26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga0937d64c42374200af44b22e5b49fd26"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: processor mode bit Position.  <br /></td></tr>
<tr class="separator:ga0937d64c42374200af44b22e5b49fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1377a5dfb4b9c6b18e379ac15e0dc23e" id="r_ga1377a5dfb4b9c6b18e379ac15e0dc23e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</a>)</td></tr>
<tr class="memdesc:ga1377a5dfb4b9c6b18e379ac15e0dc23e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: TS bit Mask.  <br /></td></tr>
<tr class="separator:ga1377a5dfb4b9c6b18e379ac15e0dc23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624474f408fde177df519460775a74a1" id="r_ga624474f408fde177df519460775a74a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga624474f408fde177df519460775a74a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: TS Position.  <br /></td></tr>
<tr class="separator:ga624474f408fde177df519460775a74a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c610927aab580cac3fb166f080b6a6" id="r_ga97c610927aab580cac3fb166f080b6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</a>)</td></tr>
<tr class="memdesc:ga97c610927aab580cac3fb166f080b6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: UFRDY bit Mask.  <br /></td></tr>
<tr class="separator:ga97c610927aab580cac3fb166f080b6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48b42e143b93411977dcb9086a5e4e4" id="r_gac48b42e143b93411977dcb9086a5e4e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:gac48b42e143b93411977dcb9086a5e4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: UFRDY Position.  <br /></td></tr>
<tr class="separator:gac48b42e143b93411977dcb9086a5e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb70427eeaa7344196219cf5a8620a4" id="r_ga2eb70427eeaa7344196219cf5a8620a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</a>)</td></tr>
<tr class="memdesc:ga2eb70427eeaa7344196219cf5a8620a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: privilege level bit Mask.  <br /></td></tr>
<tr class="separator:ga2eb70427eeaa7344196219cf5a8620a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea663104375ce6be15470e3db294c92d" id="r_gaea663104375ce6be15470e3db294c92d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaea663104375ce6be15470e3db294c92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: privilege level bit Position.  <br /></td></tr>
<tr class="separator:gaea663104375ce6be15470e3db294c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2789cebebda5fda8c4e9d87e24f32be" id="r_gab2789cebebda5fda8c4e9d87e24f32be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</a>)</td></tr>
<tr class="memdesc:gab2789cebebda5fda8c4e9d87e24f32be"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: AHP bit Mask.  <br /></td></tr>
<tr class="separator:gab2789cebebda5fda8c4e9d87e24f32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138f54bc002629ab3e4de814c58abb29" id="r_ga138f54bc002629ab3e4de814c58abb29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga138f54bc002629ab3e4de814c58abb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Floating-Point Default Status Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga138f54bc002629ab3e4de814c58abb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c2d4a297ca2ceffe174703a4ad17f6" id="r_ga40c2d4a297ca2ceffe174703a4ad17f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</a>)</td></tr>
<tr class="memdesc:ga40c2d4a297ca2ceffe174703a4ad17f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: DN bit Mask.  <br /></td></tr>
<tr class="separator:ga40c2d4a297ca2ceffe174703a4ad17f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41776b80fa450ef2ea6d3fee89aa35f2" id="r_ga41776b80fa450ef2ea6d3fee89aa35f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</a>&#160;&#160;&#160;25<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga41776b80fa450ef2ea6d3fee89aa35f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: DN bit Position.  <br /></td></tr>
<tr class="separator:ga41776b80fa450ef2ea6d3fee89aa35f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d901442d4af97c6d22939cffc8ad9" id="r_gaae7d901442d4af97c6d22939cffc8ad9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</a>)</td></tr>
<tr class="memdesc:gaae7d901442d4af97c6d22939cffc8ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: FZ bit Mask.  <br /></td></tr>
<tr class="separator:gaae7d901442d4af97c6d22939cffc8ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c2fc96e312ba47b902d5f80d9b8575" id="r_gab3c2fc96e312ba47b902d5f80d9b8575"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab3c2fc96e312ba47b902d5f80d9b8575"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: FZ bit Position.  <br /></td></tr>
<tr class="separator:gab3c2fc96e312ba47b902d5f80d9b8575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449beb50211f8e97df6b2640c82c4741" id="r_ga449beb50211f8e97df6b2640c82c4741"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</a>)</td></tr>
<tr class="memdesc:ga449beb50211f8e97df6b2640c82c4741"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: RMode bit Mask.  <br /></td></tr>
<tr class="separator:ga449beb50211f8e97df6b2640c82c4741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aeedf36be8f170dd3e276028e8e29ed" id="r_ga7aeedf36be8f170dd3e276028e8e29ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</a>&#160;&#160;&#160;22<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7aeedf36be8f170dd3e276028e8e29ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: RMode bit Position.  <br /></td></tr>
<tr class="separator:ga7aeedf36be8f170dd3e276028e8e29ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa242bea2b0f8fa1bb6af3d73e2486feb" id="r_gaa242bea2b0f8fa1bb6af3d73e2486feb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</a>)</td></tr>
<tr class="memdesc:gaa242bea2b0f8fa1bb6af3d73e2486feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Divide bits Mask.  <br /></td></tr>
<tr class="separator:gaa242bea2b0f8fa1bb6af3d73e2486feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac438ab10e9bd59d808dc53d731bd63cf" id="r_gac438ab10e9bd59d808dc53d731bd63cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac438ab10e9bd59d808dc53d731bd63cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Divide bits Position.  <br /></td></tr>
<tr class="separator:gac438ab10e9bd59d808dc53d731bd63cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252e67777339a86a87e401f5faf4931f" id="r_ga252e67777339a86a87e401f5faf4931f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</a>)</td></tr>
<tr class="memdesc:ga252e67777339a86a87e401f5faf4931f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Double-precision bits Mask.  <br /></td></tr>
<tr class="separator:ga252e67777339a86a87e401f5faf4931f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2d47712d133345a8209425c7565b85" id="r_ga4d2d47712d133345a8209425c7565b85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4d2d47712d133345a8209425c7565b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Double-precision bits Position.  <br /></td></tr>
<tr class="separator:ga4d2d47712d133345a8209425c7565b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8571dfc7e99d0b7cc6cad992d680fe" id="r_ga7e8571dfc7e99d0b7cc6cad992d680fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga7e8571dfc7e99d0b7cc6cad992d680fe">FPU_MVFR0_FPExceptrap_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac1836a796129d00e3304a48b99fad72b">FPU_MVFR0_FPExceptrap_Pos</a>)</td></tr>
<tr class="memdesc:ga7e8571dfc7e99d0b7cc6cad992d680fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Exception trapping bits Mask.  <br /></td></tr>
<tr class="separator:ga7e8571dfc7e99d0b7cc6cad992d680fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1836a796129d00e3304a48b99fad72b" id="r_gac1836a796129d00e3304a48b99fad72b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac1836a796129d00e3304a48b99fad72b">FPU_MVFR0_FPExceptrap_Pos</a>&#160;&#160;&#160;12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac1836a796129d00e3304a48b99fad72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Exception trapping bits Position.  <br /></td></tr>
<tr class="separator:gac1836a796129d00e3304a48b99fad72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722289c6fa4a28dbcd5b3abb29cc280c" id="r_ga722289c6fa4a28dbcd5b3abb29cc280c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</a>)</td></tr>
<tr class="memdesc:ga722289c6fa4a28dbcd5b3abb29cc280c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Rounding modes bits Mask.  <br /></td></tr>
<tr class="separator:ga722289c6fa4a28dbcd5b3abb29cc280c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247360c4a57e24aed05414d82b61680c" id="r_ga247360c4a57e24aed05414d82b61680c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga247360c4a57e24aed05414d82b61680c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Media and VFP Feature Register 0 Definitions.  <br /></td></tr>
<tr class="separator:ga247360c4a57e24aed05414d82b61680c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac528a54477d0387c20a418bd69fdaa0a" id="r_gac528a54477d0387c20a418bd69fdaa0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac528a54477d0387c20a418bd69fdaa0a">FPU_MVFR0_FPShortvec_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga334648e9b634806f41ec250f67212de1">FPU_MVFR0_FPShortvec_Pos</a>)</td></tr>
<tr class="memdesc:gac528a54477d0387c20a418bd69fdaa0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Short vectors bits Mask.  <br /></td></tr>
<tr class="separator:gac528a54477d0387c20a418bd69fdaa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334648e9b634806f41ec250f67212de1" id="r_ga334648e9b634806f41ec250f67212de1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga334648e9b634806f41ec250f67212de1">FPU_MVFR0_FPShortvec_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga334648e9b634806f41ec250f67212de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Short vectors bits Position.  <br /></td></tr>
<tr class="separator:ga334648e9b634806f41ec250f67212de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa21854cf4bc343f8be949c353ac87f2" id="r_gafa21854cf4bc343f8be949c353ac87f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</a>)</td></tr>
<tr class="memdesc:gafa21854cf4bc343f8be949c353ac87f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Single-precision bits Mask.  <br /></td></tr>
<tr class="separator:gafa21854cf4bc343f8be949c353ac87f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f4839c1064f2a368c30e197e2fabd7" id="r_gae0f4839c1064f2a368c30e197e2fabd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae0f4839c1064f2a368c30e197e2fabd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Single-precision bits Position.  <br /></td></tr>
<tr class="separator:gae0f4839c1064f2a368c30e197e2fabd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157024ef09ecc735285b63ce49e51115" id="r_ga157024ef09ecc735285b63ce49e51115"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</a>)</td></tr>
<tr class="memdesc:ga157024ef09ecc735285b63ce49e51115"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Square root bits Mask.  <br /></td></tr>
<tr class="separator:ga157024ef09ecc735285b63ce49e51115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc5461b9b64a3e825b15a3ae15b078d" id="r_ga7bc5461b9b64a3e825b15a3ae15b078d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga7bc5461b9b64a3e825b15a3ae15b078d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Square root bits Position.  <br /></td></tr>
<tr class="separator:ga7bc5461b9b64a3e825b15a3ae15b078d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4dcbad1945d48a399f28f75d1f1933" id="r_gaaf4dcbad1945d48a399f28f75d1f1933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</a>*/)</td></tr>
<tr class="memdesc:gaaf4dcbad1945d48a399f28f75d1f1933"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: SIMD registers bits Mask.  <br /></td></tr>
<tr class="separator:gaaf4dcbad1945d48a399f28f75d1f1933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843737b56734d14bbf6cadbfe9497199" id="r_ga843737b56734d14bbf6cadbfe9497199"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga843737b56734d14bbf6cadbfe9497199"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: SIMD registers bits Position.  <br /></td></tr>
<tr class="separator:ga843737b56734d14bbf6cadbfe9497199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bb6ea5ef65195e4f6481f729dae424" id="r_ga89bb6ea5ef65195e4f6481f729dae424"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</a>)</td></tr>
<tr class="memdesc:ga89bb6ea5ef65195e4f6481f729dae424"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: Fused MAC bits Mask.  <br /></td></tr>
<tr class="separator:ga89bb6ea5ef65195e4f6481f729dae424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ea5a229566b868aff940160b35bd30" id="r_ga61ea5a229566b868aff940160b35bd30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga61ea5a229566b868aff940160b35bd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Media and VFP Feature Register 1 Definitions.  <br /></td></tr>
<tr class="separator:ga61ea5a229566b868aff940160b35bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f8084eeb7d805bb6215d6ca2f086a7" id="r_ga14f8084eeb7d805bb6215d6ca2f086a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</a>)</td></tr>
<tr class="memdesc:ga14f8084eeb7d805bb6215d6ca2f086a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: D_NaN mode bits Mask.  <br /></td></tr>
<tr class="separator:ga14f8084eeb7d805bb6215d6ca2f086a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01000f706f4624a56eaa4a92b94a70f3" id="r_ga01000f706f4624a56eaa4a92b94a70f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga01000f706f4624a56eaa4a92b94a70f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: D_NaN mode bits Position.  <br /></td></tr>
<tr class="separator:ga01000f706f4624a56eaa4a92b94a70f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240598e0a2dc7714d652ce495c9dab" id="r_ga40240598e0a2dc7714d652ce495c9dab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</a>*/)</td></tr>
<tr class="memdesc:ga40240598e0a2dc7714d652ce495c9dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: FtZ mode bits Mask.  <br /></td></tr>
<tr class="separator:ga40240598e0a2dc7714d652ce495c9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ee8591dc12d01ef3b2bf831341e0c8" id="r_ga04ee8591dc12d01ef3b2bf831341e0c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga04ee8591dc12d01ef3b2bf831341e0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: FtZ mode bits Position.  <br /></td></tr>
<tr class="separator:ga04ee8591dc12d01ef3b2bf831341e0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1155cd1522413aee221b80ab2b762da5" id="r_ga1155cd1522413aee221b80ab2b762da5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</a>)</td></tr>
<tr class="memdesc:ga1155cd1522413aee221b80ab2b762da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: FP HPFP bits Mask.  <br /></td></tr>
<tr class="separator:ga1155cd1522413aee221b80ab2b762da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02fb0af7d3b3ccac4e06443c0c4ec21" id="r_gaf02fb0af7d3b3ccac4e06443c0c4ec21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf02fb0af7d3b3ccac4e06443c0c4ec21"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: FP HPFP bits Position.  <br /></td></tr>
<tr class="separator:gaf02fb0af7d3b3ccac4e06443c0c4ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896448d6f41eab9971050e8a1820839b" id="r_ga896448d6f41eab9971050e8a1820839b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</a>)</td></tr>
<tr class="memdesc:ga896448d6f41eab9971050e8a1820839b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR2: VFP Misc bits Mask.  <br /></td></tr>
<tr class="separator:ga896448d6f41eab9971050e8a1820839b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4637d3ad5f0110b806f0de22471f8e3" id="r_gab4637d3ad5f0110b806f0de22471f8e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab4637d3ad5f0110b806f0de22471f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU Media and VFP Feature Register 2 Definitions.  <br /></td></tr>
<tr class="separator:gab4637d3ad5f0110b806f0de22471f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf013a4579a64d1f21f56ea9f1b33ab56" id="r_gaf013a4579a64d1f21f56ea9f1b33ab56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">IPSR_ISR_Msk</a>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">IPSR_ISR_Pos</a>*/)</td></tr>
<tr class="memdesc:gaf013a4579a64d1f21f56ea9f1b33ab56"><td class="mdescLeft">&#160;</td><td class="mdescRight">IPSR: ISR Mask.  <br /></td></tr>
<tr class="separator:gaf013a4579a64d1f21f56ea9f1b33ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34027584d02c43811ae908a5ca9adf" id="r_ga0e34027584d02c43811ae908a5ca9adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">IPSR_ISR_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga0e34027584d02c43811ae908a5ca9adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IPSR Register Definitions.  <br /></td></tr>
<tr class="separator:ga0e34027584d02c43811ae908a5ca9adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae7cdf882def602cb787bb039ff6a43" id="r_gabae7cdf882def602cb787bb039ff6a43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>&#160;&#160;&#160;((<a class="el" href="structITM__Type.html">ITM_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</a>         )</td></tr>
<tr class="memdesc:gabae7cdf882def602cb787bb039ff6a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM configuration struct.  <br /></td></tr>
<tr class="separator:gabae7cdf882def602cb787bb039ff6a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd76251e412a195ec0a8f47227a8359e" id="r_gadd76251e412a195ec0a8f47227a8359e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</a>&#160;&#160;&#160;(0xE0000000UL)</td></tr>
<tr class="memdesc:gadd76251e412a195ec0a8f47227a8359e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Base Address.  <br /></td></tr>
<tr class="separator:gadd76251e412a195ec0a8f47227a8359e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29" id="r_gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654b258a41d2e851d6c2861f95e6ed85" id="r_ga654b258a41d2e851d6c2861f95e6ed85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga654b258a41d2e851d6c2861f95e6ed85">ITM_ITCTRL_IME_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga49b6660fc478f3be1bf446813a80e05a">ITM_ITCTRL_IME_Pos</a>*/)</td></tr>
<tr class="memdesc:ga654b258a41d2e851d6c2861f95e6ed85"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITCTRL: IME Mask.  <br /></td></tr>
<tr class="separator:ga654b258a41d2e851d6c2861f95e6ed85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b6660fc478f3be1bf446813a80e05a" id="r_ga49b6660fc478f3be1bf446813a80e05a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga49b6660fc478f3be1bf446813a80e05a">ITM_ITCTRL_IME_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga49b6660fc478f3be1bf446813a80e05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Integration Mode Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga49b6660fc478f3be1bf446813a80e05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4f4fa423e67fd6b3a30ef198dfd411" id="r_ga0a4f4fa423e67fd6b3a30ef198dfd411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga0a4f4fa423e67fd6b3a30ef198dfd411">ITM_ITREAD_AFVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gabde5907a22b68e4214b300a183b5ac4b">ITM_ITREAD_AFVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga0a4f4fa423e67fd6b3a30ef198dfd411"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITREAD: AFVALID Mask.  <br /></td></tr>
<tr class="separator:ga0a4f4fa423e67fd6b3a30ef198dfd411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde5907a22b68e4214b300a183b5ac4b" id="r_gabde5907a22b68e4214b300a183b5ac4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gabde5907a22b68e4214b300a183b5ac4b">ITM_ITREAD_AFVALID_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gabde5907a22b68e4214b300a183b5ac4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Integration Read Register Definitions.  <br /></td></tr>
<tr class="separator:gabde5907a22b68e4214b300a183b5ac4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475e0252bd4dc448b3abc62f9cdda958" id="r_ga475e0252bd4dc448b3abc62f9cdda958"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga475e0252bd4dc448b3abc62f9cdda958">ITM_ITREAD_ATREADY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga369c864748a97888b7fc07791ed6dd7d">ITM_ITREAD_ATREADY_Pos</a>*/)</td></tr>
<tr class="memdesc:ga475e0252bd4dc448b3abc62f9cdda958"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITREAD: ATREADY Mask.  <br /></td></tr>
<tr class="separator:ga475e0252bd4dc448b3abc62f9cdda958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369c864748a97888b7fc07791ed6dd7d" id="r_ga369c864748a97888b7fc07791ed6dd7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga369c864748a97888b7fc07791ed6dd7d">ITM_ITREAD_ATREADY_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga369c864748a97888b7fc07791ed6dd7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITREAD: ATREADY Position.  <br /></td></tr>
<tr class="separator:ga369c864748a97888b7fc07791ed6dd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90352cff17ccc14f8ac1e34a17394665" id="r_ga90352cff17ccc14f8ac1e34a17394665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga90352cff17ccc14f8ac1e34a17394665">ITM_ITWRITE_AFVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga112ec2adf5c6baa5dab90a27bf46d976">ITM_ITWRITE_AFVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga90352cff17ccc14f8ac1e34a17394665"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITWRITE: AFVALID Mask.  <br /></td></tr>
<tr class="separator:ga90352cff17ccc14f8ac1e34a17394665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112ec2adf5c6baa5dab90a27bf46d976" id="r_ga112ec2adf5c6baa5dab90a27bf46d976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga112ec2adf5c6baa5dab90a27bf46d976">ITM_ITWRITE_AFVALID_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga112ec2adf5c6baa5dab90a27bf46d976"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Integration Write Register Definitions.  <br /></td></tr>
<tr class="separator:ga112ec2adf5c6baa5dab90a27bf46d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe8feb12b89f3d07c22e874e0c5a18a" id="r_ga2fe8feb12b89f3d07c22e874e0c5a18a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga2fe8feb12b89f3d07c22e874e0c5a18a">ITM_ITWRITE_ATREADY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga2f37f521cf3febbb417eaae59b0c58ef">ITM_ITWRITE_ATREADY_Pos</a>*/)</td></tr>
<tr class="memdesc:ga2fe8feb12b89f3d07c22e874e0c5a18a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITWRITE: ATREADY Mask.  <br /></td></tr>
<tr class="separator:ga2fe8feb12b89f3d07c22e874e0c5a18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f37f521cf3febbb417eaae59b0c58ef" id="r_ga2f37f521cf3febbb417eaae59b0c58ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga2f37f521cf3febbb417eaae59b0c58ef">ITM_ITWRITE_ATREADY_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga2f37f521cf3febbb417eaae59b0c58ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM ITWRITE: ATREADY Position.  <br /></td></tr>
<tr class="separator:ga2f37f521cf3febbb417eaae59b0c58ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53" id="r_gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8" id="r_ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="memdesc:ga12e68e55a7badc271b948d6c7230b2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External variable to receive characters.  <br /></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a" id="r_gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)0x5AA55AA5U)</td></tr>
<tr class="memdesc:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value identifying <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character.  <br /></td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e" id="r_gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8f821bdad48c7b4a02f11ebf2c8852" id="r_ga9d8f821bdad48c7b4a02f11ebf2c8852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga9d8f821bdad48c7b4a02f11ebf2c8852">ITM_STIM_DISABLED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gafd9ed85f36233685f182cc249621e025">ITM_STIM_DISABLED_Pos</a>)</td></tr>
<tr class="memdesc:ga9d8f821bdad48c7b4a02f11ebf2c8852"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM STIM: DISABLED Mask.  <br /></td></tr>
<tr class="separator:ga9d8f821bdad48c7b4a02f11ebf2c8852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9ed85f36233685f182cc249621e025" id="r_gafd9ed85f36233685f182cc249621e025"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gafd9ed85f36233685f182cc249621e025">ITM_STIM_DISABLED_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gafd9ed85f36233685f182cc249621e025"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Stimulus Port Register Definitions.  <br /></td></tr>
<tr class="separator:gafd9ed85f36233685f182cc249621e025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc88e3338b4ef9a81e53a1d2c5ae83" id="r_ga73dc88e3338b4ef9a81e53a1d2c5ae83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83">ITM_STIM_FIFOREADY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gaa79f3a59d15d810d48d924c0ca4ae0b9">ITM_STIM_FIFOREADY_Pos</a>*/)</td></tr>
<tr class="memdesc:ga73dc88e3338b4ef9a81e53a1d2c5ae83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM STIM: FIFOREADY Mask.  <br /></td></tr>
<tr class="separator:ga73dc88e3338b4ef9a81e53a1d2c5ae83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79f3a59d15d810d48d924c0ca4ae0b9" id="r_gaa79f3a59d15d810d48d924c0ca4ae0b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gaa79f3a59d15d810d48d924c0ca4ae0b9">ITM_STIM_FIFOREADY_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa79f3a59d15d810d48d924c0ca4ae0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM STIM: FIFOREADY Position.  <br /></td></tr>
<tr class="separator:gaa79f3a59d15d810d48d924c0ca4ae0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ad7cf33de12f2ef3a412d4f354c60f" id="r_ga43ad7cf33de12f2ef3a412d4f354c60f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f">ITM_TCR_BUSY_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484">ITM_TCR_BUSY_Pos</a>)</td></tr>
<tr class="memdesc:ga43ad7cf33de12f2ef3a412d4f354c60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: BUSY Mask.  <br /></td></tr>
<tr class="separator:ga43ad7cf33de12f2ef3a412d4f354c60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9174ad4a36052c377cef4e6aba2ed484" id="r_ga9174ad4a36052c377cef4e6aba2ed484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484">ITM_TCR_BUSY_Pos</a>&#160;&#160;&#160;23<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9174ad4a36052c377cef4e6aba2ed484"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Trace Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga9174ad4a36052c377cef4e6aba2ed484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ea1c596d43d3633a202f9ee746cf70" id="r_ga98ea1c596d43d3633a202f9ee746cf70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70">ITM_TCR_DWTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e">ITM_TCR_DWTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga98ea1c596d43d3633a202f9ee746cf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: DWTENA Mask.  <br /></td></tr>
<tr class="separator:ga98ea1c596d43d3633a202f9ee746cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e83ebb33aa766070fe3d1f27ae820e" id="r_ga30e83ebb33aa766070fe3d1f27ae820e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e">ITM_TCR_DWTENA_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga30e83ebb33aa766070fe3d1f27ae820e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: DWTENA Position.  <br /></td></tr>
<tr class="separator:ga30e83ebb33aa766070fe3d1f27ae820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade862cf009827f7f6748fc44c541b067" id="r_gade862cf009827f7f6748fc44c541b067"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067">ITM_TCR_GTSFREQ_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1">ITM_TCR_GTSFREQ_Pos</a>)</td></tr>
<tr class="memdesc:gade862cf009827f7f6748fc44c541b067"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: Global timestamp frequency Mask.  <br /></td></tr>
<tr class="separator:gade862cf009827f7f6748fc44c541b067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c7c7cbc0d98426c408090b41f583f1" id="r_ga96c7c7cbc0d98426c408090b41f583f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1">ITM_TCR_GTSFREQ_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga96c7c7cbc0d98426c408090b41f583f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: Global timestamp frequency Position.  <br /></td></tr>
<tr class="separator:ga96c7c7cbc0d98426c408090b41f583f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd53e3bff24ac09d94e61cb595cb2d9" id="r_ga7dd53e3bff24ac09d94e61cb595cb2d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d">ITM_TCR_ITMENA_Pos</a>*/)</td></tr>
<tr class="memdesc:ga7dd53e3bff24ac09d94e61cb595cb2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: ITM Enable bit Mask.  <br /></td></tr>
<tr class="separator:ga7dd53e3bff24ac09d94e61cb595cb2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3286b86004bce7ffe17ee269f87f8d9d" id="r_ga3286b86004bce7ffe17ee269f87f8d9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d">ITM_TCR_ITMENA_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga3286b86004bce7ffe17ee269f87f8d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: ITM Enable bit Position.  <br /></td></tr>
<tr class="separator:ga3286b86004bce7ffe17ee269f87f8d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724f0560593042670b49e2f9a6483b6f" id="r_ga724f0560593042670b49e2f9a6483b6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga724f0560593042670b49e2f9a6483b6f">ITM_TCR_STALLENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gad74ca6140644b572eadbf21e870d24b9">ITM_TCR_STALLENA_Pos</a>)</td></tr>
<tr class="memdesc:ga724f0560593042670b49e2f9a6483b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: STALLENA Mask.  <br /></td></tr>
<tr class="separator:ga724f0560593042670b49e2f9a6483b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74ca6140644b572eadbf21e870d24b9" id="r_gad74ca6140644b572eadbf21e870d24b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gad74ca6140644b572eadbf21e870d24b9">ITM_TCR_STALLENA_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad74ca6140644b572eadbf21e870d24b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: STALLENA Position.  <br /></td></tr>
<tr class="separator:gad74ca6140644b572eadbf21e870d24b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97476cb65bab16a328b35f81fd02010a" id="r_ga97476cb65bab16a328b35f81fd02010a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a">ITM_TCR_SWOENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5">ITM_TCR_SWOENA_Pos</a>)</td></tr>
<tr class="memdesc:ga97476cb65bab16a328b35f81fd02010a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: SWOENA Mask.  <br /></td></tr>
<tr class="separator:ga97476cb65bab16a328b35f81fd02010a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a380f0c8078f6560051406583ecd6a5" id="r_ga7a380f0c8078f6560051406583ecd6a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5">ITM_TCR_SWOENA_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7a380f0c8078f6560051406583ecd6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: SWOENA Position.  <br /></td></tr>
<tr class="separator:ga7a380f0c8078f6560051406583ecd6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89b74a78701c25b442105d7fe2bbefb" id="r_gac89b74a78701c25b442105d7fe2bbefb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb">ITM_TCR_SYNCENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e">ITM_TCR_SYNCENA_Pos</a>)</td></tr>
<tr class="memdesc:gac89b74a78701c25b442105d7fe2bbefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: SYNCENA Mask.  <br /></td></tr>
<tr class="separator:gac89b74a78701c25b442105d7fe2bbefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93a1147a39fc63980d299231252a30e" id="r_gaa93a1147a39fc63980d299231252a30e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e">ITM_TCR_SYNCENA_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa93a1147a39fc63980d299231252a30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: SYNCENA Position.  <br /></td></tr>
<tr class="separator:gaa93a1147a39fc63980d299231252a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac014c7345304ed245b642eb9d6e9a302" id="r_gac014c7345304ed245b642eb9d6e9a302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gac014c7345304ed245b642eb9d6e9a302">ITM_TCR_TRACEBUSID_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga113bf41ed31584360ad7d865e5e0ace7">ITM_TCR_TRACEBUSID_Pos</a>)</td></tr>
<tr class="memdesc:gac014c7345304ed245b642eb9d6e9a302"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: ATBID Mask.  <br /></td></tr>
<tr class="separator:gac014c7345304ed245b642eb9d6e9a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113bf41ed31584360ad7d865e5e0ace7" id="r_ga113bf41ed31584360ad7d865e5e0ace7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga113bf41ed31584360ad7d865e5e0ace7">ITM_TCR_TRACEBUSID_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga113bf41ed31584360ad7d865e5e0ace7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: ATBID Position.  <br /></td></tr>
<tr class="separator:ga113bf41ed31584360ad7d865e5e0ace7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436b2e8fa24328f48f2da31c00fc9e65" id="r_ga436b2e8fa24328f48f2da31c00fc9e65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65">ITM_TCR_TSENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1">ITM_TCR_TSENA_Pos</a>)</td></tr>
<tr class="memdesc:ga436b2e8fa24328f48f2da31c00fc9e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: TSENA Mask.  <br /></td></tr>
<tr class="separator:ga436b2e8fa24328f48f2da31c00fc9e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa381845f810114ab519b90753922a1" id="r_ga5aa381845f810114ab519b90753922a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1">ITM_TCR_TSENA_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga5aa381845f810114ab519b90753922a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: TSENA Position.  <br /></td></tr>
<tr class="separator:ga5aa381845f810114ab519b90753922a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8651ecde89295bcc6e248a1b7393d6" id="r_ga3e8651ecde89295bcc6e248a1b7393d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga3e8651ecde89295bcc6e248a1b7393d6">ITM_TCR_TSPRESCALE_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__ITM.html#gaa39e93e22d56e5e9edaf866b1171ac4f">ITM_TCR_TSPRESCALE_Pos</a>)</td></tr>
<tr class="memdesc:ga3e8651ecde89295bcc6e248a1b7393d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: TSPRESCALE Mask.  <br /></td></tr>
<tr class="separator:ga3e8651ecde89295bcc6e248a1b7393d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39e93e22d56e5e9edaf866b1171ac4f" id="r_gaa39e93e22d56e5e9edaf866b1171ac4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#gaa39e93e22d56e5e9edaf866b1171ac4f">ITM_TCR_TSPRESCALE_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa39e93e22d56e5e9edaf866b1171ac4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TCR: TSPRESCALE Position.  <br /></td></tr>
<tr class="separator:gaa39e93e22d56e5e9edaf866b1171ac4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168e089d882df325a387aab3a802a46b" id="r_ga168e089d882df325a387aab3a802a46b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b">ITM_TPR_PRIVMASK_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8">ITM_TPR_PRIVMASK_Pos</a>*/)</td></tr>
<tr class="memdesc:ga168e089d882df325a387aab3a802a46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM TPR: PRIVMASK Mask.  <br /></td></tr>
<tr class="separator:ga168e089d882df325a387aab3a802a46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abe5e590d1611599df87a1884a352e8" id="r_ga7abe5e590d1611599df87a1884a352e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8">ITM_TPR_PRIVMASK_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga7abe5e590d1611599df87a1884a352e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Trace Privilege Register Definitions.  <br /></td></tr>
<tr class="separator:ga7abe5e590d1611599df87a1884a352e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e97e8ce56ae9f57da1363a937f8a17" id="r_gac8e97e8ce56ae9f57da1363a937f8a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>&#160;&#160;&#160;((<a class="el" href="structNVIC__Type.html">NVIC_Type</a>      *)     <a class="el" href="group__CMSIS__CORE.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a>        )</td></tr>
<tr class="memdesc:gac8e97e8ce56ae9f57da1363a937f8a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC configuration struct.  <br /></td></tr>
<tr class="separator:gac8e97e8ce56ae9f57da1363a937f8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0288691785a5f868238e0468b39523d" id="r_gaa0288691785a5f868238e0468b39523d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> +  0x0100UL)</td></tr>
<tr class="memdesc:gaa0288691785a5f868238e0468b39523d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Base Address.  <br /></td></tr>
<tr class="separator:gaa0288691785a5f868238e0468b39523d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cf113000a079b1f0ea3dcd5b5316c" id="r_ga590cf113000a079b1f0ea3dcd5b5316c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga590cf113000a079b1f0ea3dcd5b5316c">NVIC_ClearPendingIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></td></tr>
<tr class="separator:ga590cf113000a079b1f0ea3dcd5b5316c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4e251f59cab4e9a5e234aac02ae57" id="r_ga73b4e251f59cab4e9a5e234aac02ae57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga73b4e251f59cab4e9a5e234aac02ae57">NVIC_DisableIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></td></tr>
<tr class="separator:ga73b4e251f59cab4e9a5e234aac02ae57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3064413dbc7459d9646020fdd8bef" id="r_ga57b3064413dbc7459d9646020fdd8bef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga57b3064413dbc7459d9646020fdd8bef">NVIC_EnableIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></td></tr>
<tr class="separator:ga57b3064413dbc7459d9646020fdd8bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ad3f352f832235ab3b192ff4745320" id="r_ga58ad3f352f832235ab3b192ff4745320"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga58ad3f352f832235ab3b192ff4745320">NVIC_GetActive</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></td></tr>
<tr class="separator:ga58ad3f352f832235ab3b192ff4745320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857de13232ec65dd15087eaa15bc4a69" id="r_ga857de13232ec65dd15087eaa15bc4a69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga857de13232ec65dd15087eaa15bc4a69">NVIC_GetEnableIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></td></tr>
<tr class="separator:ga857de13232ec65dd15087eaa15bc4a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac608957a239466e9e0cbc30aa64feb3b" id="r_gac608957a239466e9e0cbc30aa64feb3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gac608957a239466e9e0cbc30aa64feb3b">NVIC_GetPendingIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></td></tr>
<tr class="separator:gac608957a239466e9e0cbc30aa64feb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59b9d0a791d2157abb319753953eceb" id="r_gaf59b9d0a791d2157abb319753953eceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaf59b9d0a791d2157abb319753953eceb">NVIC_GetPriority</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></td></tr>
<tr class="separator:gaf59b9d0a791d2157abb319753953eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eeb9214f2264fc23c34ad5de2d3fa11" id="r_ga4eeb9214f2264fc23c34ad5de2d3fa11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga4eeb9214f2264fc23c34ad5de2d3fa11">NVIC_GetPriorityGrouping</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gab2072fe50f6d7cd208f6768919f59fae">__NVIC_GetPriorityGrouping</a></td></tr>
<tr class="separator:ga4eeb9214f2264fc23c34ad5de2d3fa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955eb1c33a3dcc62af11a8385e8c0fc8" id="r_ga955eb1c33a3dcc62af11a8385e8c0fc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga955eb1c33a3dcc62af11a8385e8c0fc8">NVIC_GetVector</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></td></tr>
<tr class="separator:ga955eb1c33a3dcc62af11a8385e8c0fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b47e2e52cf5c48a5c3348636434b3ac" id="r_ga2b47e2e52cf5c48a5c3348636434b3ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga2b47e2e52cf5c48a5c3348636434b3ac">NVIC_SetPendingIRQ</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></td></tr>
<tr class="separator:ga2b47e2e52cf5c48a5c3348636434b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e9d0e2f7b6133828c71b57d4941c35" id="r_gae0e9d0e2f7b6133828c71b57d4941c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></td></tr>
<tr class="separator:gae0e9d0e2f7b6133828c71b57d4941c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e798d5aec68cdd8263db86a76df788f" id="r_ga0e798d5aec68cdd8263db86a76df788f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0e798d5aec68cdd8263db86a76df788f">NVIC_SetPriorityGrouping</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga6834dd8c9c59394f1b544b57665293a4">__NVIC_SetPriorityGrouping</a></td></tr>
<tr class="separator:ga0e798d5aec68cdd8263db86a76df788f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804af63bb4c4c317387897431814775d" id="r_ga804af63bb4c4c317387897431814775d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga804af63bb4c4c317387897431814775d">NVIC_SetVector</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></td></tr>
<tr class="separator:ga804af63bb4c4c317387897431814775d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4060c4dfcebb08871ca4244176ce752" id="r_gae4060c4dfcebb08871ca4244176ce752"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</a>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <a class="el" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</a>*/)</td></tr>
<tr class="memdesc:gae4060c4dfcebb08871ca4244176ce752"><td class="mdescLeft">&#160;</td><td class="mdescRight">STIR: INTLINESNUM Mask.  <br /></td></tr>
<tr class="separator:gae4060c4dfcebb08871ca4244176ce752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eebe495e2e48d302211108837a2b3e8" id="r_ga9eebe495e2e48d302211108837a2b3e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9eebe495e2e48d302211108837a2b3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Software Triggered Interrupt Register Definitions.  <br /></td></tr>
<tr class="separator:ga9eebe495e2e48d302211108837a2b3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa0367d3642575610476bf0366f0c48" id="r_ga6aa0367d3642575610476bf0366f0c48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga6aa0367d3642575610476bf0366f0c48">NVIC_SystemReset</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></td></tr>
<tr class="separator:ga6aa0367d3642575610476bf0366f0c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8045d905a5ca57437d8e6f71ffcb6df5" id="r_ga8045d905a5ca57437d8e6f71ffcb6df5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8045d905a5ca57437d8e6f71ffcb6df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf6477c2bde2f00f99e3c2fd1060b01" id="r_gaaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>&#160;&#160;&#160;((<a class="el" href="structSCB__Type.html">SCB_Type</a>       *)     <a class="el" href="group__CMSIS__CORE.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a>         )</td></tr>
<tr class="memdesc:gaaaf6477c2bde2f00f99e3c2fd1060b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB configuration struct.  <br /></td></tr>
<tr class="separator:gaaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc24019f3b54b8d2acd23016b2e0c7b9" id="r_gabc24019f3b54b8d2acd23016b2e0c7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</a>)</td></tr>
<tr class="memdesc:gabc24019f3b54b8d2acd23016b2e0c7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: BFHFNMINS Mask.  <br /></td></tr>
<tr class="separator:gabc24019f3b54b8d2acd23016b2e0c7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e2fc10be4f6065dcb5a7276b40d933" id="r_ga94e2fc10be4f6065dcb5a7276b40d933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</a>&#160;&#160;&#160;13<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga94e2fc10be4f6065dcb5a7276b40d933"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: BFHFNMINS Position.  <br /></td></tr>
<tr class="separator:ga94e2fc10be4f6065dcb5a7276b40d933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f571f93d3d4a6eac9a3040756d3d951" id="r_ga2f571f93d3d4a6eac9a3040756d3d951"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__CORE.html#ga198d4bfd59d6bb5d01e81b507d360496">SCB_AIRCR_ENDIANNESS_Msk</a></td></tr>
<tr class="separator:ga2f571f93d3d4a6eac9a3040756d3d951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31dec98fbc0d33ace63cb1f1a927923" id="r_gad31dec98fbc0d33ace63cb1f1a927923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__CORE.html#ga7cdf4dfe9761f51c4b5ff3875c019a28">SCB_AIRCR_ENDIANNESS_Pos</a></td></tr>
<tr class="separator:gad31dec98fbc0d33ace63cb1f1a927923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198d4bfd59d6bb5d01e81b507d360496" id="r_ga198d4bfd59d6bb5d01e81b507d360496"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga198d4bfd59d6bb5d01e81b507d360496">SCB_AIRCR_ENDIANNESS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga7cdf4dfe9761f51c4b5ff3875c019a28">SCB_AIRCR_ENDIANNESS_Pos</a>)</td></tr>
<tr class="memdesc:ga198d4bfd59d6bb5d01e81b507d360496"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: ENDIANNESS Mask.  <br /></td></tr>
<tr class="separator:ga198d4bfd59d6bb5d01e81b507d360496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdf4dfe9761f51c4b5ff3875c019a28" id="r_ga7cdf4dfe9761f51c4b5ff3875c019a28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7cdf4dfe9761f51c4b5ff3875c019a28">SCB_AIRCR_ENDIANNESS_Pos</a>&#160;&#160;&#160;15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7cdf4dfe9761f51c4b5ff3875c019a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: ENDIANNESS Position.  <br /></td></tr>
<tr class="separator:ga7cdf4dfe9761f51c4b5ff3875c019a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be60fff03f48d0d345868060dc6dae7" id="r_ga8be60fff03f48d0d345868060dc6dae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)</td></tr>
<tr class="memdesc:ga8be60fff03f48d0d345868060dc6dae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: PRIGROUP Mask.  <br /></td></tr>
<tr class="separator:ga8be60fff03f48d0d345868060dc6dae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca155deccdeca0f2c76b8100d24196c8" id="r_gaca155deccdeca0f2c76b8100d24196c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaca155deccdeca0f2c76b8100d24196c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: PRIGROUP Position.  <br /></td></tr>
<tr class="separator:gaca155deccdeca0f2c76b8100d24196c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0032bb51f38e103fc34c2a57e59ada6f" id="r_ga0032bb51f38e103fc34c2a57e59ada6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</a>)</td></tr>
<tr class="memdesc:ga0032bb51f38e103fc34c2a57e59ada6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: PRIS Mask.  <br /></td></tr>
<tr class="separator:ga0032bb51f38e103fc34c2a57e59ada6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2590e227eedb35a41044d8fb7feb9037" id="r_ga2590e227eedb35a41044d8fb7feb9037"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</a>&#160;&#160;&#160;14<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2590e227eedb35a41044d8fb7feb9037"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: PRIS Position.  <br /></td></tr>
<tr class="separator:ga2590e227eedb35a41044d8fb7feb9037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1181119559a5bd36e62afa373fa720" id="r_gaae1181119559a5bd36e62afa373fa720"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</a>)</td></tr>
<tr class="memdesc:gaae1181119559a5bd36e62afa373fa720"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: SYSRESETREQ Mask.  <br /></td></tr>
<tr class="separator:gaae1181119559a5bd36e62afa373fa720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb2737eca1eac0fc1c282a76a40953c" id="r_gaffb2737eca1eac0fc1c282a76a40953c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaffb2737eca1eac0fc1c282a76a40953c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: SYSRESETREQ Position.  <br /></td></tr>
<tr class="separator:gaffb2737eca1eac0fc1c282a76a40953c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b7fe06aaa2e87cdaf25a720dd282a1" id="r_gaf4b7fe06aaa2e87cdaf25a720dd282a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</a>)</td></tr>
<tr class="memdesc:gaf4b7fe06aaa2e87cdaf25a720dd282a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: SYSRESETREQS Mask.  <br /></td></tr>
<tr class="separator:gaf4b7fe06aaa2e87cdaf25a720dd282a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6b3da07caee0726c5aab97ecebc2a5" id="r_ga7e6b3da07caee0726c5aab97ecebc2a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7e6b3da07caee0726c5aab97ecebc2a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: SYSRESETREQS Position.  <br /></td></tr>
<tr class="separator:ga7e6b3da07caee0726c5aab97ecebc2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212c5ab1c1c82c807d30d2307aa8d218" id="r_ga212c5ab1c1c82c807d30d2307aa8d218"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</a>)</td></tr>
<tr class="memdesc:ga212c5ab1c1c82c807d30d2307aa8d218"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: VECTCLRACTIVE Mask.  <br /></td></tr>
<tr class="separator:ga212c5ab1c1c82c807d30d2307aa8d218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30a12e892bb696e61626d71359a9029" id="r_gaa30a12e892bb696e61626d71359a9029"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa30a12e892bb696e61626d71359a9029"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: VECTCLRACTIVE Position.  <br /></td></tr>
<tr class="separator:gaa30a12e892bb696e61626d71359a9029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c7cf0c490e7ae55f9503a7fda1dd22" id="r_ga90c7cf0c490e7ae55f9503a7fda1dd22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)</td></tr>
<tr class="memdesc:ga90c7cf0c490e7ae55f9503a7fda1dd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: VECTKEY Mask.  <br /></td></tr>
<tr class="separator:ga90c7cf0c490e7ae55f9503a7fda1dd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa27c0ba600bf82c3da08c748845b640" id="r_gaaa27c0ba600bf82c3da08c748845b640"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaaa27c0ba600bf82c3da08c748845b640"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Application Interrupt and Reset Control Register Definitions.  <br /></td></tr>
<tr class="separator:gaaa27c0ba600bf82c3da08c748845b640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabacedaefeefc73d666bbe59ece904493" id="r_gabacedaefeefc73d666bbe59ece904493"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</a>)</td></tr>
<tr class="memdesc:gabacedaefeefc73d666bbe59ece904493"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: VECTKEYSTAT Mask.  <br /></td></tr>
<tr class="separator:gabacedaefeefc73d666bbe59ece904493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec404750ff5ca07f499a3c06b62051ef" id="r_gaec404750ff5ca07f499a3c06b62051ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaec404750ff5ca07f499a3c06b62051ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB AIRCR: VECTKEYSTAT Position.  <br /></td></tr>
<tr class="separator:gaec404750ff5ca07f499a3c06b62051ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55a7ddb8d4b2398b0c1cfec76c0d9fd" id="r_gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> +  0x0D00UL)</td></tr>
<tr class="memdesc:gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control Block Base Address.  <br /></td></tr>
<tr class="separator:gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a28cc31cfc7d52d9d7a8fcc69c7eac" id="r_ga89a28cc31cfc7d52d9d7a8fcc69c7eac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</a>)</td></tr>
<tr class="memdesc:ga89a28cc31cfc7d52d9d7a8fcc69c7eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: BFHFNMIGN Mask.  <br /></td></tr>
<tr class="separator:ga89a28cc31cfc7d52d9d7a8fcc69c7eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4010a4f9e2a745af1b58abe1f791ebbf" id="r_ga4010a4f9e2a745af1b58abe1f791ebbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4010a4f9e2a745af1b58abe1f791ebbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: BFHFNMIGN Position.  <br /></td></tr>
<tr class="separator:ga4010a4f9e2a745af1b58abe1f791ebbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fac248cabee94546aa9530d27217772" id="r_ga7fac248cabee94546aa9530d27217772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</a>)</td></tr>
<tr class="memdesc:ga7fac248cabee94546aa9530d27217772"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: BP Mask.  <br /></td></tr>
<tr class="separator:ga7fac248cabee94546aa9530d27217772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a729c850e865d602bbf25852c7d44fe" id="r_ga2a729c850e865d602bbf25852c7d44fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</a>&#160;&#160;&#160;18<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2a729c850e865d602bbf25852c7d44fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Configuration Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga2a729c850e865d602bbf25852c7d44fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3909dff40a9c28ec50991e4202678" id="r_ga57b3909dff40a9c28ec50991e4202678"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</a>)</td></tr>
<tr class="memdesc:ga57b3909dff40a9c28ec50991e4202678"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: DC Mask.  <br /></td></tr>
<tr class="separator:ga57b3909dff40a9c28ec50991e4202678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1896a99252649cfb96139b56ba87d9b" id="r_gaa1896a99252649cfb96139b56ba87d9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa1896a99252649cfb96139b56ba87d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: DC Position.  <br /></td></tr>
<tr class="separator:gaa1896a99252649cfb96139b56ba87d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9aeac71b3abd8586d0297070f61dcb" id="r_gabb9aeac71b3abd8586d0297070f61dcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</a>)</td></tr>
<tr class="memdesc:gabb9aeac71b3abd8586d0297070f61dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: DIV_0_TRP Mask.  <br /></td></tr>
<tr class="separator:gabb9aeac71b3abd8586d0297070f61dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d512998bb8cd9333fb7627ddf59bba" id="r_gac8d512998bb8cd9333fb7627ddf59bba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac8d512998bb8cd9333fb7627ddf59bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: DIV_0_TRP Position.  <br /></td></tr>
<tr class="separator:gac8d512998bb8cd9333fb7627ddf59bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ff8f5957edac919e28b536aa6c0a59" id="r_gaf2ff8f5957edac919e28b536aa6c0a59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</a>)</td></tr>
<tr class="memdesc:gaf2ff8f5957edac919e28b536aa6c0a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: IC Mask.  <br /></td></tr>
<tr class="separator:gaf2ff8f5957edac919e28b536aa6c0a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f0f2a0818b2570f3e00b7e79501448" id="r_ga33f0f2a0818b2570f3e00b7e79501448"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga33f0f2a0818b2570f3e00b7e79501448"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: IC Position.  <br /></td></tr>
<tr class="separator:ga33f0f2a0818b2570f3e00b7e79501448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7004d71376738038e912def01c31fe8" id="r_gaf7004d71376738038e912def01c31fe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</a>)</td></tr>
<tr class="memdesc:gaf7004d71376738038e912def01c31fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: STKOFHFNMIGN Mask.  <br /></td></tr>
<tr class="separator:gaf7004d71376738038e912def01c31fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98372e0d55ce8573350ce36c500e0555" id="r_ga98372e0d55ce8573350ce36c500e0555"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga98372e0d55ce8573350ce36c500e0555"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: STKOFHFNMIGN Position.  <br /></td></tr>
<tr class="separator:ga98372e0d55ce8573350ce36c500e0555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c96ad594af70c007923979085c99e0" id="r_ga68c96ad594af70c007923979085c99e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</a>)</td></tr>
<tr class="memdesc:ga68c96ad594af70c007923979085c99e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: UNALIGN_TRP Mask.  <br /></td></tr>
<tr class="separator:ga68c96ad594af70c007923979085c99e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e4928b864ea10fc24dbbc57d976229" id="r_gac4e4928b864ea10fc24dbbc57d976229"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac4e4928b864ea10fc24dbbc57d976229"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: UNALIGN_TRP Position.  <br /></td></tr>
<tr class="separator:gac4e4928b864ea10fc24dbbc57d976229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf59b6343ca962c80e1885710da90aa" id="r_ga4cf59b6343ca962c80e1885710da90aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</a>)</td></tr>
<tr class="memdesc:ga4cf59b6343ca962c80e1885710da90aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: USERSETMPEND Mask.  <br /></td></tr>
<tr class="separator:ga4cf59b6343ca962c80e1885710da90aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789e41f45f59a8cd455fd59fa7652e5e" id="r_ga789e41f45f59a8cd455fd59fa7652e5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga789e41f45f59a8cd455fd59fa7652e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCR: USERSETMPEND Position.  <br /></td></tr>
<tr class="separator:ga789e41f45f59a8cd455fd59fa7652e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae093c4c635dad43845967512fa87173a" id="r_gae093c4c635dad43845967512fa87173a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</td></tr>
<tr class="memdesc:gae093c4c635dad43845967512fa87173a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: Associativity Mask.  <br /></td></tr>
<tr class="separator:gae093c4c635dad43845967512fa87173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67f2f83976b819fb3039fc35cfef0fb" id="r_gae67f2f83976b819fb3039fc35cfef0fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae67f2f83976b819fb3039fc35cfef0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: Associativity Position.  <br /></td></tr>
<tr class="separator:gae67f2f83976b819fb3039fc35cfef0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b3bdffe4c289b9c19c70cf698499da" id="r_ga07b3bdffe4c289b9c19c70cf698499da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</a>*/)</td></tr>
<tr class="memdesc:ga07b3bdffe4c289b9c19c70cf698499da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: LineSize Mask.  <br /></td></tr>
<tr class="separator:ga07b3bdffe4c289b9c19c70cf698499da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750388e1509b36d35568a68a7a1e1ff7" id="r_ga750388e1509b36d35568a68a7a1e1ff7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga750388e1509b36d35568a68a7a1e1ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: LineSize Position.  <br /></td></tr>
<tr class="separator:ga750388e1509b36d35568a68a7a1e1ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d1f01185d7a039334031008386c5a8" id="r_ga47d1f01185d7a039334031008386c5a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>)</td></tr>
<tr class="memdesc:ga47d1f01185d7a039334031008386c5a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: NumSets Mask.  <br /></td></tr>
<tr class="separator:ga47d1f01185d7a039334031008386c5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1028d2c238f74d2aa021f53ffbe8d7ab" id="r_ga1028d2c238f74d2aa021f53ffbe8d7ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>&#160;&#160;&#160;13<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga1028d2c238f74d2aa021f53ffbe8d7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: NumSets Position.  <br /></td></tr>
<tr class="separator:ga1028d2c238f74d2aa021f53ffbe8d7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77f28cbf94b44c1114a66e05cc43255" id="r_gaa77f28cbf94b44c1114a66e05cc43255"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</a>)</td></tr>
<tr class="memdesc:gaa77f28cbf94b44c1114a66e05cc43255"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: RA Mask.  <br /></td></tr>
<tr class="separator:gaa77f28cbf94b44c1114a66e05cc43255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379743eea011cede0032ecb7812b51e1" id="r_ga379743eea011cede0032ecb7812b51e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga379743eea011cede0032ecb7812b51e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: RA Position.  <br /></td></tr>
<tr class="separator:ga379743eea011cede0032ecb7812b51e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519ebde5ad64be2098f586bddbc8e898" id="r_ga519ebde5ad64be2098f586bddbc8e898"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</a>)</td></tr>
<tr class="memdesc:ga519ebde5ad64be2098f586bddbc8e898"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: WA Mask.  <br /></td></tr>
<tr class="separator:ga519ebde5ad64be2098f586bddbc8e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade432ae0a64858e92fa35c2983fb47a4" id="r_gade432ae0a64858e92fa35c2983fb47a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gade432ae0a64858e92fa35c2983fb47a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: WA Position.  <br /></td></tr>
<tr class="separator:gade432ae0a64858e92fa35c2983fb47a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c0516faf8b9c7ab4151823c48f39b6" id="r_gaa9c0516faf8b9c7ab4151823c48f39b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</a>)</td></tr>
<tr class="memdesc:gaa9c0516faf8b9c7ab4151823c48f39b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: WB Mask.  <br /></td></tr>
<tr class="separator:gaa9c0516faf8b9c7ab4151823c48f39b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a32c31034cf30f6fe4dfaa9d0d6a6af" id="r_ga4a32c31034cf30f6fe4dfaa9d0d6a6af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ga4a32c31034cf30f6fe4dfaa9d0d6a6af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: WB Position.  <br /></td></tr>
<tr class="separator:ga4a32c31034cf30f6fe4dfaa9d0d6a6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9089551a75985fa7cf051062ed2d62b9" id="r_ga9089551a75985fa7cf051062ed2d62b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</a>)</td></tr>
<tr class="memdesc:ga9089551a75985fa7cf051062ed2d62b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CCSIDR: WT Mask.  <br /></td></tr>
<tr class="separator:ga9089551a75985fa7cf051062ed2d62b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eaf5ef29d920023de2cf53b25d0d56c" id="r_ga4eaf5ef29d920023de2cf53b25d0d56c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4eaf5ef29d920023de2cf53b25d0d56c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Cache Size ID Register Definitions.  <br /></td></tr>
<tr class="separator:ga4eaf5ef29d920023de2cf53b25d0d56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dd2218996bebbf2a38180ae6f9fcf7" id="r_ga56dd2218996bebbf2a38180ae6f9fcf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga56dd2218996bebbf2a38180ae6f9fcf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): BFARVALID Mask.  <br /></td></tr>
<tr class="separator:ga56dd2218996bebbf2a38180ae6f9fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdff62f1f5730c14c809fef9009bfbb" id="r_ga1cdff62f1f5730c14c809fef9009bfbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga1cdff62f1f5730c14c809fef9009bfbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB BusFault Status Register Definitions (part of SCB Configurable Fault Status Register)  <br /></td></tr>
<tr class="separator:ga1cdff62f1f5730c14c809fef9009bfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dc1ddfdc37a6b92597a6f7e498c1d6" id="r_ga26dc1ddfdc37a6b92597a6f7e498c1d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a>)</td></tr>
<tr class="memdesc:ga26dc1ddfdc37a6b92597a6f7e498c1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR: Bus Fault Status Register Mask.  <br /></td></tr>
<tr class="separator:ga26dc1ddfdc37a6b92597a6f7e498c1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555a24f4f57d199f91d1d1ab7c8c3c8a" id="r_ga555a24f4f57d199f91d1d1ab7c8c3c8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga555a24f4f57d199f91d1d1ab7c8c3c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR: Bus Fault Status Register Position.  <br /></td></tr>
<tr class="separator:ga555a24f4f57d199f91d1d1ab7c8c3c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd585d5b620c175f80dd99aecbe42bcf" id="r_gacd585d5b620c175f80dd99aecbe42bcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</a>)</td></tr>
<tr class="memdesc:gacd585d5b620c175f80dd99aecbe42bcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): DACCVIOL Mask.  <br /></td></tr>
<tr class="separator:gacd585d5b620c175f80dd99aecbe42bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c22daf6e72e64259673b55ae095725" id="r_gaa9c22daf6e72e64259673b55ae095725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaa9c22daf6e72e64259673b55ae095725"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): DACCVIOL Position.  <br /></td></tr>
<tr class="separator:gaa9c22daf6e72e64259673b55ae095725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d91a0850b4962ad1335b2eadac6777e" id="r_ga9d91a0850b4962ad1335b2eadac6777e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</a>)</td></tr>
<tr class="memdesc:ga9d91a0850b4962ad1335b2eadac6777e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): DIVBYZERO Mask.  <br /></td></tr>
<tr class="separator:ga9d91a0850b4962ad1335b2eadac6777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fc61d57be3e94db000367f521aa1fc" id="r_gaa8fc61d57be3e94db000367f521aa1fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 9<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaa8fc61d57be3e94db000367f521aa1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB UsageFault Status Register Definitions (part of SCB Configurable Fault Status Register)  <br /></td></tr>
<tr class="separator:gaa8fc61d57be3e94db000367f521aa1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a8e6525cd6c610f05d99640b40e6b7" id="r_gac0a8e6525cd6c610f05d99640b40e6b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</a>*/)</td></tr>
<tr class="memdesc:gac0a8e6525cd6c610f05d99640b40e6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): IACCVIOL Mask.  <br /></td></tr>
<tr class="separator:gac0a8e6525cd6c610f05d99640b40e6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964f0465dfaca775e31db26e50f395d5" id="r_ga964f0465dfaca775e31db26e50f395d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 0U)</td></tr>
<tr class="memdesc:ga964f0465dfaca775e31db26e50f395d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): IACCVIOL Position.  <br /></td></tr>
<tr class="separator:ga964f0465dfaca775e31db26e50f395d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0907c95aabc4b9d77c3e28d14a717f" id="r_ga2a0907c95aabc4b9d77c3e28d14a717f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</a>)</td></tr>
<tr class="memdesc:ga2a0907c95aabc4b9d77c3e28d14a717f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): IBUSERR Mask.  <br /></td></tr>
<tr class="separator:ga2a0907c95aabc4b9d77c3e28d14a717f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01f4e7c1daa67e2ca8eb4411fd80df4" id="r_gad01f4e7c1daa67e2ca8eb4411fd80df4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 0U)</td></tr>
<tr class="memdesc:gad01f4e7c1daa67e2ca8eb4411fd80df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): IBUSERR Position.  <br /></td></tr>
<tr class="separator:gad01f4e7c1daa67e2ca8eb4411fd80df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6b3b643e1c2e14c96f10b42d59fc64" id="r_ga6e6b3b643e1c2e14c96f10b42d59fc64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</a>)</td></tr>
<tr class="memdesc:ga6e6b3b643e1c2e14c96f10b42d59fc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): IMPRECISERR Mask.  <br /></td></tr>
<tr class="separator:ga6e6b3b643e1c2e14c96f10b42d59fc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec426f59eb8d75acd48b32953ac154f5" id="r_gaec426f59eb8d75acd48b32953ac154f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaec426f59eb8d75acd48b32953ac154f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): IMPRECISERR Position.  <br /></td></tr>
<tr class="separator:gaec426f59eb8d75acd48b32953ac154f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7f0192bfedbde5d313fe7e637f55f1" id="r_gafd7f0192bfedbde5d313fe7e637f55f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</a>)</td></tr>
<tr class="memdesc:gafd7f0192bfedbde5d313fe7e637f55f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): INVPC Mask.  <br /></td></tr>
<tr class="separator:gafd7f0192bfedbde5d313fe7e637f55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d3cebe0e96962941e5e3a729307c2" id="r_ga526d3cebe0e96962941e5e3a729307c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga526d3cebe0e96962941e5e3a729307c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): INVPC Position.  <br /></td></tr>
<tr class="separator:ga526d3cebe0e96962941e5e3a729307c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8088a459ac3900a43a54f5cd4252484d" id="r_ga8088a459ac3900a43a54f5cd4252484d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</a>)</td></tr>
<tr class="memdesc:ga8088a459ac3900a43a54f5cd4252484d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): INVSTATE Mask.  <br /></td></tr>
<tr class="separator:ga8088a459ac3900a43a54f5cd4252484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ecc14a387d790129e9a3fb1312407a" id="r_ga85ecc14a387d790129e9a3fb1312407a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga85ecc14a387d790129e9a3fb1312407a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): INVSTATE Position.  <br /></td></tr>
<tr class="separator:ga85ecc14a387d790129e9a3fb1312407a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af8c68915f63358325fb4ebc5d7acc1" id="r_ga8af8c68915f63358325fb4ebc5d7acc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</a>)</td></tr>
<tr class="memdesc:ga8af8c68915f63358325fb4ebc5d7acc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): LSPERR Mask.  <br /></td></tr>
<tr class="separator:ga8af8c68915f63358325fb4ebc5d7acc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b4a695a4f8d14a17be613423ef30e1" id="r_gaf9b4a695a4f8d14a17be613423ef30e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaf9b4a695a4f8d14a17be613423ef30e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): LSPERR Position.  <br /></td></tr>
<tr class="separator:gaf9b4a695a4f8d14a17be613423ef30e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46716159a3808c9e7da22067d6bec98" id="r_gad46716159a3808c9e7da22067d6bec98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a>*/)</td></tr>
<tr class="memdesc:gad46716159a3808c9e7da22067d6bec98"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR: Memory Manage Fault Status Register Mask.  <br /></td></tr>
<tr class="separator:gad46716159a3808c9e7da22067d6bec98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f41491cec5b5acca3fbc94efbd799e" id="r_ga91f41491cec5b5acca3fbc94efbd799e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga91f41491cec5b5acca3fbc94efbd799e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR: Memory Manage Fault Status Register Position.  <br /></td></tr>
<tr class="separator:ga91f41491cec5b5acca3fbc94efbd799e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0602ef4ef443ef6ccb1f24d6886661a" id="r_gac0602ef4ef443ef6ccb1f24d6886661a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</a>)</td></tr>
<tr class="memdesc:gac0602ef4ef443ef6ccb1f24d6886661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MLSPERR Mask.  <br /></td></tr>
<tr class="separator:gac0602ef4ef443ef6ccb1f24d6886661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1390a486a538d1bb8e9661b678e88e39" id="r_ga1390a486a538d1bb8e9661b678e88e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga1390a486a538d1bb8e9661b678e88e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MLSPERR Position.  <br /></td></tr>
<tr class="separator:ga1390a486a538d1bb8e9661b678e88e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f17b24b05b0405de908ce185bef5c3" id="r_ga33f17b24b05b0405de908ce185bef5c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga33f17b24b05b0405de908ce185bef5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MMARVALID Mask.  <br /></td></tr>
<tr class="separator:ga33f17b24b05b0405de908ce185bef5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a595a3a8e0171473d486b490669165" id="r_gaf9a595a3a8e0171473d486b490669165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaf9a595a3a8e0171473d486b490669165"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB MemManage Fault Status Register Definitions (part of SCB Configurable Fault Status Register)  <br /></td></tr>
<tr class="separator:gaf9a595a3a8e0171473d486b490669165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30331822fa13db8ee288173cfbcbbf72" id="r_ga30331822fa13db8ee288173cfbcbbf72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</a>)</td></tr>
<tr class="memdesc:ga30331822fa13db8ee288173cfbcbbf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MSTKERR Mask.  <br /></td></tr>
<tr class="separator:ga30331822fa13db8ee288173cfbcbbf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76517c60f54396e7cf075876e8af7a62" id="r_ga76517c60f54396e7cf075876e8af7a62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga76517c60f54396e7cf075876e8af7a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MSTKERR Position.  <br /></td></tr>
<tr class="separator:ga76517c60f54396e7cf075876e8af7a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d77850270c5ca96e63e456315609876" id="r_ga2d77850270c5ca96e63e456315609876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</a>)</td></tr>
<tr class="memdesc:ga2d77850270c5ca96e63e456315609876"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MUNSTKERR Mask.  <br /></td></tr>
<tr class="separator:ga2d77850270c5ca96e63e456315609876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5bd9bcd654e271a3e78c5c0a39444d" id="r_ga9e5bd9bcd654e271a3e78c5c0a39444d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</a> + 3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga9e5bd9bcd654e271a3e78c5c0a39444d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (MMFSR): MUNSTKERR Position.  <br /></td></tr>
<tr class="separator:ga9e5bd9bcd654e271a3e78c5c0a39444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbafe22a9550ca20427cd7e2f2bed7f" id="r_ga6cbafe22a9550ca20427cd7e2f2bed7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</a>)</td></tr>
<tr class="memdesc:ga6cbafe22a9550ca20427cd7e2f2bed7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): NOCP Mask.  <br /></td></tr>
<tr class="separator:ga6cbafe22a9550ca20427cd7e2f2bed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769b841a38d4e7b8c5e7e74cf0455754" id="r_ga769b841a38d4e7b8c5e7e74cf0455754"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga769b841a38d4e7b8c5e7e74cf0455754"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): NOCP Position.  <br /></td></tr>
<tr class="separator:ga769b841a38d4e7b8c5e7e74cf0455754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fc0d1f80364470e52d3dcf941f38cc" id="r_gad8fc0d1f80364470e52d3dcf941f38cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</a>)</td></tr>
<tr class="memdesc:gad8fc0d1f80364470e52d3dcf941f38cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): PRECISERR Mask.  <br /></td></tr>
<tr class="separator:gad8fc0d1f80364470e52d3dcf941f38cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4744e87d7f6eddbff803977901d6ad0" id="r_gaf4744e87d7f6eddbff803977901d6ad0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:gaf4744e87d7f6eddbff803977901d6ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): PRECISERR Position.  <br /></td></tr>
<tr class="separator:gaf4744e87d7f6eddbff803977901d6ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77076fdfa5941327d4d8f0cb99653872" id="r_ga77076fdfa5941327d4d8f0cb99653872"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</a>)</td></tr>
<tr class="memdesc:ga77076fdfa5941327d4d8f0cb99653872"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): STKERR Mask.  <br /></td></tr>
<tr class="separator:ga77076fdfa5941327d4d8f0cb99653872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a8fe875fb6cc28e0e36ddf27d81a8f" id="r_ga62a8fe875fb6cc28e0e36ddf27d81a8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga62a8fe875fb6cc28e0e36ddf27d81a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): STKERR Position.  <br /></td></tr>
<tr class="separator:ga62a8fe875fb6cc28e0e36ddf27d81a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b3bb3653d904169486e2d4efe4c566" id="r_gae0b3bb3653d904169486e2d4efe4c566"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</a>)</td></tr>
<tr class="memdesc:gae0b3bb3653d904169486e2d4efe4c566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): STKOF Mask.  <br /></td></tr>
<tr class="separator:gae0b3bb3653d904169486e2d4efe4c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d4221dbc3b9ec07aa5eb66d3497d7f" id="r_ga35d4221dbc3b9ec07aa5eb66d3497d7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga35d4221dbc3b9ec07aa5eb66d3497d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): STKOF Position.  <br /></td></tr>
<tr class="separator:ga35d4221dbc3b9ec07aa5eb66d3497d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d2aa508a08a2cab97aa8683c87d125" id="r_gac7d2aa508a08a2cab97aa8683c87d125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</a>)</td></tr>
<tr class="memdesc:gac7d2aa508a08a2cab97aa8683c87d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): UNALIGNED Mask.  <br /></td></tr>
<tr class="separator:gac7d2aa508a08a2cab97aa8683c87d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8836da99a7e569d7a5a79ab4eaa85690" id="r_ga8836da99a7e569d7a5a79ab4eaa85690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga8836da99a7e569d7a5a79ab4eaa85690"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): UNALIGNED Position.  <br /></td></tr>
<tr class="separator:ga8836da99a7e569d7a5a79ab4eaa85690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e201c8da2bd76df35e184f31b89f1e" id="r_ga96e201c8da2bd76df35e184f31b89f1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</a>)</td></tr>
<tr class="memdesc:ga96e201c8da2bd76df35e184f31b89f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): UNDEFINSTR Mask.  <br /></td></tr>
<tr class="separator:ga96e201c8da2bd76df35e184f31b89f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28219a6a1ae6b6118ffd1682c362c63d" id="r_ga28219a6a1ae6b6118ffd1682c362c63d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 0U)</td></tr>
<tr class="memdesc:ga28219a6a1ae6b6118ffd1682c362c63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (UFSR): UNDEFINSTR Position.  <br /></td></tr>
<tr class="separator:ga28219a6a1ae6b6118ffd1682c362c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfce5c289681884651f92377d09380e" id="r_ga2dfce5c289681884651f92377d09380e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</a>)</td></tr>
<tr class="memdesc:ga2dfce5c289681884651f92377d09380e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): UNSTKERR Mask.  <br /></td></tr>
<tr class="separator:ga2dfce5c289681884651f92377d09380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f70b590d3d8f11145e4ff20f7c9f3e8" id="r_ga7f70b590d3d8f11145e4ff20f7c9f3e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td></tr>
<tr class="memdesc:ga7f70b590d3d8f11145e4ff20f7c9f3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR (BFSR): UNSTKERR Position.  <br /></td></tr>
<tr class="separator:ga7f70b590d3d8f11145e4ff20f7c9f3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565807b1a3f31891f1f967d0fa30d03f" id="r_ga565807b1a3f31891f1f967d0fa30d03f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a>)</td></tr>
<tr class="memdesc:ga565807b1a3f31891f1f967d0fa30d03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CFSR: Usage Fault Status Register Mask.  <br /></td></tr>
<tr class="separator:ga565807b1a3f31891f1f967d0fa30d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e4197b295c8560e68e2d71285c7879" id="r_gac8e4197b295c8560e68e2d71285c7879"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac8e4197b295c8560e68e2d71285c7879"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Configurable Fault Status Register Definitions.  <br /></td></tr>
<tr class="separator:gac8e4197b295c8560e68e2d71285c7879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3accaa1c94b1d7b920a48ffa1b47443b" id="r_ga3accaa1c94b1d7b920a48ffa1b47443b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</a>)</td></tr>
<tr class="memdesc:ga3accaa1c94b1d7b920a48ffa1b47443b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CLIDR: LoC Mask.  <br /></td></tr>
<tr class="separator:ga3accaa1c94b1d7b920a48ffa1b47443b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad723f01984bb639c77acc9529fa35ea8" id="r_gad723f01984bb639c77acc9529fa35ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad723f01984bb639c77acc9529fa35ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CLIDR: LoC Position.  <br /></td></tr>
<tr class="separator:gad723f01984bb639c77acc9529fa35ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2124def29e03f85d8ab6b455f5a174" id="r_ga4a2124def29e03f85d8ab6b455f5a174"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</a>)</td></tr>
<tr class="memdesc:ga4a2124def29e03f85d8ab6b455f5a174"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CLIDR: LoUU Mask.  <br /></td></tr>
<tr class="separator:ga4a2124def29e03f85d8ab6b455f5a174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384f04641b96d74495e023cca27ed72f" id="r_ga384f04641b96d74495e023cca27ed72f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga384f04641b96d74495e023cca27ed72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Cache Level ID Register Definitions.  <br /></td></tr>
<tr class="separator:ga384f04641b96d74495e023cca27ed72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae4a1f27a927338ae9dc51a0e146213" id="r_gafae4a1f27a927338ae9dc51a0e146213"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</a>)</td></tr>
<tr class="memdesc:gafae4a1f27a927338ae9dc51a0e146213"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: ARCHITECTURE Mask.  <br /></td></tr>
<tr class="separator:gafae4a1f27a927338ae9dc51a0e146213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b3236b08fb8e840efb682645fb0e98" id="r_gaf8b3236b08fb8e840efb682645fb0e98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf8b3236b08fb8e840efb682645fb0e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: ARCHITECTURE Position.  <br /></td></tr>
<tr class="separator:gaf8b3236b08fb8e840efb682645fb0e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0932b31faafd47656a03ced75a31d99b" id="r_ga0932b31faafd47656a03ced75a31d99b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</a>)</td></tr>
<tr class="memdesc:ga0932b31faafd47656a03ced75a31d99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: IMPLEMENTER Mask.  <br /></td></tr>
<tr class="separator:ga0932b31faafd47656a03ced75a31d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58686b88f94f789d4e6f429fe1ff58cf" id="r_ga58686b88f94f789d4e6f429fe1ff58cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga58686b88f94f789d4e6f429fe1ff58cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID Register Definitions.  <br /></td></tr>
<tr class="separator:ga58686b88f94f789d4e6f429fe1ff58cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e581423ca016680c238c469aba546d" id="r_ga98e581423ca016680c238c469aba546d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</a>)</td></tr>
<tr class="memdesc:ga98e581423ca016680c238c469aba546d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: PARTNO Mask.  <br /></td></tr>
<tr class="separator:ga98e581423ca016680c238c469aba546d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705f68eaa9afb042ca2407dc4e4629ac" id="r_ga705f68eaa9afb042ca2407dc4e4629ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga705f68eaa9afb042ca2407dc4e4629ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: PARTNO Position.  <br /></td></tr>
<tr class="separator:ga705f68eaa9afb042ca2407dc4e4629ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec0448b6483f77e7f5d08b4b81d85df" id="r_ga2ec0448b6483f77e7f5d08b4b81d85df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</a>*/)</td></tr>
<tr class="memdesc:ga2ec0448b6483f77e7f5d08b4b81d85df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: REVISION Mask.  <br /></td></tr>
<tr class="separator:ga2ec0448b6483f77e7f5d08b4b81d85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3d9071e574de11fb27ba57034838b1" id="r_ga3c3d9071e574de11fb27ba57034838b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga3c3d9071e574de11fb27ba57034838b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: REVISION Position.  <br /></td></tr>
<tr class="separator:ga3c3d9071e574de11fb27ba57034838b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad358dfbd04300afc1824329d128b99e8" id="r_gad358dfbd04300afc1824329d128b99e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</a>)</td></tr>
<tr class="memdesc:gad358dfbd04300afc1824329d128b99e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: VARIANT Mask.  <br /></td></tr>
<tr class="separator:gad358dfbd04300afc1824329d128b99e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104462bd0815391b4044a70bd15d3a71" id="r_ga104462bd0815391b4044a70bd15d3a71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga104462bd0815391b4044a70bd15d3a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CPUID: VARIANT Position.  <br /></td></tr>
<tr class="separator:ga104462bd0815391b4044a70bd15d3a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5d98f4d43366cadcc5c3d7ac37228c" id="r_ga4e5d98f4d43366cadcc5c3d7ac37228c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</a>*/)</td></tr>
<tr class="memdesc:ga4e5d98f4d43366cadcc5c3d7ac37228c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CSSELR: InD Mask.  <br /></td></tr>
<tr class="separator:ga4e5d98f4d43366cadcc5c3d7ac37228c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e80783c3bd7b11504c63b052b0c0b9" id="r_ga70e80783c3bd7b11504c63b052b0c0b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga70e80783c3bd7b11504c63b052b0c0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CSSELR: InD Position.  <br /></td></tr>
<tr class="separator:ga70e80783c3bd7b11504c63b052b0c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24e3a6d6960acff3d6949e416046cf0" id="r_gaa24e3a6d6960acff3d6949e416046cf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</a>)</td></tr>
<tr class="memdesc:gaa24e3a6d6960acff3d6949e416046cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CSSELR: Level Mask.  <br /></td></tr>
<tr class="separator:gaa24e3a6d6960acff3d6949e416046cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c014c9678bc9072f10459a1e14b973c" id="r_ga8c014c9678bc9072f10459a1e14b973c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga8c014c9678bc9072f10459a1e14b973c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Cache Size Selection Register Definitions.  <br /></td></tr>
<tr class="separator:ga8c014c9678bc9072f10459a1e14b973c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341c1fe0efc63e26a2affebda136da6c" id="r_ga341c1fe0efc63e26a2affebda136da6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</a>)</td></tr>
<tr class="memdesc:ga341c1fe0efc63e26a2affebda136da6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: CWG Mask.  <br /></td></tr>
<tr class="separator:ga341c1fe0efc63e26a2affebda136da6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ba2dac3d22d7892eabb851c052a286" id="r_ga96ba2dac3d22d7892eabb851c052a286"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga96ba2dac3d22d7892eabb851c052a286"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: CWG Position.  <br /></td></tr>
<tr class="separator:ga96ba2dac3d22d7892eabb851c052a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634bb0b270954a68757c86c517de948b" id="r_ga634bb0b270954a68757c86c517de948b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</a>)</td></tr>
<tr class="memdesc:ga634bb0b270954a68757c86c517de948b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: DminLine Mask.  <br /></td></tr>
<tr class="separator:ga634bb0b270954a68757c86c517de948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25b69e6ea66c125f703870adabb0d65" id="r_gae25b69e6ea66c125f703870adabb0d65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae25b69e6ea66c125f703870adabb0d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: DminLine Position.  <br /></td></tr>
<tr class="separator:gae25b69e6ea66c125f703870adabb0d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bb1ed5199a32e0ebad001e1b64ac35" id="r_ga02bb1ed5199a32e0ebad001e1b64ac35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</a>)</td></tr>
<tr class="memdesc:ga02bb1ed5199a32e0ebad001e1b64ac35"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: ERG Mask.  <br /></td></tr>
<tr class="separator:ga02bb1ed5199a32e0ebad001e1b64ac35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7692042fbaab5852ca60f6c2d659f724" id="r_ga7692042fbaab5852ca60f6c2d659f724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga7692042fbaab5852ca60f6c2d659f724"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: ERG Position.  <br /></td></tr>
<tr class="separator:ga7692042fbaab5852ca60f6c2d659f724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0303349e35d3777aa3aceae268f1651" id="r_gaf0303349e35d3777aa3aceae268f1651"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</a>&#160;&#160;&#160;(7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</a>)</td></tr>
<tr class="memdesc:gaf0303349e35d3777aa3aceae268f1651"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: Format Mask.  <br /></td></tr>
<tr class="separator:gaf0303349e35d3777aa3aceae268f1651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c7f12bf78e1049eeb477a1d48b144f" id="r_gab3c7f12bf78e1049eeb477a1d48b144f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab3c7f12bf78e1049eeb477a1d48b144f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Cache Type Register Definitions.  <br /></td></tr>
<tr class="separator:gab3c7f12bf78e1049eeb477a1d48b144f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62440e20c39b8022279a4a706ef9aa3" id="r_gac62440e20c39b8022279a4a706ef9aa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</a>*/)</td></tr>
<tr class="memdesc:gac62440e20c39b8022279a4a706ef9aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: ImInLine Mask.  <br /></td></tr>
<tr class="separator:gac62440e20c39b8022279a4a706ef9aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be00464e6789da9619947d67d2a1529" id="r_ga5be00464e6789da9619947d67d2a1529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga5be00464e6789da9619947d67d2a1529"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB CTR: ImInLine Position.  <br /></td></tr>
<tr class="separator:ga5be00464e6789da9619947d67d2a1529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b0bea5ab77d4ad7d5c21e77ca463ad" id="r_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>)</td></tr>
<tr class="memdesc:gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCISW: Set Mask.  <br /></td></tr>
<tr class="separator:gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525f1bb9849e89b3eafbd53dcd51e296" id="r_ga525f1bb9849e89b3eafbd53dcd51e296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga525f1bb9849e89b3eafbd53dcd51e296"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCISW: Set Position.  <br /></td></tr>
<tr class="separator:ga525f1bb9849e89b3eafbd53dcd51e296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2269bbe0bc7705e1da8f5ee0f581054" id="r_gaf2269bbe0bc7705e1da8f5ee0f581054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>)</td></tr>
<tr class="memdesc:gaf2269bbe0bc7705e1da8f5ee0f581054"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCISW: Way Mask.  <br /></td></tr>
<tr class="separator:gaf2269bbe0bc7705e1da8f5ee0f581054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90bd0b36679219d6a2144eba6eb96cd" id="r_gaa90bd0b36679219d6a2144eba6eb96cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gaa90bd0b36679219d6a2144eba6eb96cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB D-Cache Clean and Invalidate by Set-way Register Definitions.  <br /></td></tr>
<tr class="separator:gaa90bd0b36679219d6a2144eba6eb96cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669e16d98c8ea0e66afb04641971d98c" id="r_ga669e16d98c8ea0e66afb04641971d98c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>)</td></tr>
<tr class="memdesc:ga669e16d98c8ea0e66afb04641971d98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCSW: Set Mask.  <br /></td></tr>
<tr class="separator:ga669e16d98c8ea0e66afb04641971d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93985adc38a127bc8dc909ac58e8fea" id="r_gae93985adc38a127bc8dc909ac58e8fea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae93985adc38a127bc8dc909ac58e8fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCSW: Set Position.  <br /></td></tr>
<tr class="separator:gae93985adc38a127bc8dc909ac58e8fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8374e67655ac524284c9bb59eb2efa23" id="r_ga8374e67655ac524284c9bb59eb2efa23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>)</td></tr>
<tr class="memdesc:ga8374e67655ac524284c9bb59eb2efa23"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCCSW: Way Mask.  <br /></td></tr>
<tr class="separator:ga8374e67655ac524284c9bb59eb2efa23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cac2d69791e13af276d8306c796925f" id="r_ga6cac2d69791e13af276d8306c796925f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ga6cac2d69791e13af276d8306c796925f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB D-Cache Clean by Set-way Register Definitions.  <br /></td></tr>
<tr class="separator:ga6cac2d69791e13af276d8306c796925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08fbef94f7d068a7c0217e074c697f9" id="r_gab08fbef94f7d068a7c0217e074c697f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>)</td></tr>
<tr class="memdesc:gab08fbef94f7d068a7c0217e074c697f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCISW: Set Mask.  <br /></td></tr>
<tr class="separator:gab08fbef94f7d068a7c0217e074c697f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6bd5b7d1c47c7db06afdecc6e49281" id="r_gaea6bd5b7d1c47c7db06afdecc6e49281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaea6bd5b7d1c47c7db06afdecc6e49281"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCISW: Set Position.  <br /></td></tr>
<tr class="separator:gaea6bd5b7d1c47c7db06afdecc6e49281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe6096a36807e0b7e1d09a06ef1d750" id="r_gabfe6096a36807e0b7e1d09a06ef1d750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>)</td></tr>
<tr class="memdesc:gabfe6096a36807e0b7e1d09a06ef1d750"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DCISW: Way Mask.  <br /></td></tr>
<tr class="separator:gabfe6096a36807e0b7e1d09a06ef1d750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a2a5e1707c9ef277e67dacd4e247fd" id="r_gaa6a2a5e1707c9ef277e67dacd4e247fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gaa6a2a5e1707c9ef277e67dacd4e247fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB D-Cache Invalidate by Set-way Register Definitions.  <br /></td></tr>
<tr class="separator:gaa6a2a5e1707c9ef277e67dacd4e247fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609edf8f50bc49adb51ae28bcecefe1f" id="r_ga609edf8f50bc49adb51ae28bcecefe1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</a>)</td></tr>
<tr class="memdesc:ga609edf8f50bc49adb51ae28bcecefe1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: BKPT Mask.  <br /></td></tr>
<tr class="separator:ga609edf8f50bc49adb51ae28bcecefe1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28fdce48655f0dcefb383aebf26b050" id="r_gaf28fdce48655f0dcefb383aebf26b050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf28fdce48655f0dcefb383aebf26b050"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: BKPT Position.  <br /></td></tr>
<tr class="separator:gaf28fdce48655f0dcefb383aebf26b050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7384b8a761704655fd45396a305663" id="r_ga3f7384b8a761704655fd45396a305663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</a>)</td></tr>
<tr class="memdesc:ga3f7384b8a761704655fd45396a305663"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: DWTTRAP Mask.  <br /></td></tr>
<tr class="separator:ga3f7384b8a761704655fd45396a305663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf82364c6d0ed7206f1084277b7cc61" id="r_gaccf82364c6d0ed7206f1084277b7cc61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaccf82364c6d0ed7206f1084277b7cc61"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: DWTTRAP Position.  <br /></td></tr>
<tr class="separator:gaccf82364c6d0ed7206f1084277b7cc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cba2ec1f588ce0b10b191d6b0d23399" id="r_ga3cba2ec1f588ce0b10b191d6b0d23399"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</a>)</td></tr>
<tr class="memdesc:ga3cba2ec1f588ce0b10b191d6b0d23399"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: EXTERNAL Mask.  <br /></td></tr>
<tr class="separator:ga3cba2ec1f588ce0b10b191d6b0d23399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f502fb5ac673df9c287488c40b0c1d" id="r_ga13f502fb5ac673df9c287488c40b0c1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga13f502fb5ac673df9c287488c40b0c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Debug Fault Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga13f502fb5ac673df9c287488c40b0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200bcf918d57443b5e29e8ce552e4bdf" id="r_ga200bcf918d57443b5e29e8ce552e4bdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</a>*/)</td></tr>
<tr class="memdesc:ga200bcf918d57443b5e29e8ce552e4bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: HALTED Mask.  <br /></td></tr>
<tr class="separator:ga200bcf918d57443b5e29e8ce552e4bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4ec28427f9f88ac70a13ae4e541378" id="r_gaef4ec28427f9f88ac70a13ae4e541378"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaef4ec28427f9f88ac70a13ae4e541378"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: HALTED Position.  <br /></td></tr>
<tr class="separator:gaef4ec28427f9f88ac70a13ae4e541378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb931575c07b324ec793775b7c44d05" id="r_gacbb931575c07b324ec793775b7c44d05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</a>)</td></tr>
<tr class="memdesc:gacbb931575c07b324ec793775b7c44d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: VCATCH Mask.  <br /></td></tr>
<tr class="separator:gacbb931575c07b324ec793775b7c44d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d3eaf062ac184c18a7889c9b6de57" id="r_gad02d3eaf062ac184c18a7889c9b6de57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gad02d3eaf062ac184c18a7889c9b6de57"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB DFSR: VCATCH Position.  <br /></td></tr>
<tr class="separator:gad02d3eaf062ac184c18a7889c9b6de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababd60e94756bb33929d5e6f25d8dba3" id="r_gababd60e94756bb33929d5e6f25d8dba3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</a>)</td></tr>
<tr class="memdesc:gababd60e94756bb33929d5e6f25d8dba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB HFSR: DEBUGEVT Mask.  <br /></td></tr>
<tr class="separator:gababd60e94756bb33929d5e6f25d8dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300c90cfb7b35c82b4d44ad16c757ffb" id="r_ga300c90cfb7b35c82b4d44ad16c757ffb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga300c90cfb7b35c82b4d44ad16c757ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Hard Fault Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga300c90cfb7b35c82b4d44ad16c757ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560d97ed043bc01152a7247bafa3157" id="r_ga6560d97ed043bc01152a7247bafa3157"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</a>)</td></tr>
<tr class="memdesc:ga6560d97ed043bc01152a7247bafa3157"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB HFSR: FORCED Mask.  <br /></td></tr>
<tr class="separator:ga6560d97ed043bc01152a7247bafa3157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361e54183a378474cb419ae2a55d6f4" id="r_gab361e54183a378474cb419ae2a55d6f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gab361e54183a378474cb419ae2a55d6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB HFSR: FORCED Position.  <br /></td></tr>
<tr class="separator:gab361e54183a378474cb419ae2a55d6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5e289211d0a63fe879a9691cb9e1a9" id="r_gaac5e289211d0a63fe879a9691cb9e1a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</a>)</td></tr>
<tr class="memdesc:gaac5e289211d0a63fe879a9691cb9e1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB HFSR: VECTTBL Mask.  <br /></td></tr>
<tr class="separator:gaac5e289211d0a63fe879a9691cb9e1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77993da8de35adea7bda6a4475f036ab" id="r_ga77993da8de35adea7bda6a4475f036ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga77993da8de35adea7bda6a4475f036ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB HFSR: VECTTBL Position.  <br /></td></tr>
<tr class="separator:ga77993da8de35adea7bda6a4475f036ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056d74fd538e5d36d3be1f28d399c877" id="r_ga056d74fd538e5d36d3be1f28d399c877"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</a>)</td></tr>
<tr class="memdesc:ga056d74fd538e5d36d3be1f28d399c877"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: ISRPENDING Mask.  <br /></td></tr>
<tr class="separator:ga056d74fd538e5d36d3be1f28d399c877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10749d92b9b744094b845c2eb46d4319" id="r_ga10749d92b9b744094b845c2eb46d4319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</a>&#160;&#160;&#160;22<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga10749d92b9b744094b845c2eb46d4319"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: ISRPENDING Position.  <br /></td></tr>
<tr class="separator:ga10749d92b9b744094b845c2eb46d4319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa966600396290808d596fe96e92ca2b5" id="r_gaa966600396290808d596fe96e92ca2b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</a>)</td></tr>
<tr class="memdesc:gaa966600396290808d596fe96e92ca2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: ISRPREEMPT Mask.  <br /></td></tr>
<tr class="separator:gaa966600396290808d596fe96e92ca2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cb5b1f9ce167b81f31787a77e575df" id="r_ga11cb5b1f9ce167b81f31787a77e575df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</a>&#160;&#160;&#160;23<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga11cb5b1f9ce167b81f31787a77e575df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: ISRPREEMPT Position.  <br /></td></tr>
<tr class="separator:ga11cb5b1f9ce167b81f31787a77e575df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340e3f79e9c3607dee9f2c048b6b22e8" id="r_ga340e3f79e9c3607dee9f2c048b6b22e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__CORE.html#gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</a></td></tr>
<tr class="memdesc:ga340e3f79e9c3607dee9f2c048b6b22e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: NMIPENDSET Mask, backward compatibility.  <br /></td></tr>
<tr class="separator:ga340e3f79e9c3607dee9f2c048b6b22e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750d4b52624a46d71356db4ea769573b" id="r_ga750d4b52624a46d71356db4ea769573b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__CORE.html#gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</a></td></tr>
<tr class="memdesc:ga750d4b52624a46d71356db4ea769573b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: NMIPENDSET Position, backward compatibility.  <br /></td></tr>
<tr class="separator:ga750d4b52624a46d71356db4ea769573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace870429ae27601613da7c6f6e53a18f" id="r_gace870429ae27601613da7c6f6e53a18f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</a>)</td></tr>
<tr class="memdesc:gace870429ae27601613da7c6f6e53a18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDNMICLR Mask.  <br /></td></tr>
<tr class="separator:gace870429ae27601613da7c6f6e53a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c1ddde49ff0d3ed1b843d14d38ebf1" id="r_gad4c1ddde49ff0d3ed1b843d14d38ebf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gad4c1ddde49ff0d3ed1b843d14d38ebf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDNMICLR Position.  <br /></td></tr>
<tr class="separator:gad4c1ddde49ff0d3ed1b843d14d38ebf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4dbf66078026dedc24e8cb9a21b2b1" id="r_gadb4dbf66078026dedc24e8cb9a21b2b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</a>)</td></tr>
<tr class="memdesc:gadb4dbf66078026dedc24e8cb9a21b2b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDNMISET Mask.  <br /></td></tr>
<tr class="separator:gadb4dbf66078026dedc24e8cb9a21b2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac180386fac3a5701e6060084dacd003a" id="r_gac180386fac3a5701e6060084dacd003a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac180386fac3a5701e6060084dacd003a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Interrupt Control State Register Definitions.  <br /></td></tr>
<tr class="separator:gac180386fac3a5701e6060084dacd003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab241827d2a793269d8cd99b9b28c2157" id="r_gab241827d2a793269d8cd99b9b28c2157"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</a>)</td></tr>
<tr class="memdesc:gab241827d2a793269d8cd99b9b28c2157"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSTCLR Mask.  <br /></td></tr>
<tr class="separator:gab241827d2a793269d8cd99b9b28c2157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe25e4b333ece1341beb1a740168fdc" id="r_gadbe25e4b333ece1341beb1a740168fdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</a>&#160;&#160;&#160;25<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gadbe25e4b333ece1341beb1a740168fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSTCLR Position.  <br /></td></tr>
<tr class="separator:gadbe25e4b333ece1341beb1a740168fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7325b61ea0ec323ef2d5c893b112e546" id="r_ga7325b61ea0ec323ef2d5c893b112e546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</a>)</td></tr>
<tr class="memdesc:ga7325b61ea0ec323ef2d5c893b112e546"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSTSET Mask.  <br /></td></tr>
<tr class="separator:ga7325b61ea0ec323ef2d5c893b112e546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbb3358c6167c9c3f85661b90fb2794" id="r_ga9dbb3358c6167c9c3f85661b90fb2794"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9dbb3358c6167c9c3f85661b90fb2794"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSTSET Position.  <br /></td></tr>
<tr class="separator:ga9dbb3358c6167c9c3f85661b90fb2794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a901ace381d3c1c74ac82b22fae2e1e" id="r_ga4a901ace381d3c1c74ac82b22fae2e1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</a>)</td></tr>
<tr class="memdesc:ga4a901ace381d3c1c74ac82b22fae2e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSVCLR Mask.  <br /></td></tr>
<tr class="separator:ga4a901ace381d3c1c74ac82b22fae2e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae218d9022288f89faf57187c4d542ecd" id="r_gae218d9022288f89faf57187c4d542ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae218d9022288f89faf57187c4d542ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSVCLR Position.  <br /></td></tr>
<tr class="separator:gae218d9022288f89faf57187c4d542ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e40d93efb402763c8c00ddcc56724ff" id="r_ga1e40d93efb402763c8c00ddcc56724ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</a>)</td></tr>
<tr class="memdesc:ga1e40d93efb402763c8c00ddcc56724ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSVSET Mask.  <br /></td></tr>
<tr class="separator:ga1e40d93efb402763c8c00ddcc56724ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ded23d2ab1d5ff7cc7ce746205e9fe" id="r_gab5ded23d2ab1d5ff7cc7ce746205e9fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab5ded23d2ab1d5ff7cc7ce746205e9fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: PENDSVSET Position.  <br /></td></tr>
<tr class="separator:gab5ded23d2ab1d5ff7cc7ce746205e9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6fc3f79bb550f64fd7df782ed4a5f6" id="r_gaca6fc3f79bb550f64fd7df782ed4a5f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</a>)</td></tr>
<tr class="memdesc:gaca6fc3f79bb550f64fd7df782ed4a5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: RETTOBASE Mask.  <br /></td></tr>
<tr class="separator:gaca6fc3f79bb550f64fd7df782ed4a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403d154200242629e6d2764bfc12a7ec" id="r_ga403d154200242629e6d2764bfc12a7ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</a>&#160;&#160;&#160;11<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga403d154200242629e6d2764bfc12a7ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: RETTOBASE Position.  <br /></td></tr>
<tr class="separator:ga403d154200242629e6d2764bfc12a7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70404175bcf7f329758829a9888e48c4" id="r_ga70404175bcf7f329758829a9888e48c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</a>)</td></tr>
<tr class="memdesc:ga70404175bcf7f329758829a9888e48c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: STTNS Mask (Security Extension)  <br /></td></tr>
<tr class="separator:ga70404175bcf7f329758829a9888e48c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021591700b2d6a6e332d932efaece42b" id="r_ga021591700b2d6a6e332d932efaece42b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga021591700b2d6a6e332d932efaece42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: STTNS Position (Security Extension)  <br /></td></tr>
<tr class="separator:ga021591700b2d6a6e332d932efaece42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533791a4ecf1b9301c883047b3e8396" id="r_ga5533791a4ecf1b9301c883047b3e8396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</a>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</a>*/)</td></tr>
<tr class="memdesc:ga5533791a4ecf1b9301c883047b3e8396"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: VECTACTIVE Mask.  <br /></td></tr>
<tr class="separator:ga5533791a4ecf1b9301c883047b3e8396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f602c7c5c895d5fb687b71b0979fc3" id="r_gae4f602c7c5c895d5fb687b71b0979fc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gae4f602c7c5c895d5fb687b71b0979fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: VECTACTIVE Position.  <br /></td></tr>
<tr class="separator:gae4f602c7c5c895d5fb687b71b0979fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6992e7c7ddc27a370f62878a21ef72" id="r_gacb6992e7c7ddc27a370f62878a21ef72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</a>)</td></tr>
<tr class="memdesc:gacb6992e7c7ddc27a370f62878a21ef72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: VECTPENDING Mask.  <br /></td></tr>
<tr class="separator:gacb6992e7c7ddc27a370f62878a21ef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada60c92bf88d6fd21a8f49efa4a127b8" id="r_gada60c92bf88d6fd21a8f49efa4a127b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</a>&#160;&#160;&#160;12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gada60c92bf88d6fd21a8f49efa4a127b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB ICSR: VECTPENDING Position.  <br /></td></tr>
<tr class="separator:gada60c92bf88d6fd21a8f49efa4a127b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc791e9d4bc647f3267dbb20bd531f7" id="r_ga3dc791e9d4bc647f3267dbb20bd531f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</a>)</td></tr>
<tr class="memdesc:ga3dc791e9d4bc647f3267dbb20bd531f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB NSACR: CP10 Mask.  <br /></td></tr>
<tr class="separator:ga3dc791e9d4bc647f3267dbb20bd531f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8add9ee956ce7e68254dd17631770c" id="r_gafb8add9ee956ce7e68254dd17631770c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:gafb8add9ee956ce7e68254dd17631770c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB NSACR: CP10 Position.  <br /></td></tr>
<tr class="separator:gafb8add9ee956ce7e68254dd17631770c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac025b32fd79c75b8d0ca578af1818241" id="r_gac025b32fd79c75b8d0ca578af1818241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</a>)</td></tr>
<tr class="memdesc:gac025b32fd79c75b8d0ca578af1818241"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB NSACR: CP11 Mask.  <br /></td></tr>
<tr class="separator:gac025b32fd79c75b8d0ca578af1818241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa759ff8b4b16e6a7becf00b1a6005f65" id="r_gaa759ff8b4b16e6a7becf00b1a6005f65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</a>&#160;&#160;&#160;11<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa759ff8b4b16e6a7becf00b1a6005f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Non-Secure Access Control Register Definitions.  <br /></td></tr>
<tr class="separator:gaa759ff8b4b16e6a7becf00b1a6005f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bfd6e61300b561f4e0a3da8c7c4175" id="r_gaf7bfd6e61300b561f4e0a3da8c7c4175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">SCB_NSACR_CPn_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</a>*/)</td></tr>
<tr class="memdesc:gaf7bfd6e61300b561f4e0a3da8c7c4175"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB NSACR: CPn Mask.  <br /></td></tr>
<tr class="separator:gaf7bfd6e61300b561f4e0a3da8c7c4175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48465bf3063f7673197c8c77ac5a591e" id="r_ga48465bf3063f7673197c8c77ac5a591e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga48465bf3063f7673197c8c77ac5a591e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB NSACR: CPn Position.  <br /></td></tr>
<tr class="separator:ga48465bf3063f7673197c8c77ac5a591e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb98656644a14342e467505f69a997c9" id="r_gafb98656644a14342e467505f69a997c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</a>)</td></tr>
<tr class="memdesc:gafb98656644a14342e467505f69a997c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SEVONPEND Mask.  <br /></td></tr>
<tr class="separator:gafb98656644a14342e467505f69a997c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bddcec40aeaf3d3a998446100fa0e44" id="r_ga3bddcec40aeaf3d3a998446100fa0e44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3bddcec40aeaf3d3a998446100fa0e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB System Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga3bddcec40aeaf3d3a998446100fa0e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c06a69c63f4b3f6ec1032e911e18e7" id="r_ga77c06a69c63f4b3f6ec1032e911e18e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</a>)</td></tr>
<tr class="memdesc:ga77c06a69c63f4b3f6ec1032e911e18e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPDEEP Mask.  <br /></td></tr>
<tr class="separator:ga77c06a69c63f4b3f6ec1032e911e18e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab304f6258ec03bd9a6e7a360515c3cfe" id="r_gab304f6258ec03bd9a6e7a360515c3cfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab304f6258ec03bd9a6e7a360515c3cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPDEEP Position.  <br /></td></tr>
<tr class="separator:gab304f6258ec03bd9a6e7a360515c3cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bcfa50d03c2b059ea8661f31d46fa06" id="r_ga7bcfa50d03c2b059ea8661f31d46fa06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</a>)</td></tr>
<tr class="memdesc:ga7bcfa50d03c2b059ea8661f31d46fa06"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPDEEPS Mask.  <br /></td></tr>
<tr class="separator:ga7bcfa50d03c2b059ea8661f31d46fa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a2c6524329e68f073b64d4fbfaba39" id="r_ga28a2c6524329e68f073b64d4fbfaba39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga28a2c6524329e68f073b64d4fbfaba39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPDEEPS Position.  <br /></td></tr>
<tr class="separator:ga28a2c6524329e68f073b64d4fbfaba39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a243e317b9a70781b02758d45b05ee" id="r_ga50a243e317b9a70781b02758d45b05ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</a>)</td></tr>
<tr class="memdesc:ga50a243e317b9a70781b02758d45b05ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPONEXIT Mask.  <br /></td></tr>
<tr class="separator:ga50a243e317b9a70781b02758d45b05ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3680a15114d7fdc1e25043b881308fe9" id="r_ga3680a15114d7fdc1e25043b881308fe9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3680a15114d7fdc1e25043b881308fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SCR: SLEEPONEXIT Position.  <br /></td></tr>
<tr class="separator:ga3680a15114d7fdc1e25043b881308fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7a8b1054b655ad08d85c3c535d4f73" id="r_ga9d7a8b1054b655ad08d85c3c535d4f73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</a>)</td></tr>
<tr class="memdesc:ga9d7a8b1054b655ad08d85c3c535d4f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTACT Mask.  <br /></td></tr>
<tr class="separator:ga9d7a8b1054b655ad08d85c3c535d4f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf272760f2df9ecdd8a5fbbd65c0b767a" id="r_gaf272760f2df9ecdd8a5fbbd65c0b767a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf272760f2df9ecdd8a5fbbd65c0b767a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTACT Position.  <br /></td></tr>
<tr class="separator:gaf272760f2df9ecdd8a5fbbd65c0b767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e8cbe619c9980e0d1aacc85d9b9e47" id="r_ga43e8cbe619c9980e0d1aacc85d9b9e47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga43e8cbe619c9980e0d1aacc85d9b9e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTENA Mask.  <br /></td></tr>
<tr class="separator:ga43e8cbe619c9980e0d1aacc85d9b9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d32edbe4a5c0335f808cfc19ec7e844" id="r_ga3d32edbe4a5c0335f808cfc19ec7e844"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</a>&#160;&#160;&#160;17<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3d32edbe4a5c0335f808cfc19ec7e844"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTENA Position.  <br /></td></tr>
<tr class="separator:ga3d32edbe4a5c0335f808cfc19ec7e844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677c23749c4d348f30fb471d1223e783" id="r_ga677c23749c4d348f30fb471d1223e783"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</a>)</td></tr>
<tr class="memdesc:ga677c23749c4d348f30fb471d1223e783"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTPENDED Mask.  <br /></td></tr>
<tr class="separator:ga677c23749c4d348f30fb471d1223e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22551e24a72b65f1e817f7ab462203b" id="r_gaa22551e24a72b65f1e817f7ab462203b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</a>&#160;&#160;&#160;14<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaa22551e24a72b65f1e817f7ab462203b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: BUSFAULTPENDED Position.  <br /></td></tr>
<tr class="separator:gaa22551e24a72b65f1e817f7ab462203b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae1ba2f88b11967bc8ca980fe411b44" id="r_ga5ae1ba2f88b11967bc8ca980fe411b44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</a>)</td></tr>
<tr class="memdesc:ga5ae1ba2f88b11967bc8ca980fe411b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: HARDFAULTACT Mask.  <br /></td></tr>
<tr class="separator:ga5ae1ba2f88b11967bc8ca980fe411b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499ec47414b2f668c32ebb28b5889e2c" id="r_ga499ec47414b2f668c32ebb28b5889e2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga499ec47414b2f668c32ebb28b5889e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: HARDFAULTACT Position.  <br /></td></tr>
<tr class="separator:ga499ec47414b2f668c32ebb28b5889e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72747c81f58f73f0610760529697297" id="r_gad72747c81f58f73f0610760529697297"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</a>)</td></tr>
<tr class="memdesc:gad72747c81f58f73f0610760529697297"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: HARDFAULTPENDED Mask.  <br /></td></tr>
<tr class="separator:gad72747c81f58f73f0610760529697297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e86fa5b7279235de3a62839e3f147cb" id="r_ga2e86fa5b7279235de3a62839e3f147cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</a>&#160;&#160;&#160;21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2e86fa5b7279235de3a62839e3f147cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB System Handler Control and State Register Definitions.  <br /></td></tr>
<tr class="separator:ga2e86fa5b7279235de3a62839e3f147cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9147fd4e1b12394ae26eadf900a023a3" id="r_ga9147fd4e1b12394ae26eadf900a023a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a>*/)</td></tr>
<tr class="memdesc:ga9147fd4e1b12394ae26eadf900a023a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTACT Mask.  <br /></td></tr>
<tr class="separator:ga9147fd4e1b12394ae26eadf900a023a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c856f79a75dcc1d1517b19a67691803" id="r_ga7c856f79a75dcc1d1517b19a67691803"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga7c856f79a75dcc1d1517b19a67691803"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTACT Position.  <br /></td></tr>
<tr class="separator:ga7c856f79a75dcc1d1517b19a67691803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf084424fa1f69bea36a1c44899d83d17" id="r_gaf084424fa1f69bea36a1c44899d83d17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</a>)</td></tr>
<tr class="memdesc:gaf084424fa1f69bea36a1c44899d83d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTENA Mask.  <br /></td></tr>
<tr class="separator:gaf084424fa1f69bea36a1c44899d83d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685b4564a8760b4506f14ec4307b7251" id="r_ga685b4564a8760b4506f14ec4307b7251"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga685b4564a8760b4506f14ec4307b7251"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTENA Position.  <br /></td></tr>
<tr class="separator:ga685b4564a8760b4506f14ec4307b7251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abc6c2e395f9e5af4ce05fc420fb04c" id="r_ga9abc6c2e395f9e5af4ce05fc420fb04c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</a>)</td></tr>
<tr class="memdesc:ga9abc6c2e395f9e5af4ce05fc420fb04c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTPENDED Mask.  <br /></td></tr>
<tr class="separator:ga9abc6c2e395f9e5af4ce05fc420fb04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb60fe2d8a8cb17fcd1c1f6b5aa924f" id="r_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</a>&#160;&#160;&#160;13<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MEMFAULTPENDED Position.  <br /></td></tr>
<tr class="separator:gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad09b4bc36e9bccccc2e110d20b16e1a" id="r_gaad09b4bc36e9bccccc2e110d20b16e1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</a>)</td></tr>
<tr class="memdesc:gaad09b4bc36e9bccccc2e110d20b16e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MONITORACT Mask.  <br /></td></tr>
<tr class="separator:gaad09b4bc36e9bccccc2e110d20b16e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b71cf4c61803752a41c96deb00d26af" id="r_ga8b71cf4c61803752a41c96deb00d26af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga8b71cf4c61803752a41c96deb00d26af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: MONITORACT Position.  <br /></td></tr>
<tr class="separator:ga8b71cf4c61803752a41c96deb00d26af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bb28ebc1feed160c9fff1e163d0ee0" id="r_gae5bb28ebc1feed160c9fff1e163d0ee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</a>)</td></tr>
<tr class="memdesc:gae5bb28ebc1feed160c9fff1e163d0ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: NMIACT Mask.  <br /></td></tr>
<tr class="separator:gae5bb28ebc1feed160c9fff1e163d0ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab1177d5e9a6ef204b9fd88551b7e53" id="r_gabab1177d5e9a6ef204b9fd88551b7e53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</a>&#160;&#160;&#160;5<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gabab1177d5e9a6ef204b9fd88551b7e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: NMIACT Position.  <br /></td></tr>
<tr class="separator:gabab1177d5e9a6ef204b9fd88551b7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e837241a515d4cbadaaae1faa8e039" id="r_gae0e837241a515d4cbadaaae1faa8e039"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</a>)</td></tr>
<tr class="memdesc:gae0e837241a515d4cbadaaae1faa8e039"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: PENDSVACT Mask.  <br /></td></tr>
<tr class="separator:gae0e837241a515d4cbadaaae1faa8e039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9fa69ce4c5ce7fe0861dbccfb15939" id="r_ga9b9fa69ce4c5ce7fe0861dbccfb15939"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga9b9fa69ce4c5ce7fe0861dbccfb15939"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: PENDSVACT Position.  <br /></td></tr>
<tr class="separator:ga9b9fa69ce4c5ce7fe0861dbccfb15939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15864bcf00ceff971f7b8c173673dbbf" id="r_ga15864bcf00ceff971f7b8c173673dbbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</a>)</td></tr>
<tr class="memdesc:ga15864bcf00ceff971f7b8c173673dbbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTACT Mask.  <br /></td></tr>
<tr class="separator:ga15864bcf00ceff971f7b8c173673dbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c27422acd12822bd6854bcdf0890179" id="r_ga9c27422acd12822bd6854bcdf0890179"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9c27422acd12822bd6854bcdf0890179"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTACT Position.  <br /></td></tr>
<tr class="separator:ga9c27422acd12822bd6854bcdf0890179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb1374f777b18501bb0c7b7b1a775aa" id="r_ga2bb1374f777b18501bb0c7b7b1a775aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga2bb1374f777b18501bb0c7b7b1a775aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTENA Mask.  <br /></td></tr>
<tr class="separator:ga2bb1374f777b18501bb0c7b7b1a775aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccb0c2b386b439ce03fb25ce3392ffc" id="r_gafccb0c2b386b439ce03fb25ce3392ffc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</a>&#160;&#160;&#160;19<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gafccb0c2b386b439ce03fb25ce3392ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTENA Position.  <br /></td></tr>
<tr class="separator:gafccb0c2b386b439ce03fb25ce3392ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504f2af763a6f491acaba1912d5fe702" id="r_ga504f2af763a6f491acaba1912d5fe702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</a>)</td></tr>
<tr class="memdesc:ga504f2af763a6f491acaba1912d5fe702"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTPENDED Mask.  <br /></td></tr>
<tr class="separator:ga504f2af763a6f491acaba1912d5fe702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d60110521af453e9ae55f1a29d2ab4" id="r_ga39d60110521af453e9ae55f1a29d2ab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ga39d60110521af453e9ae55f1a29d2ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SECUREFAULTPENDED Position.  <br /></td></tr>
<tr class="separator:ga39d60110521af453e9ae55f1a29d2ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634c0f69a233475289023ae5cb158fdf" id="r_ga634c0f69a233475289023ae5cb158fdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</a>)</td></tr>
<tr class="memdesc:ga634c0f69a233475289023ae5cb158fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SVCALLACT Mask.  <br /></td></tr>
<tr class="separator:ga634c0f69a233475289023ae5cb158fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977f5176be2bc8b123873861b38bc02f" id="r_ga977f5176be2bc8b123873861b38bc02f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</a>&#160;&#160;&#160;7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga977f5176be2bc8b123873861b38bc02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SVCALLACT Position.  <br /></td></tr>
<tr class="separator:ga977f5176be2bc8b123873861b38bc02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a7acfbad66f52822b1392be88652" id="r_ga6095a7acfbad66f52822b1392be88652"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</a>)</td></tr>
<tr class="memdesc:ga6095a7acfbad66f52822b1392be88652"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SVCALLPENDED Mask.  <br /></td></tr>
<tr class="separator:ga6095a7acfbad66f52822b1392be88652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f93ec9b243f94cdd3e94b8f0bf43641" id="r_ga2f93ec9b243f94cdd3e94b8f0bf43641"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</a>&#160;&#160;&#160;15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2f93ec9b243f94cdd3e94b8f0bf43641"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SVCALLPENDED Position.  <br /></td></tr>
<tr class="separator:ga2f93ec9b243f94cdd3e94b8f0bf43641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef530088dc6d6bfc9f1893d52853684" id="r_gafef530088dc6d6bfc9f1893d52853684"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</a>)</td></tr>
<tr class="memdesc:gafef530088dc6d6bfc9f1893d52853684"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SYSTICKACT Mask.  <br /></td></tr>
<tr class="separator:gafef530088dc6d6bfc9f1893d52853684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9ca3b1213c49e2442373445e1697de" id="r_gaec9ca3b1213c49e2442373445e1697de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</a>&#160;&#160;&#160;11<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaec9ca3b1213c49e2442373445e1697de"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: SYSTICKACT Position.  <br /></td></tr>
<tr class="separator:gaec9ca3b1213c49e2442373445e1697de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3166103b5a5f7931d0df90949c47dfe" id="r_gab3166103b5a5f7931d0df90949c47dfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</a>)</td></tr>
<tr class="memdesc:gab3166103b5a5f7931d0df90949c47dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTACT Mask.  <br /></td></tr>
<tr class="separator:gab3166103b5a5f7931d0df90949c47dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06f54f5081f01ed3f6824e451ad3656" id="r_gae06f54f5081f01ed3f6824e451ad3656"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae06f54f5081f01ed3f6824e451ad3656"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTACT Position.  <br /></td></tr>
<tr class="separator:gae06f54f5081f01ed3f6824e451ad3656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fb6be590857bbc029bed48b21dd79" id="r_ga056fb6be590857bbc029bed48b21dd79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</a>)</td></tr>
<tr class="memdesc:ga056fb6be590857bbc029bed48b21dd79"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTENA Mask.  <br /></td></tr>
<tr class="separator:ga056fb6be590857bbc029bed48b21dd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71949507636fda388ec11d5c2d30b52" id="r_gae71949507636fda388ec11d5c2d30b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</a>&#160;&#160;&#160;18<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae71949507636fda388ec11d5c2d30b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTENA Position.  <br /></td></tr>
<tr class="separator:gae71949507636fda388ec11d5c2d30b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122b4f732732010895e438803a29d3cc" id="r_ga122b4f732732010895e438803a29d3cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</a>)</td></tr>
<tr class="memdesc:ga122b4f732732010895e438803a29d3cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTPENDED Mask.  <br /></td></tr>
<tr class="separator:ga122b4f732732010895e438803a29d3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf03acf1fdc2edc3b047ddd47ebbf87" id="r_ga3cf03acf1fdc2edc3b047ddd47ebbf87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</a>&#160;&#160;&#160;12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3cf03acf1fdc2edc3b047ddd47ebbf87"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB SHCSR: USGFAULTPENDED Position.  <br /></td></tr>
<tr class="separator:ga3cf03acf1fdc2edc3b047ddd47ebbf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b67f900eb9c63b04e67f8fa6ddcd8ed" id="r_ga7b67f900eb9c63b04e67f8fa6ddcd8ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</a>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</a>*/)</td></tr>
<tr class="memdesc:ga7b67f900eb9c63b04e67f8fa6ddcd8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB STIR: INTID Mask.  <br /></td></tr>
<tr class="separator:ga7b67f900eb9c63b04e67f8fa6ddcd8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4a916d84d967c1bab8e88800a28984" id="r_gaeb4a916d84d967c1bab8e88800a28984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaeb4a916d84d967c1bab8e88800a28984"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Software Triggered Interrupt Register Definitions.  <br /></td></tr>
<tr class="separator:gaeb4a916d84d967c1bab8e88800a28984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e395ed74042923e8c93edf50f0996c" id="r_ga75e395ed74042923e8c93edf50f0996c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</a>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</a>)</td></tr>
<tr class="memdesc:ga75e395ed74042923e8c93edf50f0996c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB VTOR: TBLOFF Mask.  <br /></td></tr>
<tr class="separator:ga75e395ed74042923e8c93edf50f0996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a55451ddd38bffcff5a211d29cea78" id="r_gac6a55451ddd38bffcff5a211d29cea78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</a>&#160;&#160;&#160;7<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac6a55451ddd38bffcff5a211d29cea78"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCB Vector Table Offset Register Definitions.  <br /></td></tr>
<tr class="separator:gac6a55451ddd38bffcff5a211d29cea78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe0cd2eef83a8adad94490d9ecca63f" id="r_ga9fe0cd2eef83a8adad94490d9ecca63f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</a>&#160;&#160;&#160;((<a class="el" href="structSCnSCB__Type.html">SCnSCB_Type</a>    *)     <a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a>         )</td></tr>
<tr class="memdesc:ga9fe0cd2eef83a8adad94490d9ecca63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System control Register not in SCB.  <br /></td></tr>
<tr class="separator:ga9fe0cd2eef83a8adad94490d9ecca63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efa0f5210051464e1034b19fc7b33c7" id="r_ga3efa0f5210051464e1034b19fc7b33c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7">SCnSCB_ICTR_INTLINESNUM_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">SCnSCB_ICTR_INTLINESNUM_Pos</a>*/)</td></tr>
<tr class="memdesc:ga3efa0f5210051464e1034b19fc7b33c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICTR: INTLINESNUM Mask.  <br /></td></tr>
<tr class="separator:ga3efa0f5210051464e1034b19fc7b33c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0777ddf379af50f9ca41d40573bfffc5" id="r_ga0777ddf379af50f9ca41d40573bfffc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">SCnSCB_ICTR_INTLINESNUM_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga0777ddf379af50f9ca41d40573bfffc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCnSCB Interrupt Controller Type Register Definitions.  <br /></td></tr>
<tr class="separator:ga0777ddf379af50f9ca41d40573bfffc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c14ed93192c8d9143322bbf77ebf770" id="r_ga3c14ed93192c8d9143322bbf77ebf770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a>&#160;&#160;&#160;(0xE000E000UL)</td></tr>
<tr class="memdesc:ga3c14ed93192c8d9143322bbf77ebf770"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control Space Base Address.  <br /></td></tr>
<tr class="separator:ga3c14ed93192c8d9143322bbf77ebf770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd96c53beeaff8f603fcda425eb295de" id="r_gacd96c53beeaff8f603fcda425eb295de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>&#160;&#160;&#160;((<a class="el" href="structSysTick__Type.html">SysTick_Type</a>   *)     <a class="el" href="group__CMSIS__CORE.html#ga58effaac0b93006b756d33209e814646">SysTick_BASE</a>     )</td></tr>
<tr class="memdesc:gacd96c53beeaff8f603fcda425eb295de"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick configuration struct.  <br /></td></tr>
<tr class="separator:gacd96c53beeaff8f603fcda425eb295de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58effaac0b93006b756d33209e814646" id="r_ga58effaac0b93006b756d33209e814646"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga58effaac0b93006b756d33209e814646">SysTick_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> +  0x0010UL)</td></tr>
<tr class="memdesc:ga58effaac0b93006b756d33209e814646"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Base Address.  <br /></td></tr>
<tr class="separator:ga58effaac0b93006b756d33209e814646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af0d891fdd99bcc8d8912d37830edb6" id="r_ga3af0d891fdd99bcc8d8912d37830edb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3af0d891fdd99bcc8d8912d37830edb6">SysTick_CALIB_NOREF_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga534dbe414e7a46a6ce4c1eca1fbff409">SysTick_CALIB_NOREF_Pos</a>)</td></tr>
<tr class="memdesc:ga3af0d891fdd99bcc8d8912d37830edb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CALIB: NOREF Mask.  <br /></td></tr>
<tr class="separator:ga3af0d891fdd99bcc8d8912d37830edb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534dbe414e7a46a6ce4c1eca1fbff409" id="r_ga534dbe414e7a46a6ce4c1eca1fbff409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga534dbe414e7a46a6ce4c1eca1fbff409">SysTick_CALIB_NOREF_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga534dbe414e7a46a6ce4c1eca1fbff409"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Calibration Register Definitions.  <br /></td></tr>
<tr class="separator:ga534dbe414e7a46a6ce4c1eca1fbff409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6a85a87334776f33d77fd147587431" id="r_ga8a6a85a87334776f33d77fd147587431"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga8a6a85a87334776f33d77fd147587431">SysTick_CALIB_SKEW_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gadd0c9cd6641b9f6a0c618e7982954860">SysTick_CALIB_SKEW_Pos</a>)</td></tr>
<tr class="memdesc:ga8a6a85a87334776f33d77fd147587431"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CALIB: SKEW Mask.  <br /></td></tr>
<tr class="separator:ga8a6a85a87334776f33d77fd147587431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0c9cd6641b9f6a0c618e7982954860" id="r_gadd0c9cd6641b9f6a0c618e7982954860"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadd0c9cd6641b9f6a0c618e7982954860">SysTick_CALIB_SKEW_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:gadd0c9cd6641b9f6a0c618e7982954860"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CALIB: SKEW Position.  <br /></td></tr>
<tr class="separator:gadd0c9cd6641b9f6a0c618e7982954860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e68865c5aece2ad58971225bd3e95e" id="r_gaf1e68865c5aece2ad58971225bd3e95e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf1e68865c5aece2ad58971225bd3e95e">SysTick_CALIB_TENMS_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gacae558f6e75a0bed5d826f606d8e695e">SysTick_CALIB_TENMS_Pos</a>*/)</td></tr>
<tr class="memdesc:gaf1e68865c5aece2ad58971225bd3e95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CALIB: TENMS Mask.  <br /></td></tr>
<tr class="separator:gaf1e68865c5aece2ad58971225bd3e95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae558f6e75a0bed5d826f606d8e695e" id="r_gacae558f6e75a0bed5d826f606d8e695e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gacae558f6e75a0bed5d826f606d8e695e">SysTick_CALIB_TENMS_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gacae558f6e75a0bed5d826f606d8e695e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CALIB: TENMS Position.  <br /></td></tr>
<tr class="separator:gacae558f6e75a0bed5d826f606d8e695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41d06039797423a46596bd313d57373" id="r_gaa41d06039797423a46596bd313d57373"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga24fbc69a5f0b78d67fda2300257baff1">SysTick_CTRL_CLKSOURCE_Pos</a>)</td></tr>
<tr class="memdesc:gaa41d06039797423a46596bd313d57373"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: CLKSOURCE Mask.  <br /></td></tr>
<tr class="separator:gaa41d06039797423a46596bd313d57373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fbc69a5f0b78d67fda2300257baff1" id="r_ga24fbc69a5f0b78d67fda2300257baff1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga24fbc69a5f0b78d67fda2300257baff1">SysTick_CTRL_CLKSOURCE_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga24fbc69a5f0b78d67fda2300257baff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: CLKSOURCE Position.  <br /></td></tr>
<tr class="separator:ga24fbc69a5f0b78d67fda2300257baff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf3033ecccf200f59baefe15dbb367c" id="r_ga1bf3033ecccf200f59baefe15dbb367c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga1bf3033ecccf200f59baefe15dbb367c">SysTick_CTRL_COUNTFLAG_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gadbb65d4a815759649db41df216ed4d60">SysTick_CTRL_COUNTFLAG_Pos</a>)</td></tr>
<tr class="memdesc:ga1bf3033ecccf200f59baefe15dbb367c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: COUNTFLAG Mask.  <br /></td></tr>
<tr class="separator:ga1bf3033ecccf200f59baefe15dbb367c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb65d4a815759649db41df216ed4d60" id="r_gadbb65d4a815759649db41df216ed4d60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadbb65d4a815759649db41df216ed4d60">SysTick_CTRL_COUNTFLAG_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gadbb65d4a815759649db41df216ed4d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Control / Status Register Definitions.  <br /></td></tr>
<tr class="separator:gadbb65d4a815759649db41df216ed4d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c9fee0ed0235524bdeb38af328fd1f" id="r_ga16c9fee0ed0235524bdeb38af328fd1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga0b48cc1e36d92a92e4bf632890314810">SysTick_CTRL_ENABLE_Pos</a>*/)</td></tr>
<tr class="memdesc:ga16c9fee0ed0235524bdeb38af328fd1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: ENABLE Mask.  <br /></td></tr>
<tr class="separator:ga16c9fee0ed0235524bdeb38af328fd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b48cc1e36d92a92e4bf632890314810" id="r_ga0b48cc1e36d92a92e4bf632890314810"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga0b48cc1e36d92a92e4bf632890314810">SysTick_CTRL_ENABLE_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga0b48cc1e36d92a92e4bf632890314810"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: ENABLE Position.  <br /></td></tr>
<tr class="separator:ga0b48cc1e36d92a92e4bf632890314810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb984266ca764024836a870238a027" id="r_ga95bb984266ca764024836a870238a027"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga88f45bbb89ce8df3cd2b2613c7b48214">SysTick_CTRL_TICKINT_Pos</a>)</td></tr>
<tr class="memdesc:ga95bb984266ca764024836a870238a027"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: TICKINT Mask.  <br /></td></tr>
<tr class="separator:ga95bb984266ca764024836a870238a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f45bbb89ce8df3cd2b2613c7b48214" id="r_ga88f45bbb89ce8df3cd2b2613c7b48214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga88f45bbb89ce8df3cd2b2613c7b48214">SysTick_CTRL_TICKINT_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga88f45bbb89ce8df3cd2b2613c7b48214"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick CTRL: TICKINT Position.  <br /></td></tr>
<tr class="separator:ga88f45bbb89ce8df3cd2b2613c7b48214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265912a7962f0e1abd170336e579b1b1" id="r_ga265912a7962f0e1abd170336e579b1b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaf44d10df359dc5bf5752b0894ae3bad2">SysTick_LOAD_RELOAD_Pos</a>*/)</td></tr>
<tr class="memdesc:ga265912a7962f0e1abd170336e579b1b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick LOAD: RELOAD Mask.  <br /></td></tr>
<tr class="separator:ga265912a7962f0e1abd170336e579b1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44d10df359dc5bf5752b0894ae3bad2" id="r_gaf44d10df359dc5bf5752b0894ae3bad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf44d10df359dc5bf5752b0894ae3bad2">SysTick_LOAD_RELOAD_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaf44d10df359dc5bf5752b0894ae3bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Reload Register Definitions.  <br /></td></tr>
<tr class="separator:gaf44d10df359dc5bf5752b0894ae3bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc77b56d568930b49a2474debc75ab45" id="r_gafc77b56d568930b49a2474debc75ab45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gafc77b56d568930b49a2474debc75ab45">SysTick_VAL_CURRENT_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga3208104c3b019b5de35ae8c21d5c34dd">SysTick_VAL_CURRENT_Pos</a>*/)</td></tr>
<tr class="memdesc:gafc77b56d568930b49a2474debc75ab45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick VAL: CURRENT Mask.  <br /></td></tr>
<tr class="separator:gafc77b56d568930b49a2474debc75ab45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3208104c3b019b5de35ae8c21d5c34dd" id="r_ga3208104c3b019b5de35ae8c21d5c34dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga3208104c3b019b5de35ae8c21d5c34dd">SysTick_VAL_CURRENT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga3208104c3b019b5de35ae8c21d5c34dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Current Register Definitions.  <br /></td></tr>
<tr class="separator:ga3208104c3b019b5de35ae8c21d5c34dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e01b711a5ee531ec7d9b828e9e50c1e" id="r_ga2e01b711a5ee531ec7d9b828e9e50c1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga2e01b711a5ee531ec7d9b828e9e50c1e">TPIU</a>&#160;&#160;&#160;((<a class="el" href="structTPIU__Type.html">TPIU_Type</a>      *)     <a class="el" href="group__CMSIS__CORE.html#gac31eb263a737e50fdd1425663545a14c">TPIU_BASE</a>        )</td></tr>
<tr class="memdesc:ga2e01b711a5ee531ec7d9b828e9e50c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU configuration struct.  <br /></td></tr>
<tr class="separator:ga2e01b711a5ee531ec7d9b828e9e50c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e990c412cabcf5fe7b0e57920e70058" id="r_ga8e990c412cabcf5fe7b0e57920e70058"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga8e990c412cabcf5fe7b0e57920e70058">TPIU_ACPR_PRESCALER_Msk</a>&#160;&#160;&#160;(0x1FFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga0eb43842c415a9349c6042ce93ff02cb">TPIU_ACPR_PRESCALER_Pos</a>*/)</td></tr>
<tr class="memdesc:ga8e990c412cabcf5fe7b0e57920e70058"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ACPR: PRESCALER Mask.  <br /></td></tr>
<tr class="separator:ga8e990c412cabcf5fe7b0e57920e70058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb43842c415a9349c6042ce93ff02cb" id="r_ga0eb43842c415a9349c6042ce93ff02cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga0eb43842c415a9349c6042ce93ff02cb">TPIU_ACPR_PRESCALER_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga0eb43842c415a9349c6042ce93ff02cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Asynchronous Clock Prescaler Register Definitions.  <br /></td></tr>
<tr class="separator:ga0eb43842c415a9349c6042ce93ff02cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31eb263a737e50fdd1425663545a14c" id="r_gac31eb263a737e50fdd1425663545a14c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac31eb263a737e50fdd1425663545a14c">TPIU_BASE</a>&#160;&#160;&#160;(0xE0040000UL)</td></tr>
<tr class="memdesc:gac31eb263a737e50fdd1425663545a14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Base Address.  <br /></td></tr>
<tr class="separator:gac31eb263a737e50fdd1425663545a14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a913b4d5ff2d28622f282cddeedb68" id="r_gad1a913b4d5ff2d28622f282cddeedb68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gad1a913b4d5ff2d28622f282cddeedb68">TPIU_DEVID_FIFOSZ_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga4c50e58633b5d963ad480a95f954b214">TPIU_DEVID_FIFOSZ_Pos</a>)</td></tr>
<tr class="memdesc:gad1a913b4d5ff2d28622f282cddeedb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: FIFOSZ Mask.  <br /></td></tr>
<tr class="separator:gad1a913b4d5ff2d28622f282cddeedb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c50e58633b5d963ad480a95f954b214" id="r_ga4c50e58633b5d963ad480a95f954b214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga4c50e58633b5d963ad480a95f954b214">TPIU_DEVID_FIFOSZ_Pos</a>&#160;&#160;&#160;6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4c50e58633b5d963ad480a95f954b214"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: FIFOSZ Position.  <br /></td></tr>
<tr class="separator:ga4c50e58633b5d963ad480a95f954b214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337abf4efafff44e0bdbd859b5488547" id="r_ga337abf4efafff44e0bdbd859b5488547"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga337abf4efafff44e0bdbd859b5488547">TPIU_DEVID_MANCVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga7639cfdc1baac7e05ced414009fb4731">TPIU_DEVID_MANCVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga337abf4efafff44e0bdbd859b5488547"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: MANCVALID Mask.  <br /></td></tr>
<tr class="separator:ga337abf4efafff44e0bdbd859b5488547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7639cfdc1baac7e05ced414009fb4731" id="r_ga7639cfdc1baac7e05ced414009fb4731"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga7639cfdc1baac7e05ced414009fb4731">TPIU_DEVID_MANCVALID_Pos</a>&#160;&#160;&#160;10U</td></tr>
<tr class="memdesc:ga7639cfdc1baac7e05ced414009fb4731"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: MANCVALID Position.  <br /></td></tr>
<tr class="separator:ga7639cfdc1baac7e05ced414009fb4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ac523c16136d285fcf05987e783ed6" id="r_ga30ac523c16136d285fcf05987e783ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga30ac523c16136d285fcf05987e783ed6">TPIU_DEVID_NrTraceInput_Msk</a>&#160;&#160;&#160;(0x3FUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga16b49e9436e6c5ac6893a45793511688">TPIU_DEVID_NrTraceInput_Pos</a>*/)</td></tr>
<tr class="memdesc:ga30ac523c16136d285fcf05987e783ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: NrTraceInput Mask.  <br /></td></tr>
<tr class="separator:ga30ac523c16136d285fcf05987e783ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b49e9436e6c5ac6893a45793511688" id="r_ga16b49e9436e6c5ac6893a45793511688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga16b49e9436e6c5ac6893a45793511688">TPIU_DEVID_NrTraceInput_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga16b49e9436e6c5ac6893a45793511688"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: NrTraceInput Position.  <br /></td></tr>
<tr class="separator:ga16b49e9436e6c5ac6893a45793511688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b460e074df13927f232f0850a56e6ee" id="r_ga4b460e074df13927f232f0850a56e6ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga4b460e074df13927f232f0850a56e6ee">TPIU_DEVID_NRZVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga311db5026c53cac6dc80fd6cb3d956cc">TPIU_DEVID_NRZVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga4b460e074df13927f232f0850a56e6ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: NRZVALID Mask.  <br /></td></tr>
<tr class="separator:ga4b460e074df13927f232f0850a56e6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311db5026c53cac6dc80fd6cb3d956cc" id="r_ga311db5026c53cac6dc80fd6cb3d956cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga311db5026c53cac6dc80fd6cb3d956cc">TPIU_DEVID_NRZVALID_Pos</a>&#160;&#160;&#160;11<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga311db5026c53cac6dc80fd6cb3d956cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID Register Definitions.  <br /></td></tr>
<tr class="separator:ga311db5026c53cac6dc80fd6cb3d956cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e6ab7fd978ad6355c1a63bfe64d14a" id="r_ga77e6ab7fd978ad6355c1a63bfe64d14a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga77e6ab7fd978ad6355c1a63bfe64d14a">TPIU_DEVID_PTINVALID_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga9e0b5acf844bec3901196723f319d7bf">TPIU_DEVID_PTINVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga77e6ab7fd978ad6355c1a63bfe64d14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: PTINVALID Mask.  <br /></td></tr>
<tr class="separator:ga77e6ab7fd978ad6355c1a63bfe64d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0b5acf844bec3901196723f319d7bf" id="r_ga9e0b5acf844bec3901196723f319d7bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga9e0b5acf844bec3901196723f319d7bf">TPIU_DEVID_PTINVALID_Pos</a>&#160;&#160;&#160;9<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga9e0b5acf844bec3901196723f319d7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVID: PTINVALID Position.  <br /></td></tr>
<tr class="separator:ga9e0b5acf844bec3901196723f319d7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefa709acb2105850a67837bfd340d6" id="r_ga7eefa709acb2105850a67837bfd340d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga7eefa709acb2105850a67837bfd340d6">TPIU_DEVTYPE_MajorType_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga96f1d688459caab1186ed2fef95015b7">TPIU_DEVTYPE_MajorType_Pos</a>)</td></tr>
<tr class="memdesc:ga7eefa709acb2105850a67837bfd340d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVTYPE: MajorType Mask.  <br /></td></tr>
<tr class="separator:ga7eefa709acb2105850a67837bfd340d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f1d688459caab1186ed2fef95015b7" id="r_ga96f1d688459caab1186ed2fef95015b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga96f1d688459caab1186ed2fef95015b7">TPIU_DEVTYPE_MajorType_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga96f1d688459caab1186ed2fef95015b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVTYPE: MajorType Position.  <br /></td></tr>
<tr class="separator:ga96f1d688459caab1186ed2fef95015b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c571797e2bd2dab6b613df68cd0662b" id="r_ga8c571797e2bd2dab6b613df68cd0662b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga8c571797e2bd2dab6b613df68cd0662b">TPIU_DEVTYPE_SubType_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga07f950db19c5804b25c3310d5dd0a0cf">TPIU_DEVTYPE_SubType_Pos</a>*/)</td></tr>
<tr class="memdesc:ga8c571797e2bd2dab6b613df68cd0662b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVTYPE: SubType Mask.  <br /></td></tr>
<tr class="separator:ga8c571797e2bd2dab6b613df68cd0662b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f950db19c5804b25c3310d5dd0a0cf" id="r_ga07f950db19c5804b25c3310d5dd0a0cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga07f950db19c5804b25c3310d5dd0a0cf">TPIU_DEVTYPE_SubType_Pos</a>&#160;&#160;&#160;4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga07f950db19c5804b25c3310d5dd0a0cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU DEVTYPE Register Definitions.  <br /></td></tr>
<tr class="separator:ga07f950db19c5804b25c3310d5dd0a0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fc9e804193fe8a7ee6568ca1e66f7a" id="r_ga27fc9e804193fe8a7ee6568ca1e66f7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga27fc9e804193fe8a7ee6568ca1e66f7a">TPIU_FFCR_EnFCont_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga651dcdeaebb094f0a16e69d0b192428a">TPIU_FFCR_EnFCont_Pos</a>)</td></tr>
<tr class="memdesc:ga27fc9e804193fe8a7ee6568ca1e66f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFCR: EnFCont Mask.  <br /></td></tr>
<tr class="separator:ga27fc9e804193fe8a7ee6568ca1e66f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651dcdeaebb094f0a16e69d0b192428a" id="r_ga651dcdeaebb094f0a16e69d0b192428a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga651dcdeaebb094f0a16e69d0b192428a">TPIU_FFCR_EnFCont_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga651dcdeaebb094f0a16e69d0b192428a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFCR: EnFCont Position.  <br /></td></tr>
<tr class="separator:ga651dcdeaebb094f0a16e69d0b192428a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112365b210307a9051d6483a859ce919" id="r_ga112365b210307a9051d6483a859ce919"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga112365b210307a9051d6483a859ce919">TPIU_FFCR_FOnMan_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaf0b5fdcfe5a93a02f0e3beda46b3a191">TPIU_FFCR_FOnMan_Pos</a>)</td></tr>
<tr class="memdesc:ga112365b210307a9051d6483a859ce919"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFCR: FOnMan Mask.  <br /></td></tr>
<tr class="separator:ga112365b210307a9051d6483a859ce919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b5fdcfe5a93a02f0e3beda46b3a191" id="r_gaf0b5fdcfe5a93a02f0e3beda46b3a191"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaf0b5fdcfe5a93a02f0e3beda46b3a191">TPIU_FFCR_FOnMan_Pos</a>&#160;&#160;&#160;6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf0b5fdcfe5a93a02f0e3beda46b3a191"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFCR: FOnMan Position.  <br /></td></tr>
<tr class="separator:gaf0b5fdcfe5a93a02f0e3beda46b3a191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac916617ee4b51be41dea063a6777f68b" id="r_gac916617ee4b51be41dea063a6777f68b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gac916617ee4b51be41dea063a6777f68b">TPIU_FFCR_TrigIn_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga5b6b3789d04f2de1d752dd5fd910729e">TPIU_FFCR_TrigIn_Pos</a>)</td></tr>
<tr class="memdesc:gac916617ee4b51be41dea063a6777f68b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFCR: TrigIn Mask.  <br /></td></tr>
<tr class="separator:gac916617ee4b51be41dea063a6777f68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6b3789d04f2de1d752dd5fd910729e" id="r_ga5b6b3789d04f2de1d752dd5fd910729e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga5b6b3789d04f2de1d752dd5fd910729e">TPIU_FFCR_TrigIn_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga5b6b3789d04f2de1d752dd5fd910729e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Formatter and Flush Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga5b6b3789d04f2de1d752dd5fd910729e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623ea6d9fdfc51001856eb89a75e753e" id="r_ga623ea6d9fdfc51001856eb89a75e753e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga623ea6d9fdfc51001856eb89a75e753e">TPIU_FFSR_FlInProg_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gab69c3f7bb9212b7f4074fd464420a7a5">TPIU_FFSR_FlInProg_Pos</a>*/)</td></tr>
<tr class="memdesc:ga623ea6d9fdfc51001856eb89a75e753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: FlInProg Mask.  <br /></td></tr>
<tr class="separator:ga623ea6d9fdfc51001856eb89a75e753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69c3f7bb9212b7f4074fd464420a7a5" id="r_gab69c3f7bb9212b7f4074fd464420a7a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gab69c3f7bb9212b7f4074fd464420a7a5">TPIU_FFSR_FlInProg_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gab69c3f7bb9212b7f4074fd464420a7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: FlInProg Position.  <br /></td></tr>
<tr class="separator:gab69c3f7bb9212b7f4074fd464420a7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc5afedd97115142fe16def1674c902" id="r_gadcc5afedd97115142fe16def1674c902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gadcc5afedd97115142fe16def1674c902">TPIU_FFSR_FtNonStop_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga2e1145bf204c1c75bdf49f7ee3b779ff">TPIU_FFSR_FtNonStop_Pos</a>)</td></tr>
<tr class="memdesc:gadcc5afedd97115142fe16def1674c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: FtNonStop Mask.  <br /></td></tr>
<tr class="separator:gadcc5afedd97115142fe16def1674c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1145bf204c1c75bdf49f7ee3b779ff" id="r_ga2e1145bf204c1c75bdf49f7ee3b779ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga2e1145bf204c1c75bdf49f7ee3b779ff">TPIU_FFSR_FtNonStop_Pos</a>&#160;&#160;&#160;3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2e1145bf204c1c75bdf49f7ee3b779ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Formatter and Flush Status Register Definitions.  <br /></td></tr>
<tr class="separator:ga2e1145bf204c1c75bdf49f7ee3b779ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7c4b841f336adaa68ec53322566436" id="r_ga5e7c4b841f336adaa68ec53322566436"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga5e7c4b841f336adaa68ec53322566436">TPIU_FFSR_FtStopped_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaf01f510474c3066537d5b018494d70c2">TPIU_FFSR_FtStopped_Pos</a>)</td></tr>
<tr class="memdesc:ga5e7c4b841f336adaa68ec53322566436"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: FtStopped Mask.  <br /></td></tr>
<tr class="separator:ga5e7c4b841f336adaa68ec53322566436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01f510474c3066537d5b018494d70c2" id="r_gaf01f510474c3066537d5b018494d70c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaf01f510474c3066537d5b018494d70c2">TPIU_FFSR_FtStopped_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf01f510474c3066537d5b018494d70c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: FtStopped Position.  <br /></td></tr>
<tr class="separator:gaf01f510474c3066537d5b018494d70c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4087933df68a44237b5c1b01079f9ee5" id="r_ga4087933df68a44237b5c1b01079f9ee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga4087933df68a44237b5c1b01079f9ee5">TPIU_FFSR_TCPresent_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga51879dc1fde5a0dd7e166aacb4b48c46">TPIU_FFSR_TCPresent_Pos</a>)</td></tr>
<tr class="memdesc:ga4087933df68a44237b5c1b01079f9ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: TCPresent Mask.  <br /></td></tr>
<tr class="separator:ga4087933df68a44237b5c1b01079f9ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51879dc1fde5a0dd7e166aacb4b48c46" id="r_ga51879dc1fde5a0dd7e166aacb4b48c46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga51879dc1fde5a0dd7e166aacb4b48c46">TPIU_FFSR_TCPresent_Pos</a>&#160;&#160;&#160;2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga51879dc1fde5a0dd7e166aacb4b48c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU FFSR: TCPresent Position.  <br /></td></tr>
<tr class="separator:ga51879dc1fde5a0dd7e166aacb4b48c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40579d6ad4ef7728f2e2e506dd450491" id="r_ga40579d6ad4ef7728f2e2e506dd450491"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga40579d6ad4ef7728f2e2e506dd450491">TPIU_ITATBCTR0_AFVALID1S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga011549a755f3cef46428251254ab0cf3">TPIU_ITATBCTR0_AFVALID1S_Pos</a>)</td></tr>
<tr class="memdesc:ga40579d6ad4ef7728f2e2e506dd450491"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: AFVALID1SS Mask.  <br /></td></tr>
<tr class="separator:ga40579d6ad4ef7728f2e2e506dd450491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011549a755f3cef46428251254ab0cf3" id="r_ga011549a755f3cef46428251254ab0cf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga011549a755f3cef46428251254ab0cf3">TPIU_ITATBCTR0_AFVALID1S_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga011549a755f3cef46428251254ab0cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: AFVALID1S Position.  <br /></td></tr>
<tr class="separator:ga011549a755f3cef46428251254ab0cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8127aca43cf42998793161c4f555125" id="r_gad8127aca43cf42998793161c4f555125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gad8127aca43cf42998793161c4f555125">TPIU_ITATBCTR0_AFVALID2S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gabbc01de6178760f27073f80d4c2bc05c">TPIU_ITATBCTR0_AFVALID2S_Pos</a>)</td></tr>
<tr class="memdesc:gad8127aca43cf42998793161c4f555125"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: AFVALID2SS Mask.  <br /></td></tr>
<tr class="separator:gad8127aca43cf42998793161c4f555125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc01de6178760f27073f80d4c2bc05c" id="r_gabbc01de6178760f27073f80d4c2bc05c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gabbc01de6178760f27073f80d4c2bc05c">TPIU_ITATBCTR0_AFVALID2S_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gabbc01de6178760f27073f80d4c2bc05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Integration Test ATB Control Register 0 Definitions.  <br /></td></tr>
<tr class="separator:gabbc01de6178760f27073f80d4c2bc05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa417d5b0d6bae1d4b10584abc0b4bee1" id="r_gaa417d5b0d6bae1d4b10584abc0b4bee1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaa417d5b0d6bae1d4b10584abc0b4bee1">TPIU_ITATBCTR0_ATREADY1S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga1adaaa94aef9991259c163dc0ee86a81">TPIU_ITATBCTR0_ATREADY1S_Pos</a>*/)</td></tr>
<tr class="memdesc:gaa417d5b0d6bae1d4b10584abc0b4bee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: ATREADY1S Mask.  <br /></td></tr>
<tr class="separator:gaa417d5b0d6bae1d4b10584abc0b4bee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adaaa94aef9991259c163dc0ee86a81" id="r_ga1adaaa94aef9991259c163dc0ee86a81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga1adaaa94aef9991259c163dc0ee86a81">TPIU_ITATBCTR0_ATREADY1S_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga1adaaa94aef9991259c163dc0ee86a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: ATREADY1S Position.  <br /></td></tr>
<tr class="separator:ga1adaaa94aef9991259c163dc0ee86a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4203ab7b4a081665b0b8fb4b5cb4bd0d" id="r_ga4203ab7b4a081665b0b8fb4b5cb4bd0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga4203ab7b4a081665b0b8fb4b5cb4bd0d">TPIU_ITATBCTR0_ATREADY2S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaa07e379b76d925bbac1023182104b1cd">TPIU_ITATBCTR0_ATREADY2S_Pos</a>*/)</td></tr>
<tr class="memdesc:ga4203ab7b4a081665b0b8fb4b5cb4bd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: ATREADY2S Mask.  <br /></td></tr>
<tr class="separator:ga4203ab7b4a081665b0b8fb4b5cb4bd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07e379b76d925bbac1023182104b1cd" id="r_gaa07e379b76d925bbac1023182104b1cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaa07e379b76d925bbac1023182104b1cd">TPIU_ITATBCTR0_ATREADY2S_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa07e379b76d925bbac1023182104b1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR0: ATREADY2S Position.  <br /></td></tr>
<tr class="separator:gaa07e379b76d925bbac1023182104b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e1cdf2f7a54d9d038277f175e742ee" id="r_ga51e1cdf2f7a54d9d038277f175e742ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga51e1cdf2f7a54d9d038277f175e742ee">TPIU_ITATBCTR2_AFVALID1S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga04f55143d05b1b9b00f3d819518bb84e">TPIU_ITATBCTR2_AFVALID1S_Pos</a>)</td></tr>
<tr class="memdesc:ga51e1cdf2f7a54d9d038277f175e742ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: AFVALID1SS Mask.  <br /></td></tr>
<tr class="separator:ga51e1cdf2f7a54d9d038277f175e742ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f55143d05b1b9b00f3d819518bb84e" id="r_ga04f55143d05b1b9b00f3d819518bb84e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga04f55143d05b1b9b00f3d819518bb84e">TPIU_ITATBCTR2_AFVALID1S_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga04f55143d05b1b9b00f3d819518bb84e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: AFVALID1S Position.  <br /></td></tr>
<tr class="separator:ga04f55143d05b1b9b00f3d819518bb84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeeccf09d55070f1c85c076228d81f16" id="r_gaeeeccf09d55070f1c85c076228d81f16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaeeeccf09d55070f1c85c076228d81f16">TPIU_ITATBCTR2_AFVALID2S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gac9c473b5180c9465e9fb997c3f33e0bd">TPIU_ITATBCTR2_AFVALID2S_Pos</a>)</td></tr>
<tr class="memdesc:gaeeeccf09d55070f1c85c076228d81f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: AFVALID2SS Mask.  <br /></td></tr>
<tr class="separator:gaeeeccf09d55070f1c85c076228d81f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c473b5180c9465e9fb997c3f33e0bd" id="r_gac9c473b5180c9465e9fb997c3f33e0bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gac9c473b5180c9465e9fb997c3f33e0bd">TPIU_ITATBCTR2_AFVALID2S_Pos</a>&#160;&#160;&#160;1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac9c473b5180c9465e9fb997c3f33e0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Integration Test ATB Control Register 2 Register Definitions.  <br /></td></tr>
<tr class="separator:gac9c473b5180c9465e9fb997c3f33e0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1a4c89b8ebe1985f971d858fde520" id="r_ga38f1a4c89b8ebe1985f971d858fde520"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga38f1a4c89b8ebe1985f971d858fde520">TPIU_ITATBCTR2_ATREADY1S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga95a5a0af217a7da829fc16e62878383a">TPIU_ITATBCTR2_ATREADY1S_Pos</a>*/)</td></tr>
<tr class="memdesc:ga38f1a4c89b8ebe1985f971d858fde520"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: ATREADY1S Mask.  <br /></td></tr>
<tr class="separator:ga38f1a4c89b8ebe1985f971d858fde520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a5a0af217a7da829fc16e62878383a" id="r_ga95a5a0af217a7da829fc16e62878383a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga95a5a0af217a7da829fc16e62878383a">TPIU_ITATBCTR2_ATREADY1S_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga95a5a0af217a7da829fc16e62878383a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: ATREADY1S Position.  <br /></td></tr>
<tr class="separator:ga95a5a0af217a7da829fc16e62878383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee95039942fec28c779abf62e18e603" id="r_ga6ee95039942fec28c779abf62e18e603"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga6ee95039942fec28c779abf62e18e603">TPIU_ITATBCTR2_ATREADY2S_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga9b4d664a855577ad31a64f010cde264b">TPIU_ITATBCTR2_ATREADY2S_Pos</a>*/)</td></tr>
<tr class="memdesc:ga6ee95039942fec28c779abf62e18e603"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: ATREADY2S Mask.  <br /></td></tr>
<tr class="separator:ga6ee95039942fec28c779abf62e18e603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4d664a855577ad31a64f010cde264b" id="r_ga9b4d664a855577ad31a64f010cde264b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga9b4d664a855577ad31a64f010cde264b">TPIU_ITATBCTR2_ATREADY2S_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9b4d664a855577ad31a64f010cde264b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITATBCTR2: ATREADY2S Position.  <br /></td></tr>
<tr class="separator:ga9b4d664a855577ad31a64f010cde264b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd53f6fc8a9159cf9c2fd4fda6f5acf" id="r_ga8bd53f6fc8a9159cf9c2fd4fda6f5acf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga8bd53f6fc8a9159cf9c2fd4fda6f5acf">TPIU_ITCTRL_Mode_Msk</a>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga9078b0aa787f276648b3be7721b9c88c">TPIU_ITCTRL_Mode_Pos</a>*/)</td></tr>
<tr class="memdesc:ga8bd53f6fc8a9159cf9c2fd4fda6f5acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITCTRL: Mode Mask.  <br /></td></tr>
<tr class="separator:ga8bd53f6fc8a9159cf9c2fd4fda6f5acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9078b0aa787f276648b3be7721b9c88c" id="r_ga9078b0aa787f276648b3be7721b9c88c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga9078b0aa787f276648b3be7721b9c88c">TPIU_ITCTRL_Mode_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9078b0aa787f276648b3be7721b9c88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Integration Mode Control Register Definitions.  <br /></td></tr>
<tr class="separator:ga9078b0aa787f276648b3be7721b9c88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8fb39dced64f62cc845918af7011d8" id="r_ga1c8fb39dced64f62cc845918af7011d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga1c8fb39dced64f62cc845918af7011d8">TPIU_ITFTTD0_ATB_IF1_ATVALID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga2b96c04f4820422744ed0b16cb566b78">TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga1c8fb39dced64f62cc845918af7011d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 ATVALID Mask.  <br /></td></tr>
<tr class="separator:ga1c8fb39dced64f62cc845918af7011d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96c04f4820422744ed0b16cb566b78" id="r_ga2b96c04f4820422744ed0b16cb566b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga2b96c04f4820422744ed0b16cb566b78">TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2b96c04f4820422744ed0b16cb566b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 ATVALID Position.  <br /></td></tr>
<tr class="separator:ga2b96c04f4820422744ed0b16cb566b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef76978353bfe9a884721e0dc1fb3d5" id="r_ga8ef76978353bfe9a884721e0dc1fb3d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga8ef76978353bfe9a884721e0dc1fb3d5">TPIU_ITFTTD0_ATB_IF1_bytecount_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga185548e4830cbe6b68402e100e031a68">TPIU_ITFTTD0_ATB_IF1_bytecount_Pos</a>)</td></tr>
<tr class="memdesc:ga8ef76978353bfe9a884721e0dc1fb3d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 byte countt Mask.  <br /></td></tr>
<tr class="separator:ga8ef76978353bfe9a884721e0dc1fb3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185548e4830cbe6b68402e100e031a68" id="r_ga185548e4830cbe6b68402e100e031a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga185548e4830cbe6b68402e100e031a68">TPIU_ITFTTD0_ATB_IF1_bytecount_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga185548e4830cbe6b68402e100e031a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 byte count Position.  <br /></td></tr>
<tr class="separator:ga185548e4830cbe6b68402e100e031a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c2793825c9abb413d38c6d308fd3de" id="r_ga39c2793825c9abb413d38c6d308fd3de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga39c2793825c9abb413d38c6d308fd3de">TPIU_ITFTTD0_ATB_IF1_data0_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaa3980592ce2a51830e6e28705787797d">TPIU_ITFTTD0_ATB_IF1_data0_Pos</a>*/)</td></tr>
<tr class="memdesc:ga39c2793825c9abb413d38c6d308fd3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data0 Mask.  <br /></td></tr>
<tr class="separator:ga39c2793825c9abb413d38c6d308fd3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3980592ce2a51830e6e28705787797d" id="r_gaa3980592ce2a51830e6e28705787797d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaa3980592ce2a51830e6e28705787797d">TPIU_ITFTTD0_ATB_IF1_data0_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa3980592ce2a51830e6e28705787797d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data0 Position.  <br /></td></tr>
<tr class="separator:gaa3980592ce2a51830e6e28705787797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5ece1f417502c2b56fc7b7265200b1" id="r_gace5ece1f417502c2b56fc7b7265200b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gace5ece1f417502c2b56fc7b7265200b1">TPIU_ITFTTD0_ATB_IF1_data1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaef9b6353d025a9c60b3cdb5097e9deca">TPIU_ITFTTD0_ATB_IF1_data1_Pos</a>)</td></tr>
<tr class="memdesc:gace5ece1f417502c2b56fc7b7265200b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data1 Mask.  <br /></td></tr>
<tr class="separator:gace5ece1f417502c2b56fc7b7265200b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9b6353d025a9c60b3cdb5097e9deca" id="r_gaef9b6353d025a9c60b3cdb5097e9deca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaef9b6353d025a9c60b3cdb5097e9deca">TPIU_ITFTTD0_ATB_IF1_data1_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaef9b6353d025a9c60b3cdb5097e9deca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data1 Position.  <br /></td></tr>
<tr class="separator:gaef9b6353d025a9c60b3cdb5097e9deca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ad293af993c759e52997da17e098bb" id="r_ga47ad293af993c759e52997da17e098bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga47ad293af993c759e52997da17e098bb">TPIU_ITFTTD0_ATB_IF1_data2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaef9b6353d025a9c60b3cdb5097e9deca">TPIU_ITFTTD0_ATB_IF1_data1_Pos</a>)</td></tr>
<tr class="memdesc:ga47ad293af993c759e52997da17e098bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data2 Mask.  <br /></td></tr>
<tr class="separator:ga47ad293af993c759e52997da17e098bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42e0782e896cd97fa19b000e36f3e9f" id="r_gab42e0782e896cd97fa19b000e36f3e9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gab42e0782e896cd97fa19b000e36f3e9f">TPIU_ITFTTD0_ATB_IF1_data2_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gab42e0782e896cd97fa19b000e36f3e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 1 data2 Position.  <br /></td></tr>
<tr class="separator:gab42e0782e896cd97fa19b000e36f3e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09743ab78d3aa3df21e24fc565847ad1" id="r_ga09743ab78d3aa3df21e24fc565847ad1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga09743ab78d3aa3df21e24fc565847ad1">TPIU_ITFTTD0_ATB_IF2_ATVALID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga4bae8f18235d77e7eeb062b202b70f46">TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos</a>)</td></tr>
<tr class="memdesc:ga09743ab78d3aa3df21e24fc565847ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 2 ATVALID Mask.  <br /></td></tr>
<tr class="separator:ga09743ab78d3aa3df21e24fc565847ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bae8f18235d77e7eeb062b202b70f46" id="r_ga4bae8f18235d77e7eeb062b202b70f46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga4bae8f18235d77e7eeb062b202b70f46">TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga4bae8f18235d77e7eeb062b202b70f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Integration Test FIFO Test Data 0 Register Definitions.  <br /></td></tr>
<tr class="separator:ga4bae8f18235d77e7eeb062b202b70f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae927cd94f30ede8520aa588f96c77c17" id="r_gae927cd94f30ede8520aa588f96c77c17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gae927cd94f30ede8520aa588f96c77c17">TPIU_ITFTTD0_ATB_IF2_bytecount_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga2fca59e5caab1c9764b1bea2e0b17b65">TPIU_ITFTTD0_ATB_IF2_bytecount_Pos</a>)</td></tr>
<tr class="memdesc:gae927cd94f30ede8520aa588f96c77c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 2 byte count Mask.  <br /></td></tr>
<tr class="separator:gae927cd94f30ede8520aa588f96c77c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fca59e5caab1c9764b1bea2e0b17b65" id="r_ga2fca59e5caab1c9764b1bea2e0b17b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga2fca59e5caab1c9764b1bea2e0b17b65">TPIU_ITFTTD0_ATB_IF2_bytecount_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga2fca59e5caab1c9764b1bea2e0b17b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD0: ATB Interface 2 byte count Position.  <br /></td></tr>
<tr class="separator:ga2fca59e5caab1c9764b1bea2e0b17b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fbeebd51bafbb1903438144a8d74c8" id="r_gab7fbeebd51bafbb1903438144a8d74c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gab7fbeebd51bafbb1903438144a8d74c8">TPIU_ITFTTD1_ATB_IF1_ATVALID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gac89cc3888c573bb416cbe2f70377984a">TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos</a>)</td></tr>
<tr class="memdesc:gab7fbeebd51bafbb1903438144a8d74c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 1 ATVALID Mask.  <br /></td></tr>
<tr class="separator:gab7fbeebd51bafbb1903438144a8d74c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89cc3888c573bb416cbe2f70377984a" id="r_gac89cc3888c573bb416cbe2f70377984a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gac89cc3888c573bb416cbe2f70377984a">TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos</a>&#160;&#160;&#160;26<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac89cc3888c573bb416cbe2f70377984a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 1 ATVALID Position.  <br /></td></tr>
<tr class="separator:gac89cc3888c573bb416cbe2f70377984a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805a58a3a6a38d93eaf5eb20c6317fe3" id="r_ga805a58a3a6a38d93eaf5eb20c6317fe3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga805a58a3a6a38d93eaf5eb20c6317fe3">TPIU_ITFTTD1_ATB_IF1_bytecount_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gaf555a2fc9a383c0094340ec4ceb715cd">TPIU_ITFTTD1_ATB_IF1_bytecount_Pos</a>)</td></tr>
<tr class="memdesc:ga805a58a3a6a38d93eaf5eb20c6317fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 1 byte countt Mask.  <br /></td></tr>
<tr class="separator:ga805a58a3a6a38d93eaf5eb20c6317fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf555a2fc9a383c0094340ec4ceb715cd" id="r_gaf555a2fc9a383c0094340ec4ceb715cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaf555a2fc9a383c0094340ec4ceb715cd">TPIU_ITFTTD1_ATB_IF1_bytecount_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf555a2fc9a383c0094340ec4ceb715cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 1 byte count Position.  <br /></td></tr>
<tr class="separator:gaf555a2fc9a383c0094340ec4ceb715cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8352e32321ece5074b733ae1bef8541" id="r_gab8352e32321ece5074b733ae1bef8541"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gab8352e32321ece5074b733ae1bef8541">TPIU_ITFTTD1_ATB_IF2_ATVALID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga7cb93db479cab27257a0bcf37b24cc6c">TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos</a>)</td></tr>
<tr class="memdesc:gab8352e32321ece5074b733ae1bef8541"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 ATVALID Mask.  <br /></td></tr>
<tr class="separator:gab8352e32321ece5074b733ae1bef8541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb93db479cab27257a0bcf37b24cc6c" id="r_ga7cb93db479cab27257a0bcf37b24cc6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga7cb93db479cab27257a0bcf37b24cc6c">TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga7cb93db479cab27257a0bcf37b24cc6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Integration Test FIFO Test Data 1 Register Definitions.  <br /></td></tr>
<tr class="separator:ga7cb93db479cab27257a0bcf37b24cc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c5d31a3b4073a236a61139ce98d09b" id="r_ga93c5d31a3b4073a236a61139ce98d09b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga93c5d31a3b4073a236a61139ce98d09b">TPIU_ITFTTD1_ATB_IF2_bytecount_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga689915203065520ca942ec25bf4b4a75">TPIU_ITFTTD1_ATB_IF2_bytecount_Pos</a>)</td></tr>
<tr class="memdesc:ga93c5d31a3b4073a236a61139ce98d09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 byte count Mask.  <br /></td></tr>
<tr class="separator:ga93c5d31a3b4073a236a61139ce98d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689915203065520ca942ec25bf4b4a75" id="r_ga689915203065520ca942ec25bf4b4a75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga689915203065520ca942ec25bf4b4a75">TPIU_ITFTTD1_ATB_IF2_bytecount_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga689915203065520ca942ec25bf4b4a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 byte count Position.  <br /></td></tr>
<tr class="separator:ga689915203065520ca942ec25bf4b4a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2ccb34dbbe2261d76bad20a14c0be9" id="r_gacc2ccb34dbbe2261d76bad20a14c0be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gacc2ccb34dbbe2261d76bad20a14c0be9">TPIU_ITFTTD1_ATB_IF2_data0_Msk</a>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga9d5ecdc19f3e52aa623c9c415328b030">TPIU_ITFTTD1_ATB_IF2_data0_Pos</a>*/)</td></tr>
<tr class="memdesc:gacc2ccb34dbbe2261d76bad20a14c0be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data0 Mask.  <br /></td></tr>
<tr class="separator:gacc2ccb34dbbe2261d76bad20a14c0be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5ecdc19f3e52aa623c9c415328b030" id="r_ga9d5ecdc19f3e52aa623c9c415328b030"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga9d5ecdc19f3e52aa623c9c415328b030">TPIU_ITFTTD1_ATB_IF2_data0_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9d5ecdc19f3e52aa623c9c415328b030"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data0 Position.  <br /></td></tr>
<tr class="separator:ga9d5ecdc19f3e52aa623c9c415328b030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea389d7341106782599086bd1d6ac249" id="r_gaea389d7341106782599086bd1d6ac249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaea389d7341106782599086bd1d6ac249">TPIU_ITFTTD1_ATB_IF2_data1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga3aaba1abaa9c711c68563c97eed68456">TPIU_ITFTTD1_ATB_IF2_data1_Pos</a>)</td></tr>
<tr class="memdesc:gaea389d7341106782599086bd1d6ac249"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data1 Mask.  <br /></td></tr>
<tr class="separator:gaea389d7341106782599086bd1d6ac249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aaba1abaa9c711c68563c97eed68456" id="r_ga3aaba1abaa9c711c68563c97eed68456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga3aaba1abaa9c711c68563c97eed68456">TPIU_ITFTTD1_ATB_IF2_data1_Pos</a>&#160;&#160;&#160;8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga3aaba1abaa9c711c68563c97eed68456"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data1 Position.  <br /></td></tr>
<tr class="separator:ga3aaba1abaa9c711c68563c97eed68456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b546fca22f4f490b3899a92adc9fc0f" id="r_ga7b546fca22f4f490b3899a92adc9fc0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga7b546fca22f4f490b3899a92adc9fc0f">TPIU_ITFTTD1_ATB_IF2_data2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga3aaba1abaa9c711c68563c97eed68456">TPIU_ITFTTD1_ATB_IF2_data1_Pos</a>)</td></tr>
<tr class="memdesc:ga7b546fca22f4f490b3899a92adc9fc0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data2 Mask.  <br /></td></tr>
<tr class="separator:ga7b546fca22f4f490b3899a92adc9fc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ba22e3c884f0f2767dc015a26d8d9a" id="r_gaf8ba22e3c884f0f2767dc015a26d8d9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gaf8ba22e3c884f0f2767dc015a26d8d9a">TPIU_ITFTTD1_ATB_IF2_data2_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaf8ba22e3c884f0f2767dc015a26d8d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU ITFTTD1: ATB Interface 2 data2 Position.  <br /></td></tr>
<tr class="separator:gaf8ba22e3c884f0f2767dc015a26d8d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e03a2b449e87b36401d75c72a5aff5f" id="r_ga6e03a2b449e87b36401d75c72a5aff5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga6e03a2b449e87b36401d75c72a5aff5f">TPIU_PSCR_PSCount_Msk</a>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gac285f4ccd8f4bbcd19199e9b6dccb7cf">TPIU_PSCR_PSCount_Pos</a>*/)</td></tr>
<tr class="memdesc:ga6e03a2b449e87b36401d75c72a5aff5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU PSCR: TPSCount Mask.  <br /></td></tr>
<tr class="separator:ga6e03a2b449e87b36401d75c72a5aff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac285f4ccd8f4bbcd19199e9b6dccb7cf" id="r_gac285f4ccd8f4bbcd19199e9b6dccb7cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gac285f4ccd8f4bbcd19199e9b6dccb7cf">TPIU_PSCR_PSCount_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gac285f4ccd8f4bbcd19199e9b6dccb7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Periodic Synchronization Control Register Definitions.  <br /></td></tr>
<tr class="separator:gac285f4ccd8f4bbcd19199e9b6dccb7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a84cbe9eb977bdd70ca2465eed8cc4" id="r_ga58a84cbe9eb977bdd70ca2465eed8cc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga58a84cbe9eb977bdd70ca2465eed8cc4">TPIU_SPPR_TXMODE_Msk</a>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#gadd060ec3e3013298cdc4d6a597db7c10">TPIU_SPPR_TXMODE_Pos</a>*/)</td></tr>
<tr class="memdesc:ga58a84cbe9eb977bdd70ca2465eed8cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU SPPR: TXMODE Mask.  <br /></td></tr>
<tr class="separator:ga58a84cbe9eb977bdd70ca2465eed8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd060ec3e3013298cdc4d6a597db7c10" id="r_gadd060ec3e3013298cdc4d6a597db7c10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#gadd060ec3e3013298cdc4d6a597db7c10">TPIU_SPPR_TXMODE_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gadd060ec3e3013298cdc4d6a597db7c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU Selected Pin Protocol Register Definitions.  <br /></td></tr>
<tr class="separator:gadd060ec3e3013298cdc4d6a597db7c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f12b0dfc05c5b4e536707431b9db1b2" id="r_ga8f12b0dfc05c5b4e536707431b9db1b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga8f12b0dfc05c5b4e536707431b9db1b2">TPIU_TRIGGER_TRIGGER_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> /*&lt;&lt; <a class="el" href="group__CMSIS__TPIU.html#ga90408d7dc186499546c15733eee70365">TPIU_TRIGGER_TRIGGER_Pos</a>*/)</td></tr>
<tr class="memdesc:ga8f12b0dfc05c5b4e536707431b9db1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU TRIGGER: TRIGGER Mask.  <br /></td></tr>
<tr class="separator:ga8f12b0dfc05c5b4e536707431b9db1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90408d7dc186499546c15733eee70365" id="r_ga90408d7dc186499546c15733eee70365"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPIU.html#ga90408d7dc186499546c15733eee70365">TPIU_TRIGGER_TRIGGER_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga90408d7dc186499546c15733eee70365"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPIU TRIGGER Register Definitions.  <br /></td></tr>
<tr class="separator:ga90408d7dc186499546c15733eee70365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e2497255d380f956ca0f48d11d0775" id="r_ga21e2497255d380f956ca0f48d11d0775"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">xPSR_C_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">xPSR_C_Pos</a>)</td></tr>
<tr class="memdesc:ga21e2497255d380f956ca0f48d11d0775"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: C Mask  <br /></td></tr>
<tr class="separator:ga21e2497255d380f956ca0f48d11d0775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14adb79b91f6634b351a1b57394e2db6" id="r_ga14adb79b91f6634b351a1b57394e2db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">xPSR_C_Pos</a>&#160;&#160;&#160;29<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga14adb79b91f6634b351a1b57394e2db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: C Position  <br /></td></tr>
<tr class="separator:ga14adb79b91f6634b351a1b57394e2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967634e605d013e9b07002eca31f7903" id="r_ga967634e605d013e9b07002eca31f7903"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">xPSR_GE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">xPSR_GE_Pos</a>)</td></tr>
<tr class="memdesc:ga967634e605d013e9b07002eca31f7903"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: GE Mask  <br /></td></tr>
<tr class="separator:ga967634e605d013e9b07002eca31f7903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b0f3def0f378e9f1d10a4c727a064b" id="r_gae2b0f3def0f378e9f1d10a4c727a064b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">xPSR_GE_Pos</a>&#160;&#160;&#160;16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae2b0f3def0f378e9f1d10a4c727a064b"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: GE Position  <br /></td></tr>
<tr class="separator:gae2b0f3def0f378e9f1d10a4c727a064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8eed87e0081dfe1ef1c78a0ea91afd" id="r_gadf8eed87e0081dfe1ef1c78a0ea91afd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">xPSR_ISR_Msk</a>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">xPSR_ISR_Pos</a>*/)</td></tr>
<tr class="memdesc:gadf8eed87e0081dfe1ef1c78a0ea91afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: ISR Mask  <br /></td></tr>
<tr class="separator:gadf8eed87e0081dfe1ef1c78a0ea91afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bff245fb1aef9683f693d9d7bb2233" id="r_ga21bff245fb1aef9683f693d9d7bb2233"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">xPSR_ISR_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga21bff245fb1aef9683f693d9d7bb2233"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: ISR Position  <br /></td></tr>
<tr class="separator:ga21bff245fb1aef9683f693d9d7bb2233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc177aab488851bb3b98cf4b420141a" id="r_ga6dc177aab488851bb3b98cf4b420141a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga6dc177aab488851bb3b98cf4b420141a">xPSR_IT_Msk</a>&#160;&#160;&#160;(3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">xPSR_IT_Pos</a>)</td></tr>
<tr class="memdesc:ga6dc177aab488851bb3b98cf4b420141a"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: IT Mask  <br /></td></tr>
<tr class="separator:ga6dc177aab488851bb3b98cf4b420141a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5be1db1343f776ecd00f0a4ebe70a46" id="r_gac5be1db1343f776ecd00f0a4ebe70a46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">xPSR_IT_Pos</a>&#160;&#160;&#160;25<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gac5be1db1343f776ecd00f0a4ebe70a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: IT Position  <br /></td></tr>
<tr class="separator:gac5be1db1343f776ecd00f0a4ebe70a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600f4ff41b62cf2f3b0a59b6d2e93d6" id="r_gaf600f4ff41b62cf2f3b0a59b6d2e93d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">xPSR_N_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">xPSR_N_Pos</a>)</td></tr>
<tr class="memdesc:gaf600f4ff41b62cf2f3b0a59b6d2e93d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: N Mask  <br /></td></tr>
<tr class="separator:gaf600f4ff41b62cf2f3b0a59b6d2e93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031eb1b8ebcdb3d602d0b9f2ec82a7ae" id="r_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">xPSR_N_Pos</a>&#160;&#160;&#160;31<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga031eb1b8ebcdb3d602d0b9f2ec82a7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR Register Definitions  <br /></td></tr>
<tr class="separator:ga031eb1b8ebcdb3d602d0b9f2ec82a7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133ac393c38559ae43ac36383e731dd4" id="r_ga133ac393c38559ae43ac36383e731dd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">xPSR_Q_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">xPSR_Q_Pos</a>)</td></tr>
<tr class="memdesc:ga133ac393c38559ae43ac36383e731dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: Q Mask  <br /></td></tr>
<tr class="separator:ga133ac393c38559ae43ac36383e731dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb4178d50676a8f19cf8f727f38ace8" id="r_gaabb4178d50676a8f19cf8f727f38ace8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">xPSR_Q_Pos</a>&#160;&#160;&#160;27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gaabb4178d50676a8f19cf8f727f38ace8"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: Q Position  <br /></td></tr>
<tr class="separator:gaabb4178d50676a8f19cf8f727f38ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ae2111816e82d47636a8d4577eb6ee" id="r_ga30ae2111816e82d47636a8d4577eb6ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">xPSR_T_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">xPSR_T_Pos</a>)</td></tr>
<tr class="memdesc:ga30ae2111816e82d47636a8d4577eb6ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: T Mask  <br /></td></tr>
<tr class="separator:ga30ae2111816e82d47636a8d4577eb6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d801da9a49cda944f52aeae104dd38" id="r_ga98d801da9a49cda944f52aeae104dd38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">xPSR_T_Pos</a>&#160;&#160;&#160;24<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:ga98d801da9a49cda944f52aeae104dd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: T Position  <br /></td></tr>
<tr class="separator:ga98d801da9a49cda944f52aeae104dd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07f94ed3b6ee695f5af719dc27995c2" id="r_gab07f94ed3b6ee695f5af719dc27995c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">xPSR_V_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">xPSR_V_Pos</a>)</td></tr>
<tr class="memdesc:gab07f94ed3b6ee695f5af719dc27995c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: V Mask  <br /></td></tr>
<tr class="separator:gab07f94ed3b6ee695f5af719dc27995c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cfbb394490db402623d97e6a979e00" id="r_gae0cfbb394490db402623d97e6a979e00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">xPSR_V_Pos</a>&#160;&#160;&#160;28<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a></td></tr>
<tr class="memdesc:gae0cfbb394490db402623d97e6a979e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: V Position  <br /></td></tr>
<tr class="separator:gae0cfbb394490db402623d97e6a979e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907599209fba99f579778e662021c4f2" id="r_ga907599209fba99f579778e662021c4f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">xPSR_Z_Msk</a>&#160;&#160;&#160;(1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> &lt;&lt; <a class="el" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">xPSR_Z_Pos</a>)</td></tr>
<tr class="memdesc:ga907599209fba99f579778e662021c4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: Z Mask  <br /></td></tr>
<tr class="separator:ga907599209fba99f579778e662021c4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5869dd608eea73c80f0567d781d2230b" id="r_ga5869dd608eea73c80f0567d781d2230b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">xPSR_Z_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ga5869dd608eea73c80f0567d781d2230b"><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR: Z Position  <br /></td></tr>
<tr class="separator:ga5869dd608eea73c80f0567d781d2230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ada772bb9648ecc7c89583fef1012f6e1" name="ada772bb9648ecc7c89583fef1012f6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada772bb9648ecc7c89583fef1012f6e1">&#9670;&#160;</a></span>__CORE_CM33_H_DEPENDANT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __CORE_CM33_H_DEPENDANT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>__FPU_USED indicates whether an FPU is used or not. </p>
<p>For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. </p>

</div>
</div>
<a id="aa712914d3e782dae348aa8ffb42504b2" name="aa712914d3e782dae348aa8ffb42504b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa712914d3e782dae348aa8ffb42504b2">&#9670;&#160;</a></span>__CORE_CM33_H_GENERIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __CORE_CM33_H_GENERIC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ea62503c88acab19fcf3d5743009e3" name="a63ea62503c88acab19fcf3d5743009e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ea62503c88acab19fcf3d5743009e3">&#9670;&#160;</a></span>__CORTEX_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __CORTEX_M&#160;&#160;&#160;(33<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-M Core. </p>

</div>
</div>
<a id="af63697ed9952cc71e1225efe205f6cd3" name="af63697ed9952cc71e1225efe205f6cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63697ed9952cc71e1225efe205f6cd3">&#9670;&#160;</a></span>__I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __I&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines 'read only' permissions. </p>

</div>
</div>
<a id="a4cc1649793116d7c2d8afce7a4ffce43" name="a4cc1649793116d7c2d8afce7a4ffce43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc1649793116d7c2d8afce7a4ffce43">&#9670;&#160;</a></span>__IM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __IM&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">const</a>      /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">read</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">only</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec43007d9998a0a0e01faede4133d6be" name="aec43007d9998a0a0e01faede4133d6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec43007d9998a0a0e01faede4133d6be">&#9670;&#160;</a></span>__IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __IO&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines 'read / write' permissions. </p>

</div>
</div>
<a id="ab6caba5853a60a17e8e04499b52bf691" name="ab6caba5853a60a17e8e04499b52bf691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6caba5853a60a17e8e04499b52bf691">&#9670;&#160;</a></span>__IOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __IOM&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a>            /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">read</a> / <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">write</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e25d9380f9ef903923964322e71f2f6" name="a7e25d9380f9ef903923964322e71f2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e25d9380f9ef903923964322e71f2f6">&#9670;&#160;</a></span>__O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __O&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines 'write only' permissions. </p>

</div>
</div>
<a id="a0ea2009ed8fd9ef35b48708280fdb758" name="a0ea2009ed8fd9ef35b48708280fdb758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea2009ed8fd9ef35b48708280fdb758">&#9670;&#160;</a></span>__OM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> __OM&#160;&#160;&#160;<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a>            /*! <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Defines</a> '<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">write</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">only</a>' <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">structure</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">member</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">permissions</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_436b3088c157a85dc167e6ddffc5dacd.html">rp2_common</a></li><li class="navelem"><a class="el" href="dir_0e8989fea8ccf099f0fc16208c8507bd.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_16c3c216facd2c52f74cd3e97b828a25.html">stub</a></li><li class="navelem"><a class="el" href="dir_2f19d458558785900f66b853aadf1e7a.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_42066cd9125f0e3528eb9491a6c86fd5.html">Core</a></li><li class="navelem"><a class="el" href="dir_4f88a420711dfc5bfe027d9bc210ba35.html">Include</a></li><li class="navelem"><a class="el" href="core__cm33_8h.html">core_cm33.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
