Classic Timing Analyzer report for translight
Mon Jan 08 23:20:43 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.611 ns                        ; 74161:inst21|f74161:sub|87 ; A3                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 127.84 MHz ( period = 7.822 ns ) ; 74161:inst21|f74161:sub|9  ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|87 ; clk        ; clk      ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 127.84 MHz ( period = 7.822 ns )               ; 74161:inst21|f74161:sub|9  ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 127.88 MHz ( period = 7.820 ns )               ; 74161:inst21|f74161:sub|9  ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A   ; 127.89 MHz ( period = 7.819 ns )               ; 74161:inst21|f74161:sub|9  ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A   ; 127.89 MHz ( period = 7.819 ns )               ; 74161:inst21|f74161:sub|9  ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A   ; 224.27 MHz ( period = 4.459 ns )               ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 4.275 ns                ;
; N/A   ; 224.27 MHz ( period = 4.459 ns )               ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 4.275 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 4.184 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 4.184 ns                ;
; N/A   ; 240.10 MHz ( period = 4.165 ns )               ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; None                        ; None                      ; 3.981 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A   ; 244.98 MHz ( period = 4.082 ns )               ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 245.10 MHz ( period = 4.080 ns )               ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 3.896 ns                ;
; N/A   ; 245.16 MHz ( period = 4.079 ns )               ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A   ; 245.16 MHz ( period = 4.079 ns )               ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 249.31 MHz ( period = 4.011 ns )               ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|87 ; 74161:inst21|f74161:sub|99 ; clk        ; clk      ; None                        ; None                      ; 0.888 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|99 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|9  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|99 ; 74161:inst21|f74161:sub|99 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|87 ; 74161:inst21|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|9   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|87 ; clk        ; clk      ; None                       ; None                       ; 0.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst21|f74161:sub|9  ; 74161:inst21|f74161:sub|9  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst21|f74161:sub|99 ; 74161:inst21|f74161:sub|99 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst21|f74161:sub|87 ; 74161:inst21|f74161:sub|87 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 14.611 ns  ; 74161:inst21|f74161:sub|87 ; A3 ; clk        ;
; N/A   ; None         ; 14.371 ns  ; 74161:inst21|f74161:sub|99 ; A3 ; clk        ;
; N/A   ; None         ; 13.862 ns  ; 74161:inst21|f74161:sub|9  ; A3 ; clk        ;
; N/A   ; None         ; 13.796 ns  ; 74161:inst21|f74161:sub|87 ; A2 ; clk        ;
; N/A   ; None         ; 13.556 ns  ; 74161:inst21|f74161:sub|99 ; A2 ; clk        ;
; N/A   ; None         ; 13.346 ns  ; 74161:inst21|f74161:sub|87 ; D2 ; clk        ;
; N/A   ; None         ; 13.318 ns  ; 74161:inst21|f74161:sub|87 ; D3 ; clk        ;
; N/A   ; None         ; 13.118 ns  ; 74161:inst21|f74161:sub|87 ; B3 ; clk        ;
; N/A   ; None         ; 13.104 ns  ; 74161:inst21|f74161:sub|99 ; D2 ; clk        ;
; N/A   ; None         ; 13.076 ns  ; 74161:inst21|f74161:sub|99 ; D3 ; clk        ;
; N/A   ; None         ; 13.047 ns  ; 74161:inst21|f74161:sub|9  ; A2 ; clk        ;
; N/A   ; None         ; 12.889 ns  ; 74161:inst21|f74161:sub|99 ; B3 ; clk        ;
; N/A   ; None         ; 12.705 ns  ; 74161:inst21|f74161:sub|87 ; B1 ; clk        ;
; N/A   ; None         ; 12.630 ns  ; 74161:inst21|f74161:sub|9  ; D2 ; clk        ;
; N/A   ; None         ; 12.626 ns  ; 74161:inst21|f74161:sub|9  ; B3 ; clk        ;
; N/A   ; None         ; 12.602 ns  ; 74161:inst21|f74161:sub|9  ; D3 ; clk        ;
; N/A   ; None         ; 12.476 ns  ; 74161:inst21|f74161:sub|99 ; B1 ; clk        ;
; N/A   ; None         ; 12.303 ns  ; 74161:inst21|f74161:sub|87 ; C3 ; clk        ;
; N/A   ; None         ; 12.233 ns  ; 74161:inst21|f74161:sub|99 ; C3 ; clk        ;
; N/A   ; None         ; 11.952 ns  ; 74161:inst21|f74161:sub|87 ; C2 ; clk        ;
; N/A   ; None         ; 11.882 ns  ; 74161:inst21|f74161:sub|99 ; C2 ; clk        ;
; N/A   ; None         ; 11.867 ns  ; 74161:inst21|f74161:sub|87 ; D1 ; clk        ;
; N/A   ; None         ; 11.838 ns  ; 74161:inst21|f74161:sub|9  ; C2 ; clk        ;
; N/A   ; None         ; 11.733 ns  ; 74161:inst21|f74161:sub|9  ; C3 ; clk        ;
; N/A   ; None         ; 11.709 ns  ; 74161:inst21|f74161:sub|87 ; B2 ; clk        ;
; N/A   ; None         ; 11.625 ns  ; 74161:inst21|f74161:sub|99 ; D1 ; clk        ;
; N/A   ; None         ; 11.619 ns  ; 74161:inst21|f74161:sub|87 ; A1 ; clk        ;
; N/A   ; None         ; 11.495 ns  ; 74161:inst21|f74161:sub|9  ; B2 ; clk        ;
; N/A   ; None         ; 11.480 ns  ; 74161:inst21|f74161:sub|99 ; B2 ; clk        ;
; N/A   ; None         ; 11.465 ns  ; 74161:inst21|f74161:sub|87 ; C1 ; clk        ;
; N/A   ; None         ; 11.395 ns  ; 74161:inst21|f74161:sub|99 ; C1 ; clk        ;
; N/A   ; None         ; 11.379 ns  ; 74161:inst21|f74161:sub|99 ; A1 ; clk        ;
; N/A   ; None         ; 9.637 ns   ; 74161:inst1|f74161:sub|9   ; H0 ; clk        ;
; N/A   ; None         ; 8.262 ns   ; 74161:inst1|f74161:sub|87  ; H1 ; clk        ;
; N/A   ; None         ; 6.510 ns   ; 74161:inst|f74161:sub|87   ; L1 ; clk        ;
; N/A   ; None         ; 6.480 ns   ; 74161:inst|f74161:sub|9    ; L0 ; clk        ;
; N/A   ; None         ; 6.130 ns   ; 74161:inst|f74161:sub|110  ; L3 ; clk        ;
; N/A   ; None         ; 5.589 ns   ; 74161:inst|f74161:sub|99   ; L2 ; clk        ;
+-------+--------------+------------+----------------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 08 23:20:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off translight -c translight --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74161:inst1|f74161:sub|87" as buffer
    Info: Detected gated clock "inst23" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|87" as buffer
    Info: Detected ripple clock "74161:inst21|f74161:sub|9" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst31~0" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|110" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|9" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected ripple clock "74161:inst1|f74161:sub|9" as buffer
Info: Clock "clk" has Internal fmax of 127.84 MHz between source register "74161:inst21|f74161:sub|9" and destination register "74161:inst|f74161:sub|9" (period= 7.822 ns)
    Info: + Longest register to register delay is 2.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N15; Fanout = 13; REG Node = '74161:inst21|f74161:sub|9'
        Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X19_Y1_N18; Fanout = 5; COMB Node = 'inst31~0'
        Info: 3: + IC(1.608 ns) + CELL(0.053 ns) = 1.944 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 1; COMB Node = '74161:inst|f74161:sub|77'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.099 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 0.261 ns ( 12.43 % )
        Info: Total interconnect delay = 1.838 ns ( 87.57 % )
    Info: - Smallest clock skew is -5.539 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.596 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.618 ns) = 2.596 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
            Info: Total cell delay = 1.437 ns ( 55.35 % )
            Info: Total interconnect delay = 1.159 ns ( 44.65 % )
        Info: - Longest clock path from clock "clk" to source register is 8.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.690 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
            Info: 3: + IC(1.464 ns) + CELL(0.228 ns) = 4.382 ns; Loc. = LCCOMB_X19_Y1_N24; Fanout = 3; COMB Node = 'inst26'
            Info: 4: + IC(0.225 ns) + CELL(0.712 ns) = 5.319 ns; Loc. = LCFF_X19_Y1_N11; Fanout = 4; REG Node = '74161:inst1|f74161:sub|9'
            Info: 5: + IC(0.262 ns) + CELL(0.228 ns) = 5.809 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'inst23'
            Info: 6: + IC(1.064 ns) + CELL(0.000 ns) = 6.873 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst23~clkctrl'
            Info: 7: + IC(0.644 ns) + CELL(0.618 ns) = 8.135 ns; Loc. = LCFF_X19_Y1_N15; Fanout = 13; REG Node = '74161:inst21|f74161:sub|9'
            Info: Total cell delay = 3.317 ns ( 40.77 % )
            Info: Total interconnect delay = 4.818 ns ( 59.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74161:inst21|f74161:sub|9" and destination pin or register "74161:inst21|f74161:sub|87" for clock "clk" (Hold time is 254 ps)
    Info: + Largest clock skew is 0.636 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.690 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
            Info: 3: + IC(1.464 ns) + CELL(0.228 ns) = 4.382 ns; Loc. = LCCOMB_X19_Y1_N24; Fanout = 3; COMB Node = 'inst26'
            Info: 4: + IC(0.225 ns) + CELL(0.712 ns) = 5.319 ns; Loc. = LCFF_X19_Y1_N11; Fanout = 4; REG Node = '74161:inst1|f74161:sub|9'
            Info: 5: + IC(0.262 ns) + CELL(0.228 ns) = 5.809 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'inst23'
            Info: 6: + IC(1.064 ns) + CELL(0.000 ns) = 6.873 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst23~clkctrl'
            Info: 7: + IC(0.644 ns) + CELL(0.618 ns) = 8.135 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 7; REG Node = '74161:inst21|f74161:sub|87'
            Info: Total cell delay = 3.317 ns ( 40.77 % )
            Info: Total interconnect delay = 4.818 ns ( 59.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.499 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.690 ns; Loc. = LCFF_X21_Y19_N13; Fanout = 3; REG Node = '74161:inst|f74161:sub|87'
            Info: 3: + IC(1.512 ns) + CELL(0.053 ns) = 4.255 ns; Loc. = LCCOMB_X19_Y1_N28; Fanout = 3; COMB Node = 'inst27'
            Info: 4: + IC(0.224 ns) + CELL(0.225 ns) = 4.704 ns; Loc. = LCCOMB_X19_Y1_N18; Fanout = 5; COMB Node = 'inst31~0'
            Info: 5: + IC(0.244 ns) + CELL(0.225 ns) = 5.173 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'inst23'
            Info: 6: + IC(1.064 ns) + CELL(0.000 ns) = 6.237 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst23~clkctrl'
            Info: 7: + IC(0.644 ns) + CELL(0.618 ns) = 7.499 ns; Loc. = LCFF_X19_Y1_N15; Fanout = 13; REG Node = '74161:inst21|f74161:sub|9'
            Info: Total cell delay = 2.652 ns ( 35.36 % )
            Info: Total interconnect delay = 4.847 ns ( 64.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N15; Fanout = 13; REG Node = '74161:inst21|f74161:sub|9'
        Info: 2: + IC(0.229 ns) + CELL(0.053 ns) = 0.282 ns; Loc. = LCCOMB_X19_Y1_N26; Fanout = 1; COMB Node = '74161:inst21|f74161:sub|86'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.437 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 7; REG Node = '74161:inst21|f74161:sub|87'
        Info: Total cell delay = 0.208 ns ( 47.60 % )
        Info: Total interconnect delay = 0.229 ns ( 52.40 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "clk" to destination pin "A3" through register "74161:inst21|f74161:sub|87" is 14.611 ns
    Info: + Longest clock path from clock "clk" to source register is 8.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.690 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: 3: + IC(1.464 ns) + CELL(0.228 ns) = 4.382 ns; Loc. = LCCOMB_X19_Y1_N24; Fanout = 3; COMB Node = 'inst26'
        Info: 4: + IC(0.225 ns) + CELL(0.712 ns) = 5.319 ns; Loc. = LCFF_X19_Y1_N11; Fanout = 4; REG Node = '74161:inst1|f74161:sub|9'
        Info: 5: + IC(0.262 ns) + CELL(0.228 ns) = 5.809 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'inst23'
        Info: 6: + IC(1.064 ns) + CELL(0.000 ns) = 6.873 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst23~clkctrl'
        Info: 7: + IC(0.644 ns) + CELL(0.618 ns) = 8.135 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 7; REG Node = '74161:inst21|f74161:sub|87'
        Info: Total cell delay = 3.317 ns ( 40.77 % )
        Info: Total interconnect delay = 4.818 ns ( 59.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 7; REG Node = '74161:inst21|f74161:sub|87'
        Info: 2: + IC(0.385 ns) + CELL(0.346 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y1_N12; Fanout = 3; COMB Node = 'inst56~0'
        Info: 3: + IC(1.164 ns) + CELL(0.366 ns) = 2.261 ns; Loc. = LCCOMB_X14_Y8_N16; Fanout = 1; COMB Node = '74138:inst35|15~1'
        Info: 4: + IC(1.977 ns) + CELL(2.144 ns) = 6.382 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'A3'
        Info: Total cell delay = 2.856 ns ( 44.75 % )
        Info: Total interconnect delay = 3.526 ns ( 55.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Mon Jan 08 23:20:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


