/*
 * Copyright (c) 2019 Advanced Micro Devices, Inc. (unpublished)
 *
 * All rights reserved.  This notice is intended as a precaution against
 * inadvertent publication and does not imply publication or any waiver
 * of confidentiality.  The year included in the foregoing notice is the
 * year of creation of the work.
 */

#ifndef _mmhub_2_1_0_OFFSET_HEADER
#define _mmhub_2_1_0_OFFSET_HEADER



// addressBlock: mmhub_dagbdec
// base address: 0x68000
#define mmDAGB0_RDCLI0                                                                                 0x0000
#define mmDAGB0_RDCLI0_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI1                                                                                 0x0001
#define mmDAGB0_RDCLI1_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI2                                                                                 0x0002
#define mmDAGB0_RDCLI2_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI3                                                                                 0x0003
#define mmDAGB0_RDCLI3_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI4                                                                                 0x0004
#define mmDAGB0_RDCLI4_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI5                                                                                 0x0005
#define mmDAGB0_RDCLI5_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI6                                                                                 0x0006
#define mmDAGB0_RDCLI6_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI7                                                                                 0x0007
#define mmDAGB0_RDCLI7_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI8                                                                                 0x0008
#define mmDAGB0_RDCLI8_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI9                                                                                 0x0009
#define mmDAGB0_RDCLI9_BASE_IDX                                                                        0
#define mmDAGB0_RDCLI10                                                                                0x000a
#define mmDAGB0_RDCLI10_BASE_IDX                                                                       0
#define mmDAGB0_RDCLI11                                                                                0x000b
#define mmDAGB0_RDCLI11_BASE_IDX                                                                       0
#define mmDAGB0_RDCLI12                                                                                0x000c
#define mmDAGB0_RDCLI12_BASE_IDX                                                                       0
#define mmDAGB0_RDCLI13                                                                                0x000d
#define mmDAGB0_RDCLI13_BASE_IDX                                                                       0
#define mmDAGB0_RDCLI14                                                                                0x000e
#define mmDAGB0_RDCLI14_BASE_IDX                                                                       0
#define mmDAGB0_RDCLI15                                                                                0x000f
#define mmDAGB0_RDCLI15_BASE_IDX                                                                       0
#define mmDAGB0_RD_CNTL                                                                                0x0010
#define mmDAGB0_RD_CNTL_BASE_IDX                                                                       0
#define mmDAGB0_RD_GMI_CNTL                                                                            0x0011
#define mmDAGB0_RD_GMI_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_ADDR_DAGB                                                                           0x0012
#define mmDAGB0_RD_ADDR_DAGB_BASE_IDX                                                                  0
#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0013
#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0
#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0014
#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0
#define mmDAGB0_RD_CGTT_CLK_CTRL                                                                       0x0015
#define mmDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0
#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0016
#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0017
#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0                                                                0x0018
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0019
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1                                                                0x001a
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x001b
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB0_RD_VC0_CNTL                                                                            0x001c
#define mmDAGB0_RD_VC0_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC1_CNTL                                                                            0x001d
#define mmDAGB0_RD_VC1_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC2_CNTL                                                                            0x001e
#define mmDAGB0_RD_VC2_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC3_CNTL                                                                            0x001f
#define mmDAGB0_RD_VC3_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC4_CNTL                                                                            0x0020
#define mmDAGB0_RD_VC4_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC5_CNTL                                                                            0x0021
#define mmDAGB0_RD_VC5_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC6_CNTL                                                                            0x0022
#define mmDAGB0_RD_VC6_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_VC7_CNTL                                                                            0x0023
#define mmDAGB0_RD_VC7_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_RD_CNTL_MISC                                                                           0x0024
#define mmDAGB0_RD_CNTL_MISC_BASE_IDX                                                                  0
#define mmDAGB0_RD_TLB_CREDIT                                                                          0x0025
#define mmDAGB0_RD_TLB_CREDIT_BASE_IDX                                                                 0
#define mmDAGB0_RD_RDRET_CREDIT_CNTL                                                                   0x0026
#define mmDAGB0_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0
#define mmDAGB0_RD_RDRET_CREDIT_CNTL2                                                                  0x0027
#define mmDAGB0_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0
#define mmDAGB0_RDCLI_ASK_PENDING                                                                      0x0028
#define mmDAGB0_RDCLI_ASK_PENDING_BASE_IDX                                                             0
#define mmDAGB0_RDCLI_GO_PENDING                                                                       0x0029
#define mmDAGB0_RDCLI_GO_PENDING_BASE_IDX                                                              0
#define mmDAGB0_RDCLI_GBLSEND_PENDING                                                                  0x002a
#define mmDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0
#define mmDAGB0_RDCLI_TLB_PENDING                                                                      0x002b
#define mmDAGB0_RDCLI_TLB_PENDING_BASE_IDX                                                             0
#define mmDAGB0_RDCLI_OARB_PENDING                                                                     0x002c
#define mmDAGB0_RDCLI_OARB_PENDING_BASE_IDX                                                            0
#define mmDAGB0_RDCLI_OSD_PENDING                                                                      0x002d
#define mmDAGB0_RDCLI_OSD_PENDING_BASE_IDX                                                             0
#define mmDAGB0_RDCLI_NOALLOC_OVERRIDE                                                                 0x002e
#define mmDAGB0_RDCLI_NOALLOC_OVERRIDE_BASE_IDX                                                        0
#define mmDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE                                                           0x002f
#define mmDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX                                                  0
#define mmDAGB0_WRCLI0                                                                                 0x0030
#define mmDAGB0_WRCLI0_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI1                                                                                 0x0031
#define mmDAGB0_WRCLI1_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI2                                                                                 0x0032
#define mmDAGB0_WRCLI2_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI3                                                                                 0x0033
#define mmDAGB0_WRCLI3_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI4                                                                                 0x0034
#define mmDAGB0_WRCLI4_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI5                                                                                 0x0035
#define mmDAGB0_WRCLI5_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI6                                                                                 0x0036
#define mmDAGB0_WRCLI6_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI7                                                                                 0x0037
#define mmDAGB0_WRCLI7_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI8                                                                                 0x0038
#define mmDAGB0_WRCLI8_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI9                                                                                 0x0039
#define mmDAGB0_WRCLI9_BASE_IDX                                                                        0
#define mmDAGB0_WRCLI10                                                                                0x003a
#define mmDAGB0_WRCLI10_BASE_IDX                                                                       0
#define mmDAGB0_WRCLI11                                                                                0x003b
#define mmDAGB0_WRCLI11_BASE_IDX                                                                       0
#define mmDAGB0_WRCLI12                                                                                0x003c
#define mmDAGB0_WRCLI12_BASE_IDX                                                                       0
#define mmDAGB0_WRCLI13                                                                                0x003d
#define mmDAGB0_WRCLI13_BASE_IDX                                                                       0
#define mmDAGB0_WRCLI14                                                                                0x003e
#define mmDAGB0_WRCLI14_BASE_IDX                                                                       0
#define mmDAGB0_WRCLI15                                                                                0x003f
#define mmDAGB0_WRCLI15_BASE_IDX                                                                       0
#define mmDAGB0_WR_CNTL                                                                                0x0040
#define mmDAGB0_WR_CNTL_BASE_IDX                                                                       0
#define mmDAGB0_WR_GMI_CNTL                                                                            0x0041
#define mmDAGB0_WR_GMI_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_ADDR_DAGB                                                                           0x0042
#define mmDAGB0_WR_ADDR_DAGB_BASE_IDX                                                                  0
#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0043
#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0
#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0044
#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0
#define mmDAGB0_WR_CGTT_CLK_CTRL                                                                       0x0045
#define mmDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0
#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0046
#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0047
#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0                                                                0x0048
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0049
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1                                                                0x004a
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x004b
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB0_WR_DATA_DAGB                                                                           0x004c
#define mmDAGB0_WR_DATA_DAGB_BASE_IDX                                                                  0
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0                                                                0x004d
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0                                                               0x004e
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1                                                                0x004f
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1                                                               0x0050
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB0_WR_VC0_CNTL                                                                            0x0051
#define mmDAGB0_WR_VC0_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC1_CNTL                                                                            0x0052
#define mmDAGB0_WR_VC1_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC2_CNTL                                                                            0x0053
#define mmDAGB0_WR_VC2_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC3_CNTL                                                                            0x0054
#define mmDAGB0_WR_VC3_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC4_CNTL                                                                            0x0055
#define mmDAGB0_WR_VC4_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC5_CNTL                                                                            0x0056
#define mmDAGB0_WR_VC5_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC6_CNTL                                                                            0x0057
#define mmDAGB0_WR_VC6_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_VC7_CNTL                                                                            0x0058
#define mmDAGB0_WR_VC7_CNTL_BASE_IDX                                                                   0
#define mmDAGB0_WR_CNTL_MISC                                                                           0x0059
#define mmDAGB0_WR_CNTL_MISC_BASE_IDX                                                                  0
#define mmDAGB0_WR_TLB_CREDIT                                                                          0x005a
#define mmDAGB0_WR_TLB_CREDIT_BASE_IDX                                                                 0
#define mmDAGB0_WR_DATA_CREDIT                                                                         0x005b
#define mmDAGB0_WR_DATA_CREDIT_BASE_IDX                                                                0
#define mmDAGB0_WR_MISC_CREDIT                                                                         0x005c
#define mmDAGB0_WR_MISC_CREDIT_BASE_IDX                                                                0
#define mmDAGB0_WR_OSD_CREDIT_CNTL1                                                                    0x005d
#define mmDAGB0_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0
#define mmDAGB0_WR_OSD_CREDIT_CNTL2                                                                    0x005e
#define mmDAGB0_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0
#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL1                                                              0x005f
#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL1_BASE_IDX                                                     0
#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL2                                                              0x0060
#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL2_BASE_IDX                                                     0
#define mmDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x0061
#define mmDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0
#define mmDAGB0_WRCLI_ASK_PENDING                                                                      0x0062
#define mmDAGB0_WRCLI_ASK_PENDING_BASE_IDX                                                             0
#define mmDAGB0_WRCLI_GO_PENDING                                                                       0x0063
#define mmDAGB0_WRCLI_GO_PENDING_BASE_IDX                                                              0
#define mmDAGB0_WRCLI_GBLSEND_PENDING                                                                  0x0064
#define mmDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0
#define mmDAGB0_WRCLI_TLB_PENDING                                                                      0x0065
#define mmDAGB0_WRCLI_TLB_PENDING_BASE_IDX                                                             0
#define mmDAGB0_WRCLI_OARB_PENDING                                                                     0x0066
#define mmDAGB0_WRCLI_OARB_PENDING_BASE_IDX                                                            0
#define mmDAGB0_WRCLI_OSD_PENDING                                                                      0x0067
#define mmDAGB0_WRCLI_OSD_PENDING_BASE_IDX                                                             0
#define mmDAGB0_WRCLI_DBUS_ASK_PENDING                                                                 0x0068
#define mmDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0
#define mmDAGB0_WRCLI_DBUS_GO_PENDING                                                                  0x0069
#define mmDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x006a
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x006b
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0
#define mmDAGB0_WRCLI_NOALLOC_OVERRIDE                                                                 0x006c
#define mmDAGB0_WRCLI_NOALLOC_OVERRIDE_BASE_IDX                                                        0
#define mmDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE                                                           0x006d
#define mmDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX                                                  0
#define mmDAGB0_DAGB_DLY                                                                               0x006e
#define mmDAGB0_DAGB_DLY_BASE_IDX                                                                      0
#define mmDAGB0_CNTL_MISC                                                                              0x006f
#define mmDAGB0_CNTL_MISC_BASE_IDX                                                                     0
#define mmDAGB0_CNTL_MISC2                                                                             0x0070
#define mmDAGB0_CNTL_MISC2_BASE_IDX                                                                    0
#define mmDAGB0_FIFO_EMPTY                                                                             0x0071
#define mmDAGB0_FIFO_EMPTY_BASE_IDX                                                                    0
#define mmDAGB0_FIFO_FULL                                                                              0x0072
#define mmDAGB0_FIFO_FULL_BASE_IDX                                                                     0
#define mmDAGB0_WR_CREDITS_FULL                                                                        0x0073
#define mmDAGB0_WR_CREDITS_FULL_BASE_IDX                                                               0
#define mmDAGB0_RD_CREDITS_FULL                                                                        0x0074
#define mmDAGB0_RD_CREDITS_FULL_BASE_IDX                                                               0
#define mmDAGB0_PERFCOUNTER_LO                                                                         0x0075
#define mmDAGB0_PERFCOUNTER_LO_BASE_IDX                                                                0
#define mmDAGB0_PERFCOUNTER_HI                                                                         0x0076
#define mmDAGB0_PERFCOUNTER_HI_BASE_IDX                                                                0
#define mmDAGB0_PERFCOUNTER0_CFG                                                                       0x0077
#define mmDAGB0_PERFCOUNTER0_CFG_BASE_IDX                                                              0
#define mmDAGB0_PERFCOUNTER1_CFG                                                                       0x0078
#define mmDAGB0_PERFCOUNTER1_CFG_BASE_IDX                                                              0
#define mmDAGB0_PERFCOUNTER2_CFG                                                                       0x0079
#define mmDAGB0_PERFCOUNTER2_CFG_BASE_IDX                                                              0
#define mmDAGB0_PERFCOUNTER_RSLT_CNTL                                                                  0x007a
#define mmDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0
#define mmDAGB0_RESERVE0                                                                               0x007b
#define mmDAGB0_RESERVE0_BASE_IDX                                                                      0
#define mmDAGB0_RESERVE1                                                                               0x007c
#define mmDAGB0_RESERVE1_BASE_IDX                                                                      0
#define mmDAGB0_RESERVE2                                                                               0x007d
#define mmDAGB0_RESERVE2_BASE_IDX                                                                      0
#define mmDAGB0_RESERVE3                                                                               0x007e
#define mmDAGB0_RESERVE3_BASE_IDX                                                                      0
#define mmDAGB0_RESERVE4                                                                               0x007f
#define mmDAGB0_RESERVE4_BASE_IDX                                                                      0
#define mmDAGB1_RDCLI0                                                                                 0x0080
#define mmDAGB1_RDCLI0_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI1                                                                                 0x0081
#define mmDAGB1_RDCLI1_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI2                                                                                 0x0082
#define mmDAGB1_RDCLI2_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI3                                                                                 0x0083
#define mmDAGB1_RDCLI3_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI4                                                                                 0x0084
#define mmDAGB1_RDCLI4_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI5                                                                                 0x0085
#define mmDAGB1_RDCLI5_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI6                                                                                 0x0086
#define mmDAGB1_RDCLI6_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI7                                                                                 0x0087
#define mmDAGB1_RDCLI7_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI8                                                                                 0x0088
#define mmDAGB1_RDCLI8_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI9                                                                                 0x0089
#define mmDAGB1_RDCLI9_BASE_IDX                                                                        0
#define mmDAGB1_RDCLI10                                                                                0x008a
#define mmDAGB1_RDCLI10_BASE_IDX                                                                       0
#define mmDAGB1_RDCLI11                                                                                0x008b
#define mmDAGB1_RDCLI11_BASE_IDX                                                                       0
#define mmDAGB1_RDCLI12                                                                                0x008c
#define mmDAGB1_RDCLI12_BASE_IDX                                                                       0
#define mmDAGB1_RDCLI13                                                                                0x008d
#define mmDAGB1_RDCLI13_BASE_IDX                                                                       0
#define mmDAGB1_RDCLI14                                                                                0x008e
#define mmDAGB1_RDCLI14_BASE_IDX                                                                       0
#define mmDAGB1_RDCLI15                                                                                0x008f
#define mmDAGB1_RDCLI15_BASE_IDX                                                                       0
#define mmDAGB1_RD_CNTL                                                                                0x0090
#define mmDAGB1_RD_CNTL_BASE_IDX                                                                       0
#define mmDAGB1_RD_GMI_CNTL                                                                            0x0091
#define mmDAGB1_RD_GMI_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_ADDR_DAGB                                                                           0x0092
#define mmDAGB1_RD_ADDR_DAGB_BASE_IDX                                                                  0
#define mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0093
#define mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0
#define mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0094
#define mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0
#define mmDAGB1_RD_CGTT_CLK_CTRL                                                                       0x0095
#define mmDAGB1_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0
#define mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0096
#define mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0097
#define mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST0                                                                0x0098
#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0099
#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST1                                                                0x009a
#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x009b
#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB1_RD_VC0_CNTL                                                                            0x009c
#define mmDAGB1_RD_VC0_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC1_CNTL                                                                            0x009d
#define mmDAGB1_RD_VC1_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC2_CNTL                                                                            0x009e
#define mmDAGB1_RD_VC2_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC3_CNTL                                                                            0x009f
#define mmDAGB1_RD_VC3_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC4_CNTL                                                                            0x00a0
#define mmDAGB1_RD_VC4_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC5_CNTL                                                                            0x00a1
#define mmDAGB1_RD_VC5_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC6_CNTL                                                                            0x00a2
#define mmDAGB1_RD_VC6_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_VC7_CNTL                                                                            0x00a3
#define mmDAGB1_RD_VC7_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_RD_CNTL_MISC                                                                           0x00a4
#define mmDAGB1_RD_CNTL_MISC_BASE_IDX                                                                  0
#define mmDAGB1_RD_TLB_CREDIT                                                                          0x00a5
#define mmDAGB1_RD_TLB_CREDIT_BASE_IDX                                                                 0
#define mmDAGB1_RD_RDRET_CREDIT_CNTL                                                                   0x00a6
#define mmDAGB1_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0
#define mmDAGB1_RD_RDRET_CREDIT_CNTL2                                                                  0x00a7
#define mmDAGB1_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0
#define mmDAGB1_RDCLI_ASK_PENDING                                                                      0x00a8
#define mmDAGB1_RDCLI_ASK_PENDING_BASE_IDX                                                             0
#define mmDAGB1_RDCLI_GO_PENDING                                                                       0x00a9
#define mmDAGB1_RDCLI_GO_PENDING_BASE_IDX                                                              0
#define mmDAGB1_RDCLI_GBLSEND_PENDING                                                                  0x00aa
#define mmDAGB1_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0
#define mmDAGB1_RDCLI_TLB_PENDING                                                                      0x00ab
#define mmDAGB1_RDCLI_TLB_PENDING_BASE_IDX                                                             0
#define mmDAGB1_RDCLI_OARB_PENDING                                                                     0x00ac
#define mmDAGB1_RDCLI_OARB_PENDING_BASE_IDX                                                            0
#define mmDAGB1_RDCLI_OSD_PENDING                                                                      0x00ad
#define mmDAGB1_RDCLI_OSD_PENDING_BASE_IDX                                                             0
#define mmDAGB1_RDCLI_NOALLOC_OVERRIDE                                                                 0x00ae
#define mmDAGB1_RDCLI_NOALLOC_OVERRIDE_BASE_IDX                                                        0
#define mmDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE                                                           0x00af
#define mmDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX                                                  0
#define mmDAGB1_WRCLI0                                                                                 0x00b0
#define mmDAGB1_WRCLI0_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI1                                                                                 0x00b1
#define mmDAGB1_WRCLI1_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI2                                                                                 0x00b2
#define mmDAGB1_WRCLI2_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI3                                                                                 0x00b3
#define mmDAGB1_WRCLI3_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI4                                                                                 0x00b4
#define mmDAGB1_WRCLI4_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI5                                                                                 0x00b5
#define mmDAGB1_WRCLI5_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI6                                                                                 0x00b6
#define mmDAGB1_WRCLI6_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI7                                                                                 0x00b7
#define mmDAGB1_WRCLI7_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI8                                                                                 0x00b8
#define mmDAGB1_WRCLI8_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI9                                                                                 0x00b9
#define mmDAGB1_WRCLI9_BASE_IDX                                                                        0
#define mmDAGB1_WRCLI10                                                                                0x00ba
#define mmDAGB1_WRCLI10_BASE_IDX                                                                       0
#define mmDAGB1_WRCLI11                                                                                0x00bb
#define mmDAGB1_WRCLI11_BASE_IDX                                                                       0
#define mmDAGB1_WRCLI12                                                                                0x00bc
#define mmDAGB1_WRCLI12_BASE_IDX                                                                       0
#define mmDAGB1_WRCLI13                                                                                0x00bd
#define mmDAGB1_WRCLI13_BASE_IDX                                                                       0
#define mmDAGB1_WRCLI14                                                                                0x00be
#define mmDAGB1_WRCLI14_BASE_IDX                                                                       0
#define mmDAGB1_WRCLI15                                                                                0x00bf
#define mmDAGB1_WRCLI15_BASE_IDX                                                                       0
#define mmDAGB1_WR_CNTL                                                                                0x00c0
#define mmDAGB1_WR_CNTL_BASE_IDX                                                                       0
#define mmDAGB1_WR_GMI_CNTL                                                                            0x00c1
#define mmDAGB1_WR_GMI_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_ADDR_DAGB                                                                           0x00c2
#define mmDAGB1_WR_ADDR_DAGB_BASE_IDX                                                                  0
#define mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST                                                               0x00c3
#define mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0
#define mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x00c4
#define mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0
#define mmDAGB1_WR_CGTT_CLK_CTRL                                                                       0x00c5
#define mmDAGB1_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0
#define mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x00c6
#define mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x00c7
#define mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0
#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST0                                                                0x00c8
#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x00c9
#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST1                                                                0x00ca
#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x00cb
#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB1_WR_DATA_DAGB                                                                           0x00cc
#define mmDAGB1_WR_DATA_DAGB_BASE_IDX                                                                  0
#define mmDAGB1_WR_DATA_DAGB_MAX_BURST0                                                                0x00cd
#define mmDAGB1_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0
#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0                                                               0x00ce
#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0
#define mmDAGB1_WR_DATA_DAGB_MAX_BURST1                                                                0x00cf
#define mmDAGB1_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0
#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1                                                               0x00d0
#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0
#define mmDAGB1_WR_VC0_CNTL                                                                            0x00d1
#define mmDAGB1_WR_VC0_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC1_CNTL                                                                            0x00d2
#define mmDAGB1_WR_VC1_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC2_CNTL                                                                            0x00d3
#define mmDAGB1_WR_VC2_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC3_CNTL                                                                            0x00d4
#define mmDAGB1_WR_VC3_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC4_CNTL                                                                            0x00d5
#define mmDAGB1_WR_VC4_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC5_CNTL                                                                            0x00d6
#define mmDAGB1_WR_VC5_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC6_CNTL                                                                            0x00d7
#define mmDAGB1_WR_VC6_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_VC7_CNTL                                                                            0x00d8
#define mmDAGB1_WR_VC7_CNTL_BASE_IDX                                                                   0
#define mmDAGB1_WR_CNTL_MISC                                                                           0x00d9
#define mmDAGB1_WR_CNTL_MISC_BASE_IDX                                                                  0
#define mmDAGB1_WR_TLB_CREDIT                                                                          0x00da
#define mmDAGB1_WR_TLB_CREDIT_BASE_IDX                                                                 0
#define mmDAGB1_WR_DATA_CREDIT                                                                         0x00db
#define mmDAGB1_WR_DATA_CREDIT_BASE_IDX                                                                0
#define mmDAGB1_WR_MISC_CREDIT                                                                         0x00dc
#define mmDAGB1_WR_MISC_CREDIT_BASE_IDX                                                                0
#define mmDAGB1_WR_OSD_CREDIT_CNTL1                                                                    0x00dd
#define mmDAGB1_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0
#define mmDAGB1_WR_OSD_CREDIT_CNTL2                                                                    0x00de
#define mmDAGB1_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0
#define mmDAGB1_WR_DATA_FIFO_CREDIT_CNTL1                                                              0x00df
#define mmDAGB1_WR_DATA_FIFO_CREDIT_CNTL1_BASE_IDX                                                     0
#define mmDAGB1_WR_DATA_FIFO_CREDIT_CNTL2                                                              0x00e0
#define mmDAGB1_WR_DATA_FIFO_CREDIT_CNTL2_BASE_IDX                                                     0
#define mmDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x00e1
#define mmDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0
#define mmDAGB1_WRCLI_ASK_PENDING                                                                      0x00e2
#define mmDAGB1_WRCLI_ASK_PENDING_BASE_IDX                                                             0
#define mmDAGB1_WRCLI_GO_PENDING                                                                       0x00e3
#define mmDAGB1_WRCLI_GO_PENDING_BASE_IDX                                                              0
#define mmDAGB1_WRCLI_GBLSEND_PENDING                                                                  0x00e4
#define mmDAGB1_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0
#define mmDAGB1_WRCLI_TLB_PENDING                                                                      0x00e5
#define mmDAGB1_WRCLI_TLB_PENDING_BASE_IDX                                                             0
#define mmDAGB1_WRCLI_OARB_PENDING                                                                     0x00e6
#define mmDAGB1_WRCLI_OARB_PENDING_BASE_IDX                                                            0
#define mmDAGB1_WRCLI_OSD_PENDING                                                                      0x00e7
#define mmDAGB1_WRCLI_OSD_PENDING_BASE_IDX                                                             0
#define mmDAGB1_WRCLI_DBUS_ASK_PENDING                                                                 0x00e8
#define mmDAGB1_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0
#define mmDAGB1_WRCLI_DBUS_GO_PENDING                                                                  0x00e9
#define mmDAGB1_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0
#define mmDAGB1_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x00ea
#define mmDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0
#define mmDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x00eb
#define mmDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0
#define mmDAGB1_WRCLI_NOALLOC_OVERRIDE                                                                 0x00ec
#define mmDAGB1_WRCLI_NOALLOC_OVERRIDE_BASE_IDX                                                        0
#define mmDAGB1_WRCLI_NOALLOC_OVERRIDE_VALUE                                                           0x00ed
#define mmDAGB1_WRCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX                                                  0
#define mmDAGB1_DAGB_DLY                                                                               0x00ee
#define mmDAGB1_DAGB_DLY_BASE_IDX                                                                      0
#define mmDAGB1_CNTL_MISC                                                                              0x00ef
#define mmDAGB1_CNTL_MISC_BASE_IDX                                                                     0
#define mmDAGB1_CNTL_MISC2                                                                             0x00f0
#define mmDAGB1_CNTL_MISC2_BASE_IDX                                                                    0
#define mmDAGB1_FIFO_EMPTY                                                                             0x00f1
#define mmDAGB1_FIFO_EMPTY_BASE_IDX                                                                    0
#define mmDAGB1_FIFO_FULL                                                                              0x00f2
#define mmDAGB1_FIFO_FULL_BASE_IDX                                                                     0
#define mmDAGB1_WR_CREDITS_FULL                                                                        0x00f3
#define mmDAGB1_WR_CREDITS_FULL_BASE_IDX                                                               0
#define mmDAGB1_RD_CREDITS_FULL                                                                        0x00f4
#define mmDAGB1_RD_CREDITS_FULL_BASE_IDX                                                               0
#define mmDAGB1_PERFCOUNTER_LO                                                                         0x00f5
#define mmDAGB1_PERFCOUNTER_LO_BASE_IDX                                                                0
#define mmDAGB1_PERFCOUNTER_HI                                                                         0x00f6
#define mmDAGB1_PERFCOUNTER_HI_BASE_IDX                                                                0
#define mmDAGB1_PERFCOUNTER0_CFG                                                                       0x00f7
#define mmDAGB1_PERFCOUNTER0_CFG_BASE_IDX                                                              0
#define mmDAGB1_PERFCOUNTER1_CFG                                                                       0x00f8
#define mmDAGB1_PERFCOUNTER1_CFG_BASE_IDX                                                              0
#define mmDAGB1_PERFCOUNTER2_CFG                                                                       0x00f9
#define mmDAGB1_PERFCOUNTER2_CFG_BASE_IDX                                                              0
#define mmDAGB1_PERFCOUNTER_RSLT_CNTL                                                                  0x00fa
#define mmDAGB1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0
#define mmDAGB1_RESERVE0                                                                               0x00fb
#define mmDAGB1_RESERVE0_BASE_IDX                                                                      0
#define mmDAGB1_RESERVE1                                                                               0x00fc
#define mmDAGB1_RESERVE1_BASE_IDX                                                                      0
#define mmDAGB1_RESERVE2                                                                               0x00fd
#define mmDAGB1_RESERVE2_BASE_IDX                                                                      0
#define mmDAGB1_RESERVE3                                                                               0x00fe
#define mmDAGB1_RESERVE3_BASE_IDX                                                                      0
#define mmDAGB1_RESERVE4                                                                               0x00ff
#define mmDAGB1_RESERVE4_BASE_IDX                                                                      0


// addressBlock: mmhub_mmea_mmeadec0
// base address: 0x68400
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0                                                                   0x0100
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1                                                                   0x0101
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0                                                                   0x0102
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1                                                                   0x0103
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0
#define mmMMEA0_DRAM_RD_GRP2VC_MAP                                                                     0x0104
#define mmMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0
#define mmMMEA0_DRAM_WR_GRP2VC_MAP                                                                     0x0105
#define mmMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0
#define mmMMEA0_DRAM_RD_LAZY                                                                           0x0106
#define mmMMEA0_DRAM_RD_LAZY_BASE_IDX                                                                  0
#define mmMMEA0_DRAM_WR_LAZY                                                                           0x0107
#define mmMMEA0_DRAM_WR_LAZY_BASE_IDX                                                                  0
#define mmMMEA0_DRAM_RD_CAM_CNTL                                                                       0x0108
#define mmMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0
#define mmMMEA0_DRAM_WR_CAM_CNTL                                                                       0x0109
#define mmMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0
#define mmMMEA0_DRAM_PAGE_BURST                                                                        0x010a
#define mmMMEA0_DRAM_PAGE_BURST_BASE_IDX                                                               0
#define mmMMEA0_DRAM_RD_PRI_AGE                                                                        0x010b
#define mmMMEA0_DRAM_RD_PRI_AGE_BASE_IDX                                                               0
#define mmMMEA0_DRAM_WR_PRI_AGE                                                                        0x010c
#define mmMMEA0_DRAM_WR_PRI_AGE_BASE_IDX                                                               0
#define mmMMEA0_DRAM_RD_PRI_QUEUING                                                                    0x010d
#define mmMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0
#define mmMMEA0_DRAM_WR_PRI_QUEUING                                                                    0x010e
#define mmMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0
#define mmMMEA0_DRAM_RD_PRI_FIXED                                                                      0x010f
#define mmMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0
#define mmMMEA0_DRAM_WR_PRI_FIXED                                                                      0x0110
#define mmMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0
#define mmMMEA0_DRAM_RD_PRI_URGENCY                                                                    0x0111
#define mmMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0
#define mmMMEA0_DRAM_WR_PRI_URGENCY                                                                    0x0112
#define mmMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0113
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0114
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0115
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0116
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0117
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0118
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0
#define mmMMEA0_GMI_RD_CLI2GRP_MAP0                                                                    0x0119
#define mmMMEA0_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0
#define mmMMEA0_GMI_RD_CLI2GRP_MAP1                                                                    0x011a
#define mmMMEA0_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0
#define mmMMEA0_GMI_WR_CLI2GRP_MAP0                                                                    0x011b
#define mmMMEA0_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0
#define mmMMEA0_GMI_WR_CLI2GRP_MAP1                                                                    0x011c
#define mmMMEA0_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0
#define mmMMEA0_GMI_RD_GRP2VC_MAP                                                                      0x011d
#define mmMMEA0_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0
#define mmMMEA0_GMI_WR_GRP2VC_MAP                                                                      0x011e
#define mmMMEA0_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0
#define mmMMEA0_GMI_RD_LAZY                                                                            0x011f
#define mmMMEA0_GMI_RD_LAZY_BASE_IDX                                                                   0
#define mmMMEA0_GMI_WR_LAZY                                                                            0x0120
#define mmMMEA0_GMI_WR_LAZY_BASE_IDX                                                                   0
#define mmMMEA0_GMI_RD_CAM_CNTL                                                                        0x0121
#define mmMMEA0_GMI_RD_CAM_CNTL_BASE_IDX                                                               0
#define mmMMEA0_GMI_WR_CAM_CNTL                                                                        0x0122
#define mmMMEA0_GMI_WR_CAM_CNTL_BASE_IDX                                                               0
#define mmMMEA0_GMI_PAGE_BURST                                                                         0x0123
#define mmMMEA0_GMI_PAGE_BURST_BASE_IDX                                                                0
#define mmMMEA0_GMI_RD_PRI_AGE                                                                         0x0124
#define mmMMEA0_GMI_RD_PRI_AGE_BASE_IDX                                                                0
#define mmMMEA0_GMI_WR_PRI_AGE                                                                         0x0125
#define mmMMEA0_GMI_WR_PRI_AGE_BASE_IDX                                                                0
#define mmMMEA0_GMI_RD_PRI_QUEUING                                                                     0x0126
#define mmMMEA0_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0
#define mmMMEA0_GMI_WR_PRI_QUEUING                                                                     0x0127
#define mmMMEA0_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0
#define mmMMEA0_GMI_RD_PRI_FIXED                                                                       0x0128
#define mmMMEA0_GMI_RD_PRI_FIXED_BASE_IDX                                                              0
#define mmMMEA0_GMI_WR_PRI_FIXED                                                                       0x0129
#define mmMMEA0_GMI_WR_PRI_FIXED_BASE_IDX                                                              0
#define mmMMEA0_GMI_RD_PRI_URGENCY                                                                     0x012a
#define mmMMEA0_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0
#define mmMMEA0_GMI_WR_PRI_URGENCY                                                                     0x012b
#define mmMMEA0_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0
#define mmMMEA0_GMI_RD_PRI_URGENCY_MASKING                                                             0x012c
#define mmMMEA0_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0
#define mmMMEA0_GMI_WR_PRI_URGENCY_MASKING                                                             0x012d
#define mmMMEA0_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI1                                                                  0x012e
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI2                                                                  0x012f
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI3                                                                  0x0130
#define mmMMEA0_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI1                                                                  0x0131
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI2                                                                  0x0132
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI3                                                                  0x0133
#define mmMMEA0_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0
#define mmMMEA0_IO_RD_CLI2GRP_MAP0                                                                     0x01dd
#define mmMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0
#define mmMMEA0_IO_RD_CLI2GRP_MAP1                                                                     0x01de
#define mmMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0
#define mmMMEA0_IO_WR_CLI2GRP_MAP0                                                                     0x01df
#define mmMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0
#define mmMMEA0_IO_WR_CLI2GRP_MAP1                                                                     0x01e0
#define mmMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0
#define mmMMEA0_IO_RD_COMBINE_FLUSH                                                                    0x01e1
#define mmMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0
#define mmMMEA0_IO_WR_COMBINE_FLUSH                                                                    0x01e2
#define mmMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0
#define mmMMEA0_IO_GROUP_BURST                                                                         0x01e3
#define mmMMEA0_IO_GROUP_BURST_BASE_IDX                                                                0
#define mmMMEA0_IO_RD_PRI_AGE                                                                          0x01e4
#define mmMMEA0_IO_RD_PRI_AGE_BASE_IDX                                                                 0
#define mmMMEA0_IO_WR_PRI_AGE                                                                          0x01e5
#define mmMMEA0_IO_WR_PRI_AGE_BASE_IDX                                                                 0
#define mmMMEA0_IO_RD_PRI_QUEUING                                                                      0x01e6
#define mmMMEA0_IO_RD_PRI_QUEUING_BASE_IDX                                                             0
#define mmMMEA0_IO_WR_PRI_QUEUING                                                                      0x01e7
#define mmMMEA0_IO_WR_PRI_QUEUING_BASE_IDX                                                             0
#define mmMMEA0_IO_RD_PRI_FIXED                                                                        0x01e8
#define mmMMEA0_IO_RD_PRI_FIXED_BASE_IDX                                                               0
#define mmMMEA0_IO_WR_PRI_FIXED                                                                        0x01e9
#define mmMMEA0_IO_WR_PRI_FIXED_BASE_IDX                                                               0
#define mmMMEA0_IO_RD_PRI_URGENCY                                                                      0x01ea
#define mmMMEA0_IO_RD_PRI_URGENCY_BASE_IDX                                                             0
#define mmMMEA0_IO_WR_PRI_URGENCY                                                                      0x01eb
#define mmMMEA0_IO_WR_PRI_URGENCY_BASE_IDX                                                             0
#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING                                                              0x01ec
#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0
#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING                                                              0x01ed
#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI1                                                                   0x01ee
#define mmMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI2                                                                   0x01ef
#define mmMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI3                                                                   0x01f0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI1                                                                   0x01f1
#define mmMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI2                                                                   0x01f2
#define mmMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI3                                                                   0x01f3
#define mmMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0
#define mmMMEA0_SDP_ARB_DRAM                                                                           0x01f4
#define mmMMEA0_SDP_ARB_DRAM_BASE_IDX                                                                  0
#define mmMMEA0_SDP_ARB_GMI                                                                            0x01f5
#define mmMMEA0_SDP_ARB_GMI_BASE_IDX                                                                   0
#define mmMMEA0_SDP_ARB_FINAL                                                                          0x01f6
#define mmMMEA0_SDP_ARB_FINAL_BASE_IDX                                                                 0
#define mmMMEA0_SDP_DRAM_PRIORITY                                                                      0x01f7
#define mmMMEA0_SDP_DRAM_PRIORITY_BASE_IDX                                                             0
#define mmMMEA0_SDP_GMI_PRIORITY                                                                       0x01f8
#define mmMMEA0_SDP_GMI_PRIORITY_BASE_IDX                                                              0
#define mmMMEA0_SDP_IO_PRIORITY                                                                        0x01f9
#define mmMMEA0_SDP_IO_PRIORITY_BASE_IDX                                                               0
#define mmMMEA0_SDP_CREDITS                                                                            0x01fa
#define mmMMEA0_SDP_CREDITS_BASE_IDX                                                                   0
#define mmMMEA0_SDP_TAG_RESERVE0                                                                       0x01fb
#define mmMMEA0_SDP_TAG_RESERVE0_BASE_IDX                                                              0
#define mmMMEA0_SDP_TAG_RESERVE1                                                                       0x01fc
#define mmMMEA0_SDP_TAG_RESERVE1_BASE_IDX                                                              0
#define mmMMEA0_SDP_VCC_RESERVE0                                                                       0x01fd
#define mmMMEA0_SDP_VCC_RESERVE0_BASE_IDX                                                              0
#define mmMMEA0_SDP_VCC_RESERVE1                                                                       0x01fe
#define mmMMEA0_SDP_VCC_RESERVE1_BASE_IDX                                                              0
#define mmMMEA0_SDP_VCD_RESERVE0                                                                       0x01ff
#define mmMMEA0_SDP_VCD_RESERVE0_BASE_IDX                                                              0
#define mmMMEA0_SDP_VCD_RESERVE1                                                                       0x0200
#define mmMMEA0_SDP_VCD_RESERVE1_BASE_IDX                                                              0
#define mmMMEA0_SDP_REQ_CNTL                                                                           0x0201
#define mmMMEA0_SDP_REQ_CNTL_BASE_IDX                                                                  0
#define mmMMEA0_MISC                                                                                   0x0202
#define mmMMEA0_MISC_BASE_IDX                                                                          0
#define mmMMEA0_LATENCY_SAMPLING                                                                       0x0203
#define mmMMEA0_LATENCY_SAMPLING_BASE_IDX                                                              0
#define mmMMEA0_PERFCOUNTER_LO                                                                         0x0204
#define mmMMEA0_PERFCOUNTER_LO_BASE_IDX                                                                0
#define mmMMEA0_PERFCOUNTER_HI                                                                         0x0205
#define mmMMEA0_PERFCOUNTER_HI_BASE_IDX                                                                0
#define mmMMEA0_PERFCOUNTER0_CFG                                                                       0x0206
#define mmMMEA0_PERFCOUNTER0_CFG_BASE_IDX                                                              0
#define mmMMEA0_PERFCOUNTER1_CFG                                                                       0x0207
#define mmMMEA0_PERFCOUNTER1_CFG_BASE_IDX                                                              0
#define mmMMEA0_PERFCOUNTER_RSLT_CNTL                                                                  0x0208
#define mmMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0
#define mmMMEA0_MAM_CTRL                                                                               0x0209
#define mmMMEA0_MAM_CTRL_BASE_IDX                                                                      0
#define mmMMEA0_MAM_CTRL2                                                                              0x020a
#define mmMMEA0_MAM_CTRL2_BASE_IDX                                                                     0
#define mmMMEA0_MAM_CTRL3                                                                              0x020b
#define mmMMEA0_MAM_CTRL3_BASE_IDX                                                                     0
#define mmMMEA0_MAM_ARAM_FLUSH_ADDR_LO                                                                 0x020c
#define mmMMEA0_MAM_ARAM_FLUSH_ADDR_LO_BASE_IDX                                                        0
#define mmMMEA0_MAM_DBIT_QUERY                                                                         0x020d
#define mmMMEA0_MAM_DBIT_QUERY_BASE_IDX                                                                0
#define mmMMEA0_MAM_STATUS                                                                             0x020e
#define mmMMEA0_MAM_STATUS_BASE_IDX                                                                    0
#define mmMMEA0_EDC_CNT                                                                                0x020f
#define mmMMEA0_EDC_CNT_BASE_IDX                                                                       0
#define mmMMEA0_EDC_CNT2                                                                               0x0210
#define mmMMEA0_EDC_CNT2_BASE_IDX                                                                      0
#define mmMMEA0_DSM_CNTL                                                                               0x0211
#define mmMMEA0_DSM_CNTL_BASE_IDX                                                                      0
#define mmMMEA0_DSM_CNTLA                                                                              0x0212
#define mmMMEA0_DSM_CNTLA_BASE_IDX                                                                     0
#define mmMMEA0_DSM_CNTLB                                                                              0x0213
#define mmMMEA0_DSM_CNTLB_BASE_IDX                                                                     0
#define mmMMEA0_DSM_CNTL2                                                                              0x0214
#define mmMMEA0_DSM_CNTL2_BASE_IDX                                                                     0
#define mmMMEA0_DSM_CNTL2A                                                                             0x0215
#define mmMMEA0_DSM_CNTL2A_BASE_IDX                                                                    0
#define mmMMEA0_DSM_CNTL2B                                                                             0x0216
#define mmMMEA0_DSM_CNTL2B_BASE_IDX                                                                    0
#define mmMMEA0_SECURE_CTRL                                                                            0x0217
#define mmMMEA0_SECURE_CTRL_BASE_IDX                                                                   0
#define mmMMEA0_CGTT_CLK_CTRL                                                                          0x0218
#define mmMMEA0_CGTT_CLK_CTRL_BASE_IDX                                                                 0
#define mmMMEA0_EDC_MODE                                                                               0x0219
#define mmMMEA0_EDC_MODE_BASE_IDX                                                                      0
#define mmMMEA0_ERR_STATUS                                                                             0x021a
#define mmMMEA0_ERR_STATUS_BASE_IDX                                                                    0
#define mmMMEA0_MISC2                                                                                  0x021b
#define mmMMEA0_MISC2_BASE_IDX                                                                         0
#define mmMMEA0_EDC_CNT3                                                                               0x021d
#define mmMMEA0_EDC_CNT3_BASE_IDX                                                                      0
#define mmMMEA0_SDP_PRIORITY_OVERRIDE                                                                  0x021e
#define mmMMEA0_SDP_PRIORITY_OVERRIDE_BASE_IDX                                                         0
#define mmMMEA0_MISC_AON                                                                               0x021f
#define mmMMEA0_MISC_AON_BASE_IDX                                                                      0


// addressBlock: mmhub_mmea_mmeadec1
// base address: 0x68900
#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0                                                                   0x0240
#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0
#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1                                                                   0x0241
#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0
#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0                                                                   0x0242
#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0
#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1                                                                   0x0243
#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0
#define mmMMEA1_DRAM_RD_GRP2VC_MAP                                                                     0x0244
#define mmMMEA1_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0
#define mmMMEA1_DRAM_WR_GRP2VC_MAP                                                                     0x0245
#define mmMMEA1_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0
#define mmMMEA1_DRAM_RD_LAZY                                                                           0x0246
#define mmMMEA1_DRAM_RD_LAZY_BASE_IDX                                                                  0
#define mmMMEA1_DRAM_WR_LAZY                                                                           0x0247
#define mmMMEA1_DRAM_WR_LAZY_BASE_IDX                                                                  0
#define mmMMEA1_DRAM_RD_CAM_CNTL                                                                       0x0248
#define mmMMEA1_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0
#define mmMMEA1_DRAM_WR_CAM_CNTL                                                                       0x0249
#define mmMMEA1_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0
#define mmMMEA1_DRAM_PAGE_BURST                                                                        0x024a
#define mmMMEA1_DRAM_PAGE_BURST_BASE_IDX                                                               0
#define mmMMEA1_DRAM_RD_PRI_AGE                                                                        0x024b
#define mmMMEA1_DRAM_RD_PRI_AGE_BASE_IDX                                                               0
#define mmMMEA1_DRAM_WR_PRI_AGE                                                                        0x024c
#define mmMMEA1_DRAM_WR_PRI_AGE_BASE_IDX                                                               0
#define mmMMEA1_DRAM_RD_PRI_QUEUING                                                                    0x024d
#define mmMMEA1_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0
#define mmMMEA1_DRAM_WR_PRI_QUEUING                                                                    0x024e
#define mmMMEA1_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0
#define mmMMEA1_DRAM_RD_PRI_FIXED                                                                      0x024f
#define mmMMEA1_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0
#define mmMMEA1_DRAM_WR_PRI_FIXED                                                                      0x0250
#define mmMMEA1_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0
#define mmMMEA1_DRAM_RD_PRI_URGENCY                                                                    0x0251
#define mmMMEA1_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0
#define mmMMEA1_DRAM_WR_PRI_URGENCY                                                                    0x0252
#define mmMMEA1_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0253
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0254
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0255
#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0256
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0257
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0258
#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0
#define mmMMEA1_GMI_RD_CLI2GRP_MAP0                                                                    0x0259
#define mmMMEA1_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0
#define mmMMEA1_GMI_RD_CLI2GRP_MAP1                                                                    0x025a
#define mmMMEA1_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0
#define mmMMEA1_GMI_WR_CLI2GRP_MAP0                                                                    0x025b
#define mmMMEA1_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0
#define mmMMEA1_GMI_WR_CLI2GRP_MAP1                                                                    0x025c
#define mmMMEA1_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0
#define mmMMEA1_GMI_RD_GRP2VC_MAP                                                                      0x025d
#define mmMMEA1_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0
#define mmMMEA1_GMI_WR_GRP2VC_MAP                                                                      0x025e
#define mmMMEA1_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0
#define mmMMEA1_GMI_RD_LAZY                                                                            0x025f
#define mmMMEA1_GMI_RD_LAZY_BASE_IDX                                                                   0
#define mmMMEA1_GMI_WR_LAZY                                                                            0x0260
#define mmMMEA1_GMI_WR_LAZY_BASE_IDX                                                                   0
#define mmMMEA1_GMI_RD_CAM_CNTL                                                                        0x0261
#define mmMMEA1_GMI_RD_CAM_CNTL_BASE_IDX                                                               0
#define mmMMEA1_GMI_WR_CAM_CNTL                                                                        0x0262
#define mmMMEA1_GMI_WR_CAM_CNTL_BASE_IDX                                                               0
#define mmMMEA1_GMI_PAGE_BURST                                                                         0x0263
#define mmMMEA1_GMI_PAGE_BURST_BASE_IDX                                                                0
#define mmMMEA1_GMI_RD_PRI_AGE                                                                         0x0264
#define mmMMEA1_GMI_RD_PRI_AGE_BASE_IDX                                                                0
#define mmMMEA1_GMI_WR_PRI_AGE                                                                         0x0265
#define mmMMEA1_GMI_WR_PRI_AGE_BASE_IDX                                                                0
#define mmMMEA1_GMI_RD_PRI_QUEUING                                                                     0x0266
#define mmMMEA1_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0
#define mmMMEA1_GMI_WR_PRI_QUEUING                                                                     0x0267
#define mmMMEA1_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0
#define mmMMEA1_GMI_RD_PRI_FIXED                                                                       0x0268
#define mmMMEA1_GMI_RD_PRI_FIXED_BASE_IDX                                                              0
#define mmMMEA1_GMI_WR_PRI_FIXED                                                                       0x0269
#define mmMMEA1_GMI_WR_PRI_FIXED_BASE_IDX                                                              0
#define mmMMEA1_GMI_RD_PRI_URGENCY                                                                     0x026a
#define mmMMEA1_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0
#define mmMMEA1_GMI_WR_PRI_URGENCY                                                                     0x026b
#define mmMMEA1_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0
#define mmMMEA1_GMI_RD_PRI_URGENCY_MASKING                                                             0x026c
#define mmMMEA1_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0
#define mmMMEA1_GMI_WR_PRI_URGENCY_MASKING                                                             0x026d
#define mmMMEA1_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI1                                                                  0x026e
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI2                                                                  0x026f
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI3                                                                  0x0270
#define mmMMEA1_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI1                                                                  0x0271
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI2                                                                  0x0272
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI3                                                                  0x0273
#define mmMMEA1_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0
#define mmMMEA1_IO_RD_CLI2GRP_MAP0                                                                     0x031d
#define mmMMEA1_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0
#define mmMMEA1_IO_RD_CLI2GRP_MAP1                                                                     0x031e
#define mmMMEA1_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0
#define mmMMEA1_IO_WR_CLI2GRP_MAP0                                                                     0x031f
#define mmMMEA1_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0
#define mmMMEA1_IO_WR_CLI2GRP_MAP1                                                                     0x0320
#define mmMMEA1_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0
#define mmMMEA1_IO_RD_COMBINE_FLUSH                                                                    0x0321
#define mmMMEA1_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0
#define mmMMEA1_IO_WR_COMBINE_FLUSH                                                                    0x0322
#define mmMMEA1_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0
#define mmMMEA1_IO_GROUP_BURST                                                                         0x0323
#define mmMMEA1_IO_GROUP_BURST_BASE_IDX                                                                0
#define mmMMEA1_IO_RD_PRI_AGE                                                                          0x0324
#define mmMMEA1_IO_RD_PRI_AGE_BASE_IDX                                                                 0
#define mmMMEA1_IO_WR_PRI_AGE                                                                          0x0325
#define mmMMEA1_IO_WR_PRI_AGE_BASE_IDX                                                                 0
#define mmMMEA1_IO_RD_PRI_QUEUING                                                                      0x0326
#define mmMMEA1_IO_RD_PRI_QUEUING_BASE_IDX                                                             0
#define mmMMEA1_IO_WR_PRI_QUEUING                                                                      0x0327
#define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX                                                             0
#define mmMMEA1_IO_RD_PRI_FIXED                                                                        0x0328
#define mmMMEA1_IO_RD_PRI_FIXED_BASE_IDX                                                               0
#define mmMMEA1_IO_WR_PRI_FIXED                                                                        0x0329
#define mmMMEA1_IO_WR_PRI_FIXED_BASE_IDX                                                               0
#define mmMMEA1_IO_RD_PRI_URGENCY                                                                      0x032a
#define mmMMEA1_IO_RD_PRI_URGENCY_BASE_IDX                                                             0
#define mmMMEA1_IO_WR_PRI_URGENCY                                                                      0x032b
#define mmMMEA1_IO_WR_PRI_URGENCY_BASE_IDX                                                             0
#define mmMMEA1_IO_RD_PRI_URGENCY_MASKING                                                              0x032c
#define mmMMEA1_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0
#define mmMMEA1_IO_WR_PRI_URGENCY_MASKING                                                              0x032d
#define mmMMEA1_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0
#define mmMMEA1_IO_RD_PRI_QUANT_PRI1                                                                   0x032e
#define mmMMEA1_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0
#define mmMMEA1_IO_RD_PRI_QUANT_PRI2                                                                   0x032f
#define mmMMEA1_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0
#define mmMMEA1_IO_RD_PRI_QUANT_PRI3                                                                   0x0330
#define mmMMEA1_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0
#define mmMMEA1_IO_WR_PRI_QUANT_PRI1                                                                   0x0331
#define mmMMEA1_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0
#define mmMMEA1_IO_WR_PRI_QUANT_PRI2                                                                   0x0332
#define mmMMEA1_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0
#define mmMMEA1_IO_WR_PRI_QUANT_PRI3                                                                   0x0333
#define mmMMEA1_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0
#define mmMMEA1_SDP_ARB_DRAM                                                                           0x0334
#define mmMMEA1_SDP_ARB_DRAM_BASE_IDX                                                                  0
#define mmMMEA1_SDP_ARB_GMI                                                                            0x0335
#define mmMMEA1_SDP_ARB_GMI_BASE_IDX                                                                   0
#define mmMMEA1_SDP_ARB_FINAL                                                                          0x0336
#define mmMMEA1_SDP_ARB_FINAL_BASE_IDX                                                                 0
#define mmMMEA1_SDP_DRAM_PRIORITY                                                                      0x0337
#define mmMMEA1_SDP_DRAM_PRIORITY_BASE_IDX                                                             0
#define mmMMEA1_SDP_GMI_PRIORITY                                                                       0x0338
#define mmMMEA1_SDP_GMI_PRIORITY_BASE_IDX                                                              0
#define mmMMEA1_SDP_IO_PRIORITY                                                                        0x0339
#define mmMMEA1_SDP_IO_PRIORITY_BASE_IDX                                                               0
#define mmMMEA1_SDP_CREDITS                                                                            0x033a
#define mmMMEA1_SDP_CREDITS_BASE_IDX                                                                   0
#define mmMMEA1_SDP_TAG_RESERVE0                                                                       0x033b
#define mmMMEA1_SDP_TAG_RESERVE0_BASE_IDX                                                              0
#define mmMMEA1_SDP_TAG_RESERVE1                                                                       0x033c
#define mmMMEA1_SDP_TAG_RESERVE1_BASE_IDX                                                              0
#define mmMMEA1_SDP_VCC_RESERVE0                                                                       0x033d
#define mmMMEA1_SDP_VCC_RESERVE0_BASE_IDX                                                              0
#define mmMMEA1_SDP_VCC_RESERVE1                                                                       0x033e
#define mmMMEA1_SDP_VCC_RESERVE1_BASE_IDX                                                              0
#define mmMMEA1_SDP_VCD_RESERVE0                                                                       0x033f
#define mmMMEA1_SDP_VCD_RESERVE0_BASE_IDX                                                              0
#define mmMMEA1_SDP_VCD_RESERVE1                                                                       0x0340
#define mmMMEA1_SDP_VCD_RESERVE1_BASE_IDX                                                              0
#define mmMMEA1_SDP_REQ_CNTL                                                                           0x0341
#define mmMMEA1_SDP_REQ_CNTL_BASE_IDX                                                                  0
#define mmMMEA1_MISC                                                                                   0x0342
#define mmMMEA1_MISC_BASE_IDX                                                                          0
#define mmMMEA1_LATENCY_SAMPLING                                                                       0x0343
#define mmMMEA1_LATENCY_SAMPLING_BASE_IDX                                                              0
#define mmMMEA1_PERFCOUNTER_LO                                                                         0x0344
#define mmMMEA1_PERFCOUNTER_LO_BASE_IDX                                                                0
#define mmMMEA1_PERFCOUNTER_HI                                                                         0x0345
#define mmMMEA1_PERFCOUNTER_HI_BASE_IDX                                                                0
#define mmMMEA1_PERFCOUNTER0_CFG                                                                       0x0346
#define mmMMEA1_PERFCOUNTER0_CFG_BASE_IDX                                                              0
#define mmMMEA1_PERFCOUNTER1_CFG                                                                       0x0347
#define mmMMEA1_PERFCOUNTER1_CFG_BASE_IDX                                                              0
#define mmMMEA1_PERFCOUNTER_RSLT_CNTL                                                                  0x0348
#define mmMMEA1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0
#define mmMMEA1_MAM_CTRL                                                                               0x0349
#define mmMMEA1_MAM_CTRL_BASE_IDX                                                                      0
#define mmMMEA1_MAM_CTRL2                                                                              0x034a
#define mmMMEA1_MAM_CTRL2_BASE_IDX                                                                     0
#define mmMMEA1_MAM_CTRL3                                                                              0x034b
#define mmMMEA1_MAM_CTRL3_BASE_IDX                                                                     0
#define mmMMEA1_MAM_ARAM_FLUSH_ADDR_LO                                                                 0x034c
#define mmMMEA1_MAM_ARAM_FLUSH_ADDR_LO_BASE_IDX                                                        0
#define mmMMEA1_MAM_DBIT_QUERY                                                                         0x034d
#define mmMMEA1_MAM_DBIT_QUERY_BASE_IDX                                                                0
#define mmMMEA1_MAM_STATUS                                                                             0x034e
#define mmMMEA1_MAM_STATUS_BASE_IDX                                                                    0
#define mmMMEA1_EDC_CNT                                                                                0x034f
#define mmMMEA1_EDC_CNT_BASE_IDX                                                                       0
#define mmMMEA1_EDC_CNT2                                                                               0x0350
#define mmMMEA1_EDC_CNT2_BASE_IDX                                                                      0
#define mmMMEA1_DSM_CNTL                                                                               0x0351
#define mmMMEA1_DSM_CNTL_BASE_IDX                                                                      0
#define mmMMEA1_DSM_CNTLA                                                                              0x0352
#define mmMMEA1_DSM_CNTLA_BASE_IDX                                                                     0
#define mmMMEA1_DSM_CNTLB                                                                              0x0353
#define mmMMEA1_DSM_CNTLB_BASE_IDX                                                                     0
#define mmMMEA1_DSM_CNTL2                                                                              0x0354
#define mmMMEA1_DSM_CNTL2_BASE_IDX                                                                     0
#define mmMMEA1_DSM_CNTL2A                                                                             0x0355
#define mmMMEA1_DSM_CNTL2A_BASE_IDX                                                                    0
#define mmMMEA1_DSM_CNTL2B                                                                             0x0356
#define mmMMEA1_DSM_CNTL2B_BASE_IDX                                                                    0
#define mmMMEA1_SECURE_CTRL                                                                            0x0357
#define mmMMEA1_SECURE_CTRL_BASE_IDX                                                                   0
#define mmMMEA1_CGTT_CLK_CTRL                                                                          0x0358
#define mmMMEA1_CGTT_CLK_CTRL_BASE_IDX                                                                 0
#define mmMMEA1_EDC_MODE                                                                               0x0359
#define mmMMEA1_EDC_MODE_BASE_IDX                                                                      0
#define mmMMEA1_ERR_STATUS                                                                             0x035a
#define mmMMEA1_ERR_STATUS_BASE_IDX                                                                    0
#define mmMMEA1_MISC2                                                                                  0x035b
#define mmMMEA1_MISC2_BASE_IDX                                                                         0
#define mmMMEA1_EDC_CNT3                                                                               0x035d
#define mmMMEA1_EDC_CNT3_BASE_IDX                                                                      0
#define mmMMEA1_SDP_PRIORITY_OVERRIDE                                                                  0x035e
#define mmMMEA1_SDP_PRIORITY_OVERRIDE_BASE_IDX                                                         0
#define mmMMEA1_MISC_AON                                                                               0x035f
#define mmMMEA1_MISC_AON_BASE_IDX                                                                      0


// addressBlock: mmhub_pctldec
// base address: 0x68e00
#define mmPCTL_CTRL                                                                                    0x0380
#define mmPCTL_CTRL_BASE_IDX                                                                           0
#define mmPCTL_MMHUB_DEEPSLEEP_IB                                                                      0x0381
#define mmPCTL_MMHUB_DEEPSLEEP_IB_BASE_IDX                                                             0
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE                                                                0x0382
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                       0
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB                                                             0x0383
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX                                                    0
#define mmPCTL_PG_IGNORE_DEEPSLEEP                                                                     0x0384
#define mmPCTL_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                            0
#define mmPCTL_PG_IGNORE_DEEPSLEEP_IB                                                                  0x0385
#define mmPCTL_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX                                                         0
#define mmPCTL_SLICE0_CFG_DAGB_WRBUSY                                                                  0x0386
#define mmPCTL_SLICE0_CFG_DAGB_WRBUSY_BASE_IDX                                                         0
#define mmPCTL_SLICE0_CFG_DAGB_RDBUSY                                                                  0x0387
#define mmPCTL_SLICE0_CFG_DAGB_RDBUSY_BASE_IDX                                                         0
#define mmPCTL_SLICE0_CFG_DS_ALLOW                                                                     0x0388
#define mmPCTL_SLICE0_CFG_DS_ALLOW_BASE_IDX                                                            0
#define mmPCTL_SLICE0_CFG_DS_ALLOW_IB                                                                  0x0389
#define mmPCTL_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX                                                         0
#define mmPCTL_SLICE1_CFG_DAGB_WRBUSY                                                                  0x038a
#define mmPCTL_SLICE1_CFG_DAGB_WRBUSY_BASE_IDX                                                         0
#define mmPCTL_SLICE1_CFG_DAGB_RDBUSY                                                                  0x038b
#define mmPCTL_SLICE1_CFG_DAGB_RDBUSY_BASE_IDX                                                         0
#define mmPCTL_SLICE1_CFG_DS_ALLOW                                                                     0x038c
#define mmPCTL_SLICE1_CFG_DS_ALLOW_BASE_IDX                                                            0
#define mmPCTL_SLICE1_CFG_DS_ALLOW_IB                                                                  0x038d
#define mmPCTL_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX                                                         0
#define mmPCTL_UTCL2_MISC                                                                              0x038e
#define mmPCTL_UTCL2_MISC_BASE_IDX                                                                     0
#define mmPCTL_SLICE0_MISC                                                                             0x038f
#define mmPCTL_SLICE0_MISC_BASE_IDX                                                                    0
#define mmPCTL_SLICE1_MISC                                                                             0x0390
#define mmPCTL_SLICE1_MISC_BASE_IDX                                                                    0
#define mmPCTL_UTCL2_RENG_EXECUTE                                                                      0x0391
#define mmPCTL_UTCL2_RENG_EXECUTE_BASE_IDX                                                             0
#define mmPCTL_SLICE0_RENG_EXECUTE                                                                     0x0392
#define mmPCTL_SLICE0_RENG_EXECUTE_BASE_IDX                                                            0
#define mmPCTL_SLICE1_RENG_EXECUTE                                                                     0x0393
#define mmPCTL_SLICE1_RENG_EXECUTE_BASE_IDX                                                            0
#define mmPCTL_UTCL2_RENG_RAM_INDEX                                                                    0x0394
#define mmPCTL_UTCL2_RENG_RAM_INDEX_BASE_IDX                                                           0
#define mmPCTL_UTCL2_RENG_RAM_DATA                                                                     0x0395
#define mmPCTL_UTCL2_RENG_RAM_DATA_BASE_IDX                                                            0
#define mmPCTL_SLICE0_RENG_RAM_INDEX                                                                   0x0396
#define mmPCTL_SLICE0_RENG_RAM_INDEX_BASE_IDX                                                          0
#define mmPCTL_SLICE0_RENG_RAM_DATA                                                                    0x0397
#define mmPCTL_SLICE0_RENG_RAM_DATA_BASE_IDX                                                           0
#define mmPCTL_SLICE1_RENG_RAM_INDEX                                                                   0x0398
#define mmPCTL_SLICE1_RENG_RAM_INDEX_BASE_IDX                                                          0
#define mmPCTL_SLICE1_RENG_RAM_DATA                                                                    0x0399
#define mmPCTL_SLICE1_RENG_RAM_DATA_BASE_IDX                                                           0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0                                                       0x039a
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                              0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1                                                       0x039b
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                              0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2                                                       0x039c
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                              0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3                                                       0x039d
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                              0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4                                                       0x039e
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                              0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                    0x039f
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                           0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                    0x03a0
#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                           0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0                                                      0x03a1
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1                                                      0x03a2
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2                                                      0x03a3
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3                                                      0x03a4
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4                                                      0x03a5
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x03a6
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          0
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x03a7
#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0                                                      0x03a8
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1                                                      0x03a9
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2                                                      0x03aa
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3                                                      0x03ab
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4                                                      0x03ac
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x03ad
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          0
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x03ae
#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          0
#define mmPCTL_STATUS                                                                                  0x03af
#define mmPCTL_STATUS_BASE_IDX                                                                         0
#define mmPCTL_PERFCOUNTER_LO                                                                          0x03b0
#define mmPCTL_PERFCOUNTER_LO_BASE_IDX                                                                 0
#define mmPCTL_PERFCOUNTER_HI                                                                          0x03b1
#define mmPCTL_PERFCOUNTER_HI_BASE_IDX                                                                 0
#define mmPCTL_PERFCOUNTER0_CFG                                                                        0x03b2
#define mmPCTL_PERFCOUNTER0_CFG_BASE_IDX                                                               0
#define mmPCTL_PERFCOUNTER1_CFG                                                                        0x03b3
#define mmPCTL_PERFCOUNTER1_CFG_BASE_IDX                                                               0
#define mmPCTL_PERFCOUNTER_RSLT_CNTL                                                                   0x03b4
#define mmPCTL_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                          0


// addressBlock: mmhub_l1tlb_mmvml1pfdec
// base address: 0x69600
#define mmMMMC_VM_MX_L1_TLB0_DEBUG                                                                     0x0580
#define mmMMMC_VM_MX_L1_TLB0_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB1_DEBUG                                                                     0x0581
#define mmMMMC_VM_MX_L1_TLB1_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB2_DEBUG                                                                     0x0582
#define mmMMMC_VM_MX_L1_TLB2_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB3_DEBUG                                                                     0x0583
#define mmMMMC_VM_MX_L1_TLB3_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB4_DEBUG                                                                     0x0584
#define mmMMMC_VM_MX_L1_TLB4_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB5_DEBUG                                                                     0x0585
#define mmMMMC_VM_MX_L1_TLB5_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB6_DEBUG                                                                     0x0586
#define mmMMMC_VM_MX_L1_TLB6_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB7_DEBUG                                                                     0x0587
#define mmMMMC_VM_MX_L1_TLB7_DEBUG_BASE_IDX                                                            0
#define mmMMMC_VM_MX_L1_TLB0_STATUS                                                                    0x0588
#define mmMMMC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB1_STATUS                                                                    0x0589
#define mmMMMC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB2_STATUS                                                                    0x058a
#define mmMMMC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB3_STATUS                                                                    0x058b
#define mmMMMC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB4_STATUS                                                                    0x058c
#define mmMMMC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB5_STATUS                                                                    0x058d
#define mmMMMC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB6_STATUS                                                                    0x058e
#define mmMMMC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TLB7_STATUS                                                                    0x058f
#define mmMMMC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                           0
#define mmMMMC_VM_MX_L1_TMZ_CNTL                                                                       0x0590
#define mmMMMC_VM_MX_L1_TMZ_CNTL_BASE_IDX                                                              0


// addressBlock: mmhub_l1tlb_mmvml1pldec
// base address: 0x69670
#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG                                                               0x059c
#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                      0
#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG                                                               0x059d
#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                      0
#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG                                                               0x059e
#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                      0
#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG                                                               0x059f
#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                      0
#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                          0x05a0
#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0


// addressBlock: mmhub_l1tlb_mmvml1prdec
// base address: 0x69690
#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO                                                                 0x05a4
#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                        0
#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI                                                                 0x05a5
#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                        0


// addressBlock: mmhub_mmutcl2_mmvml2pfdec
// base address: 0x69a00
#define mmMMVM_L2_CNTL                                                                                 0x0680
#define mmMMVM_L2_CNTL_BASE_IDX                                                                        0
#define mmMMVM_L2_CNTL2                                                                                0x0681
#define mmMMVM_L2_CNTL2_BASE_IDX                                                                       0
#define mmMMVM_L2_CNTL3                                                                                0x0682
#define mmMMVM_L2_CNTL3_BASE_IDX                                                                       0
#define mmMMVM_L2_STATUS                                                                               0x0683
#define mmMMVM_L2_STATUS_BASE_IDX                                                                      0
#define mmMMVM_DUMMY_PAGE_FAULT_CNTL                                                                   0x0684
#define mmMMVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                          0
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                              0x0685
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                     0
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                              0x0686
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                     0
#define mmMMVM_INVALIDATE_CNTL                                                                         0x0687
#define mmMMVM_INVALIDATE_CNTL_BASE_IDX                                                                0
#define mmMMVM_L2_PROTECTION_FAULT_CNTL                                                                0x0688
#define mmMMVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                       0
#define mmMMVM_L2_PROTECTION_FAULT_CNTL2                                                               0x0689
#define mmMMVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                      0
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3                                                            0x068a
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                   0
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4                                                            0x068b
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                   0
#define mmMMVM_L2_PROTECTION_FAULT_STATUS                                                              0x068c
#define mmMMVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                     0
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32                                                           0x068d
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                  0
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32                                                           0x068e
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                  0
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                   0x068f
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                          0
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                   0x0690
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                          0
#define mmMMVM_DEBUG                                                                                   0x0691
#define mmMMVM_DEBUG_BASE_IDX                                                                          0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                             0x0692
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                    0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                             0x0693
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                    0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                            0x0694
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                   0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                            0x0695
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                   0
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                0x0696
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                       0
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                0x0697
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                       0
#define mmMMVM_L2_CNTL4                                                                                0x0698
#define mmMMVM_L2_CNTL4_BASE_IDX                                                                       0
#define mmMMVM_L2_MM_GROUP_RT_CLASSES                                                                  0x0699
#define mmMMVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                         0
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID                                                             0x069a
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                    0
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2                                                            0x069b
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                   0
#define mmMMVM_L2_CACHE_PARITY_CNTL                                                                    0x069c
#define mmMMVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                           0
#define mmMMVM_L2_IH_LOG_CNTL                                                                          0x069d
#define mmMMVM_L2_IH_LOG_CNTL_BASE_IDX                                                                 0
#define mmMMVM_L2_IH_LOG_BUSY                                                                          0x069e
#define mmMMVM_L2_IH_LOG_BUSY_BASE_IDX                                                                 0
#define mmMMVM_L2_CGTT_CLK_CTRL                                                                        0x069f
#define mmMMVM_L2_CGTT_CLK_CTRL_BASE_IDX                                                               0
#define mmMMVM_L2_CNTL5                                                                                0x06a0
#define mmMMVM_L2_CNTL5_BASE_IDX                                                                       0
#define mmMMVM_L2_GCR_CNTL                                                                             0x06a1
#define mmMMVM_L2_GCR_CNTL_BASE_IDX                                                                    0
#define mmMMVML2_WALKER_MACRO_THROTTLE_TIME                                                            0x06a2
#define mmMMVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX                                                   0
#define mmMMVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT                                                     0x06a3
#define mmMMVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0
#define mmMMVML2_WALKER_MICRO_THROTTLE_TIME                                                            0x06a4
#define mmMMVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX                                                   0
#define mmMMVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT                                                     0x06a5
#define mmMMVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0
#define mmMMVM_L2_CGTT_BUSY_CTRL                                                                       0x06a6
#define mmMMVM_L2_CGTT_BUSY_CTRL_BASE_IDX                                                              0
#define mmMMVM_L2_PTE_CACHE_DUMP_CNTL                                                                  0x06a7
#define mmMMVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX                                                         0
#define mmMMVM_L2_PTE_CACHE_DUMP_READ                                                                  0x06a8
#define mmMMVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX                                                         0


// addressBlock: mmhub_mmutcl2_mmvml2vcdec
// base address: 0x69b00
#define mmMMVM_CONTEXT0_CNTL                                                                           0x06c0
#define mmMMVM_CONTEXT0_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT1_CNTL                                                                           0x06c1
#define mmMMVM_CONTEXT1_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT2_CNTL                                                                           0x06c2
#define mmMMVM_CONTEXT2_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT3_CNTL                                                                           0x06c3
#define mmMMVM_CONTEXT3_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT4_CNTL                                                                           0x06c4
#define mmMMVM_CONTEXT4_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT5_CNTL                                                                           0x06c5
#define mmMMVM_CONTEXT5_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT6_CNTL                                                                           0x06c6
#define mmMMVM_CONTEXT6_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT7_CNTL                                                                           0x06c7
#define mmMMVM_CONTEXT7_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT8_CNTL                                                                           0x06c8
#define mmMMVM_CONTEXT8_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT9_CNTL                                                                           0x06c9
#define mmMMVM_CONTEXT9_CNTL_BASE_IDX                                                                  0
#define mmMMVM_CONTEXT10_CNTL                                                                          0x06ca
#define mmMMVM_CONTEXT10_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXT11_CNTL                                                                          0x06cb
#define mmMMVM_CONTEXT11_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXT12_CNTL                                                                          0x06cc
#define mmMMVM_CONTEXT12_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXT13_CNTL                                                                          0x06cd
#define mmMMVM_CONTEXT13_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXT14_CNTL                                                                          0x06ce
#define mmMMVM_CONTEXT14_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXT15_CNTL                                                                          0x06cf
#define mmMMVM_CONTEXT15_CNTL_BASE_IDX                                                                 0
#define mmMMVM_CONTEXTS_DISABLE                                                                        0x06d0
#define mmMMVM_CONTEXTS_DISABLE_BASE_IDX                                                               0
#define mmMMVM_INVALIDATE_ENG0_SEM                                                                     0x06d1
#define mmMMVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG1_SEM                                                                     0x06d2
#define mmMMVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG2_SEM                                                                     0x06d3
#define mmMMVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG3_SEM                                                                     0x06d4
#define mmMMVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG4_SEM                                                                     0x06d5
#define mmMMVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG5_SEM                                                                     0x06d6
#define mmMMVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG6_SEM                                                                     0x06d7
#define mmMMVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG7_SEM                                                                     0x06d8
#define mmMMVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG8_SEM                                                                     0x06d9
#define mmMMVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG9_SEM                                                                     0x06da
#define mmMMVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG10_SEM                                                                    0x06db
#define mmMMVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG11_SEM                                                                    0x06dc
#define mmMMVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG12_SEM                                                                    0x06dd
#define mmMMVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG13_SEM                                                                    0x06de
#define mmMMVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG14_SEM                                                                    0x06df
#define mmMMVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG15_SEM                                                                    0x06e0
#define mmMMVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG16_SEM                                                                    0x06e1
#define mmMMVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG17_SEM                                                                    0x06e2
#define mmMMVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG0_REQ                                                                     0x06e3
#define mmMMVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG1_REQ                                                                     0x06e4
#define mmMMVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG2_REQ                                                                     0x06e5
#define mmMMVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG3_REQ                                                                     0x06e6
#define mmMMVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG4_REQ                                                                     0x06e7
#define mmMMVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG5_REQ                                                                     0x06e8
#define mmMMVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG6_REQ                                                                     0x06e9
#define mmMMVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG7_REQ                                                                     0x06ea
#define mmMMVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG8_REQ                                                                     0x06eb
#define mmMMVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG9_REQ                                                                     0x06ec
#define mmMMVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG10_REQ                                                                    0x06ed
#define mmMMVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG11_REQ                                                                    0x06ee
#define mmMMVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG12_REQ                                                                    0x06ef
#define mmMMVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG13_REQ                                                                    0x06f0
#define mmMMVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG14_REQ                                                                    0x06f1
#define mmMMVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG15_REQ                                                                    0x06f2
#define mmMMVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG16_REQ                                                                    0x06f3
#define mmMMVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG17_REQ                                                                    0x06f4
#define mmMMVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG0_ACK                                                                     0x06f5
#define mmMMVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG1_ACK                                                                     0x06f6
#define mmMMVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG2_ACK                                                                     0x06f7
#define mmMMVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG3_ACK                                                                     0x06f8
#define mmMMVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG4_ACK                                                                     0x06f9
#define mmMMVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG5_ACK                                                                     0x06fa
#define mmMMVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG6_ACK                                                                     0x06fb
#define mmMMVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG7_ACK                                                                     0x06fc
#define mmMMVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG8_ACK                                                                     0x06fd
#define mmMMVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG9_ACK                                                                     0x06fe
#define mmMMVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                            0
#define mmMMVM_INVALIDATE_ENG10_ACK                                                                    0x06ff
#define mmMMVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG11_ACK                                                                    0x0700
#define mmMMVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG12_ACK                                                                    0x0701
#define mmMMVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG13_ACK                                                                    0x0702
#define mmMMVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG14_ACK                                                                    0x0703
#define mmMMVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG15_ACK                                                                    0x0704
#define mmMMVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG16_ACK                                                                    0x0705
#define mmMMVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG17_ACK                                                                    0x0706
#define mmMMVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                           0
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                         0x0707
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                         0x0708
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                         0x0709
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                         0x070a
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                         0x070b
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                         0x070c
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                         0x070d
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                         0x070e
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                         0x070f
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                         0x0710
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                         0x0711
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                         0x0712
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                         0x0713
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                         0x0714
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                         0x0715
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                         0x0716
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                         0x0717
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                         0x0718
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                         0x0719
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                         0x071a
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                        0x071b
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                        0x071c
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                        0x071d
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                        0x071e
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                        0x071f
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                        0x0720
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                        0x0721
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                        0x0722
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                        0x0723
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                        0x0724
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                        0x0725
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                        0x0726
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                        0x0727
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                        0x0728
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                        0x0729
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                        0x072a
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                      0x072b
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                      0x072c
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                      0x072d
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                      0x072e
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                      0x072f
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0730
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0731
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0732
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0733
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0734
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0735
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0736
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0737
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0738
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0739
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                      0x073a
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                      0x073b
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                      0x073c
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                      0x073d
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                      0x073e
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                     0x073f
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0740
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0741
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0742
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0743
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0744
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0745
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0746
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0747
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0748
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0749
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                     0x074a
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                     0x074b
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                     0x074c
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                     0x074d
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                     0x074e
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                     0x074f
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                     0x0750
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                     0x0751
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                     0x0752
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                     0x0753
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                     0x0754
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                     0x0755
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                     0x0756
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                     0x0757
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                     0x0758
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                     0x0759
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                     0x075a
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                     0x075b
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                     0x075c
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                     0x075d
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                     0x075e
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                    0x075f
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                    0x0760
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                    0x0761
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                    0x0762
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                    0x0763
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                    0x0764
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                    0x0765
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                    0x0766
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                    0x0767
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                    0x0768
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                    0x0769
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                    0x076a
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                       0x076b
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                       0x076c
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                       0x076d
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                       0x076e
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                       0x076f
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                       0x0770
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                       0x0771
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                       0x0772
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                       0x0773
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                       0x0774
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                       0x0775
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                       0x0776
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                       0x0777
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                       0x0778
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                       0x0779
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                       0x077a
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                       0x077b
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                       0x077c
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                       0x077d
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                       0x077e
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                      0x077f
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                      0x0780
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                      0x0781
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                      0x0782
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                      0x0783
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                      0x0784
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                      0x0785
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                      0x0786
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                      0x0787
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                      0x0788
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                      0x0789
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                      0x078a
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                                    0x078b
#define mmMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                           0
#define mmMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x078c
#define mmMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x078d
#define mmMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x078e
#define mmMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x078f
#define mmMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0790
#define mmMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0791
#define mmMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0792
#define mmMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0793
#define mmMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0794
#define mmMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0795
#define mmMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0
#define mmMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0796
#define mmMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0
#define mmMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0797
#define mmMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0
#define mmMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0798
#define mmMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0
#define mmMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0799
#define mmMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0
#define mmMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x079a
#define mmMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0
#define mmMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x079b
#define mmMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0


// addressBlock: mmhub_mmutcl2_mmvml2pldec
// base address: 0x69e90
#define mmMMMC_VM_L2_PERFCOUNTER0_CFG                                                                  0x07a4
#define mmMMMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER1_CFG                                                                  0x07a5
#define mmMMMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER2_CFG                                                                  0x07a6
#define mmMMMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER3_CFG                                                                  0x07a7
#define mmMMMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER4_CFG                                                                  0x07a8
#define mmMMMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER5_CFG                                                                  0x07a9
#define mmMMMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER6_CFG                                                                  0x07aa
#define mmMMMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER7_CFG                                                                  0x07ab
#define mmMMMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                         0
#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                             0x07ac
#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                    0
#define mmMMUTCL2_PERFCOUNTER0_CFG                                                                     0x07ad
#define mmMMUTCL2_PERFCOUNTER0_CFG_BASE_IDX                                                            0
#define mmMMUTCL2_PERFCOUNTER1_CFG                                                                     0x07ae
#define mmMMUTCL2_PERFCOUNTER1_CFG_BASE_IDX                                                            0
#define mmMMUTCL2_PERFCOUNTER2_CFG                                                                     0x07af
#define mmMMUTCL2_PERFCOUNTER2_CFG_BASE_IDX                                                            0
#define mmMMUTCL2_PERFCOUNTER3_CFG                                                                     0x07b0
#define mmMMUTCL2_PERFCOUNTER3_CFG_BASE_IDX                                                            0
#define mmMMUTCL2_PERFCOUNTER_RSLT_CNTL                                                                0x07b1
#define mmMMUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       0


// addressBlock: mmhub_mmutcl2_mmvml2prdec
// base address: 0x69ee0
#define mmMMMC_VM_L2_PERFCOUNTER_LO                                                                    0x07b8
#define mmMMMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                           0
#define mmMMMC_VM_L2_PERFCOUNTER_HI                                                                    0x07b9
#define mmMMMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                           0
#define mmMMUTCL2_PERFCOUNTER_LO                                                                       0x07ba
#define mmMMUTCL2_PERFCOUNTER_LO_BASE_IDX                                                              0
#define mmMMUTCL2_PERFCOUNTER_HI                                                                       0x07bb
#define mmMMUTCL2_PERFCOUNTER_HI_BASE_IDX                                                              0


// addressBlock: mmhub_mmutcl2_mmvmsharedhvdec
// base address: 0x69f30
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x07cc
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x07cd
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x07ce
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x07cf
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x07d0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x07d1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x07d2
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x07d3
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x07d4
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x07d5
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x07d6
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x07d7
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x07d8
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x07d9
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x07da
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x07db
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16                                                                  0x07dc
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17                                                                  0x07dd
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18                                                                  0x07de
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19                                                                  0x07df
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20                                                                  0x07e0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21                                                                  0x07e1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22                                                                  0x07e2
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23                                                                  0x07e3
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24                                                                  0x07e4
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25                                                                  0x07e5
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26                                                                  0x07e6
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27                                                                  0x07e7
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28                                                                  0x07e8
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29                                                                  0x07e9
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30                                                                  0x07ea
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX                                                         0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31                                                                  0x07eb
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX                                                         0
#define mmMMVM_IOMMU_MMIO_CNTRL_1                                                                      0x07ec
#define mmMMVM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_BASE_LO_0                                                                       0x07ed
#define mmMMMC_VM_MARC_BASE_LO_0_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_LO_1                                                                       0x07ee
#define mmMMMC_VM_MARC_BASE_LO_1_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_LO_2                                                                       0x07ef
#define mmMMMC_VM_MARC_BASE_LO_2_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_LO_3                                                                       0x07f0
#define mmMMMC_VM_MARC_BASE_LO_3_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_HI_0                                                                       0x07f1
#define mmMMMC_VM_MARC_BASE_HI_0_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_HI_1                                                                       0x07f2
#define mmMMMC_VM_MARC_BASE_HI_1_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_HI_2                                                                       0x07f3
#define mmMMMC_VM_MARC_BASE_HI_2_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_BASE_HI_3                                                                       0x07f4
#define mmMMMC_VM_MARC_BASE_HI_3_BASE_IDX                                                              0
#define mmMMMC_VM_MARC_RELOC_LO_0                                                                      0x07f5
#define mmMMMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_LO_1                                                                      0x07f6
#define mmMMMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_LO_2                                                                      0x07f7
#define mmMMMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_LO_3                                                                      0x07f8
#define mmMMMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_HI_0                                                                      0x07f9
#define mmMMMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_HI_1                                                                      0x07fa
#define mmMMMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_HI_2                                                                      0x07fb
#define mmMMMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_RELOC_HI_3                                                                      0x07fc
#define mmMMMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                             0
#define mmMMMC_VM_MARC_LEN_LO_0                                                                        0x07fd
#define mmMMMC_VM_MARC_LEN_LO_0_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_LO_1                                                                        0x07fe
#define mmMMMC_VM_MARC_LEN_LO_1_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_LO_2                                                                        0x07ff
#define mmMMMC_VM_MARC_LEN_LO_2_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_LO_3                                                                        0x0800
#define mmMMMC_VM_MARC_LEN_LO_3_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_HI_0                                                                        0x0801
#define mmMMMC_VM_MARC_LEN_HI_0_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_HI_1                                                                        0x0802
#define mmMMMC_VM_MARC_LEN_HI_1_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_HI_2                                                                        0x0803
#define mmMMMC_VM_MARC_LEN_HI_2_BASE_IDX                                                               0
#define mmMMMC_VM_MARC_LEN_HI_3                                                                        0x0804
#define mmMMMC_VM_MARC_LEN_HI_3_BASE_IDX                                                               0
#define mmMMVM_IOMMU_CONTROL_REGISTER                                                                  0x0805
#define mmMMVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                         0
#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                         0x0806
#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                0
#define mmMMMC_VM_XGMI_GPUIOV_ENABLE                                                                   0x0807
#define mmMMMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX                                                          0


// addressBlock: mmhub_mmutcl2_mmvmsharedpfdec
// base address: 0x6a140
#define mmMMMC_VM_NB_MMIOBASE                                                                          0x0850
#define mmMMMC_VM_NB_MMIOBASE_BASE_IDX                                                                 0
#define mmMMMC_VM_NB_MMIOLIMIT                                                                         0x0851
#define mmMMMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                0
#define mmMMMC_VM_NB_PCI_CTRL                                                                          0x0852
#define mmMMMC_VM_NB_PCI_CTRL_BASE_IDX                                                                 0
#define mmMMMC_VM_NB_PCI_ARB                                                                           0x0853
#define mmMMMC_VM_NB_PCI_ARB_BASE_IDX                                                                  0
#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                 0x0854
#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                        0
#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                0x0855
#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                       0
#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                0x0856
#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                       0
#define mmMMMC_VM_FB_OFFSET                                                                            0x0857
#define mmMMMC_VM_FB_OFFSET_BASE_IDX                                                                   0
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                     0x0858
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                            0
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                     0x0859
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                            0
#define mmMMMC_VM_STEERING                                                                             0x085a
#define mmMMMC_VM_STEERING_BASE_IDX                                                                    0
#define mmMMMC_SHARED_VIRT_RESET_REQ                                                                   0x085b
#define mmMMMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                          0
#define mmMMMC_MEM_POWER_LS                                                                            0x085c
#define mmMMMC_MEM_POWER_LS_BASE_IDX                                                                   0
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                         0x085d
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                0
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                           0x085e
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                  0
#define mmMMMC_VM_APT_CNTL                                                                             0x085f
#define mmMMMC_VM_APT_CNTL_BASE_IDX                                                                    0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                          0x0860
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                 0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START                                                              0x0861
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                     0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END                                                                0x0862
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                       0
#define mmMMUTCL2_CGTT_CLK_CTRL                                                                        0x0863
#define mmMMUTCL2_CGTT_CLK_CTRL_BASE_IDX                                                               0
#define mmMMMC_SHARED_ACTIVE_FCN_ID                                                                    0x0864
#define mmMMMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                           0
#define mmMMMC_SHARED_VIRT_RESET_REQ2                                                                  0x0865
#define mmMMMC_SHARED_VIRT_RESET_REQ2_BASE_IDX                                                         0
#define mmMMUTCL2_CGTT_BUSY_CTRL                                                                       0x0866
#define mmMMUTCL2_CGTT_BUSY_CTRL_BASE_IDX                                                              0
#define mmMMMC_VM_XGMI_LFB_CNTL                                                                        0x0867
#define mmMMMC_VM_XGMI_LFB_CNTL_BASE_IDX                                                               0
#define mmMMMC_VM_XGMI_LFB_SIZE                                                                        0x0868
#define mmMMMC_VM_XGMI_LFB_SIZE_BASE_IDX                                                               0
#define mmMMMC_VM_FB_NOALLOC_CNTL                                                                      0x0869
#define mmMMMC_VM_FB_NOALLOC_CNTL_BASE_IDX                                                             0
#define mmMMUTCL2_HARVEST_BYPASS_GROUPS                                                                0x086a
#define mmMMUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX                                                       0


// addressBlock: mmhub_mmutcl2_mmvmsharedvcdec
// base address: 0x6a1b0
#define mmMMMC_VM_FB_LOCATION_BASE                                                                     0x086c
#define mmMMMC_VM_FB_LOCATION_BASE_BASE_IDX                                                            0
#define mmMMMC_VM_FB_LOCATION_TOP                                                                      0x086d
#define mmMMMC_VM_FB_LOCATION_TOP_BASE_IDX                                                             0
#define mmMMMC_VM_AGP_TOP                                                                              0x086e
#define mmMMMC_VM_AGP_TOP_BASE_IDX                                                                     0
#define mmMMMC_VM_AGP_BOT                                                                              0x086f
#define mmMMMC_VM_AGP_BOT_BASE_IDX                                                                     0
#define mmMMMC_VM_AGP_BASE                                                                             0x0870
#define mmMMMC_VM_AGP_BASE_BASE_IDX                                                                    0
#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                             0x0871
#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                    0
#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                            0x0872
#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                   0
#define mmMMMC_VM_MX_L1_TLB_CNTL                                                                       0x0873
#define mmMMMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                              0


// addressBlock: mmhub_mmutcl2_mmvml2pspdec
// base address: 0x6a850
#define mmMMUTCL2_TRANSLATION_BYPASS_BY_VMID                                                           0x0a14
#define mmMMUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX                                                  0
#define mmMMVML2_SEC_MASTER                                                                            0x0a15
#define mmMMVML2_SEC_MASTER_BASE_IDX                                                                   0
#define mmMMVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE                                                       0x0a16
#define mmMMVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE_BASE_IDX                                              0
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO                                               0x0a17
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX                                      0
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI                                               0x0a18
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX                                      0
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO                                              0x0a19
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX                                     0
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI                                              0x0a1a
#define mmMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX                                     0

#endif
