\hypertarget{struct_m_t_b___mem_map}{}\section{M\+T\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b___mem_map}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}{P\+O\+S\+I\+T\+I\+ON}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}{M\+A\+S\+T\+ER}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}{F\+L\+OW}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}{B\+A\+SE}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b___mem_map_a6ec763bccac6d03f5d21615e8190a0cf}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3824\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}{M\+O\+D\+E\+C\+T\+RL}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b___mem_map_a280910d9fdfd8acf24edab1d3950c732}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}156\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}{T\+A\+G\+S\+ET}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}{T\+A\+G\+C\+L\+E\+AR}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b___mem_map_a186e433a83d42ecd6b4e218ea63d9674}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}{L\+O\+C\+K\+A\+C\+C\+E\+SS}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}{L\+O\+C\+K\+S\+T\+AT}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}{A\+U\+T\+H\+S\+T\+AT}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}{D\+E\+V\+I\+C\+E\+A\+R\+CH}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b___mem_map_a86684537b595133db57a7bcc73843d2a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}{D\+E\+V\+I\+C\+E\+C\+FG}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}{P\+E\+R\+I\+P\+H\+ID} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}{C\+O\+M\+P\+ID} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+TB -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}\label{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+AT@{A\+U\+T\+H\+S\+T\+AT}}
\index{A\+U\+T\+H\+S\+T\+AT@{A\+U\+T\+H\+S\+T\+AT}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+U\+T\+H\+S\+T\+AT}{AUTHSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t A\+U\+T\+H\+S\+T\+AT}

Authentication Status Register, offset\+: 0x\+F\+B8 \mbox{\Hypertarget{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}\label{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!B\+A\+SE@{B\+A\+SE}}
\index{B\+A\+SE@{B\+A\+SE}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{B\+A\+SE}{BASE}}
{\footnotesize\ttfamily uint32\+\_\+t B\+A\+SE}

M\+TB Base Register, offset\+: 0xC \mbox{\Hypertarget{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}\label{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}}
\index{C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+M\+P\+ID}{COMPID}}
{\footnotesize\ttfamily uint32\+\_\+t C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}\label{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+A\+R\+CH@{D\+E\+V\+I\+C\+E\+A\+R\+CH}}
\index{D\+E\+V\+I\+C\+E\+A\+R\+CH@{D\+E\+V\+I\+C\+E\+A\+R\+CH}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+A\+R\+CH}{DEVICEARCH}}
{\footnotesize\ttfamily uint32\+\_\+t D\+E\+V\+I\+C\+E\+A\+R\+CH}

Device Architecture Register, offset\+: 0x\+F\+BC \mbox{\Hypertarget{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}\label{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}}
\index{D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+C\+FG}{DEVICECFG}}
{\footnotesize\ttfamily uint32\+\_\+t D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}\label{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\index{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}{DEVICETYPID}}
{\footnotesize\ttfamily uint32\+\_\+t D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}\label{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!F\+L\+OW@{F\+L\+OW}}
\index{F\+L\+OW@{F\+L\+OW}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+L\+OW}{FLOW}}
{\footnotesize\ttfamily uint32\+\_\+t F\+L\+OW}

M\+TB Flow Register, offset\+: 0x8 \mbox{\Hypertarget{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}\label{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+A\+C\+C\+E\+SS@{L\+O\+C\+K\+A\+C\+C\+E\+SS}}
\index{L\+O\+C\+K\+A\+C\+C\+E\+SS@{L\+O\+C\+K\+A\+C\+C\+E\+SS}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+O\+C\+K\+A\+C\+C\+E\+SS}{LOCKACCESS}}
{\footnotesize\ttfamily uint32\+\_\+t L\+O\+C\+K\+A\+C\+C\+E\+SS}

Lock Access Register, offset\+: 0x\+F\+B0 \mbox{\Hypertarget{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}\label{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+S\+T\+AT@{L\+O\+C\+K\+S\+T\+AT}}
\index{L\+O\+C\+K\+S\+T\+AT@{L\+O\+C\+K\+S\+T\+AT}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+O\+C\+K\+S\+T\+AT}{LOCKSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t L\+O\+C\+K\+S\+T\+AT}

Lock Status Register, offset\+: 0x\+F\+B4 \mbox{\Hypertarget{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}\label{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+A\+S\+T\+ER@{M\+A\+S\+T\+ER}}
\index{M\+A\+S\+T\+ER@{M\+A\+S\+T\+ER}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+A\+S\+T\+ER}{MASTER}}
{\footnotesize\ttfamily uint32\+\_\+t M\+A\+S\+T\+ER}

M\+TB Master Register, offset\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}\label{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+O\+D\+E\+C\+T\+RL@{M\+O\+D\+E\+C\+T\+RL}}
\index{M\+O\+D\+E\+C\+T\+RL@{M\+O\+D\+E\+C\+T\+RL}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+O\+D\+E\+C\+T\+RL}{MODECTRL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+O\+D\+E\+C\+T\+RL}

Integration Mode Control Register, offset\+: 0x\+F00 \mbox{\Hypertarget{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}\label{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}}
\index{P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+E\+R\+I\+P\+H\+ID}{PERIPHID}}
{\footnotesize\ttfamily uint32\+\_\+t P\+E\+R\+I\+P\+H\+ID\mbox{[}8\mbox{]}}

Peripheral ID Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}\label{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+O\+S\+I\+T\+I\+ON@{P\+O\+S\+I\+T\+I\+ON}}
\index{P\+O\+S\+I\+T\+I\+ON@{P\+O\+S\+I\+T\+I\+ON}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+O\+S\+I\+T\+I\+ON}{POSITION}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+S\+I\+T\+I\+ON}

M\+TB Position Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b___mem_map_a6ec763bccac6d03f5d21615e8190a0cf}\label{struct_m_t_b___mem_map_a6ec763bccac6d03f5d21615e8190a0cf}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}3824\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b___mem_map_a280910d9fdfd8acf24edab1d3950c732}\label{struct_m_t_b___mem_map_a280910d9fdfd8acf24edab1d3950c732}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}156\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b___mem_map_a186e433a83d42ecd6b4e218ea63d9674}\label{struct_m_t_b___mem_map_a186e433a83d42ecd6b4e218ea63d9674}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b___mem_map_a86684537b595133db57a7bcc73843d2a}\label{struct_m_t_b___mem_map_a86684537b595133db57a7bcc73843d2a}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}\label{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+C\+L\+E\+AR@{T\+A\+G\+C\+L\+E\+AR}}
\index{T\+A\+G\+C\+L\+E\+AR@{T\+A\+G\+C\+L\+E\+AR}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+A\+G\+C\+L\+E\+AR}{TAGCLEAR}}
{\footnotesize\ttfamily uint32\+\_\+t T\+A\+G\+C\+L\+E\+AR}

Claim T\+AG Clear Register, offset\+: 0x\+F\+A4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}\label{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+S\+ET@{T\+A\+G\+S\+ET}}
\index{T\+A\+G\+S\+ET@{T\+A\+G\+S\+ET}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+A\+G\+S\+ET}{TAGSET}}
{\footnotesize\ttfamily uint32\+\_\+t T\+A\+G\+S\+ET}

Claim T\+AG Set Register, offset\+: 0x\+F\+A0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
