
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003582                       # Number of seconds simulated
sim_ticks                                  3582328989                       # Number of ticks simulated
final_tick                               533191847925                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165985                       # Simulator instruction rate (inst/s)
host_op_rate                                   220305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307732                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891836                       # Number of bytes of host memory used
host_seconds                                 11641.07                       # Real time elapsed on the host
sim_insts                                  1932247390                       # Number of instructions simulated
sim_ops                                    2564591132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       303104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       243456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               557568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112640                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2368                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1902                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4356                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             880                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  880                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1464969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84610878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1607893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67960257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155643996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1464969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1607893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3072861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31443232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31443232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31443232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1464969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84610878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1607893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67960257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187087228                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8590718                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089007                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536103                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206975                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1252760                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193703                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299933                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8885                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16804917                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089007                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493636                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040165                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        718262                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634781                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8468691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.434867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4870985     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355221      4.19%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334854      3.95%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315502      3.73%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260608      3.08%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188402      2.22%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135630      1.60%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209429      2.47%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798060     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8468691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359575                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956171                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479018                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       684478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437265                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41988                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825935                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496752                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3965                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19978615                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10867                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825935                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662136                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         324689                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76498                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289437                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289990                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19378814                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           70                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156039                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26864619                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90266502                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90266502                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788549                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10076062                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3662                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1925                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           710548                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1904500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017136                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23454                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       441297                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611418                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22860                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5719080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17477859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8468691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839625                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2984639     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1705300     20.14%     55.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1370002     16.18%     71.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817632      9.65%     81.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830258      9.80%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379818      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243998      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67244      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69800      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8468691                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63946     57.81%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21972     19.86%     77.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24702     22.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013090     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200261      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548133     10.60%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848343      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611418                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.700838                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110620                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007571                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37825007                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23776534                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14722038                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46559                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669296                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          417                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233429                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825935                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236601                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14014                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18057203                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1904500                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017136                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1913                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122188                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239213                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370028                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469167                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241390                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2304675                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020132                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835508                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672739                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250015                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239266                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201368                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24887839                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657518                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369713                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817926                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206143                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7642756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.601524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116103                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3054780     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047693     26.79%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848701     11.10%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430256      5.63%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450523      5.89%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227278      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156392      2.05%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89706      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337427      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7642756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018911                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235204                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758291                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009304                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337427                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25362985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36942467                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164047                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164047                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64958185                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478511                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18746075                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus1.numCycles                 8590718                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074277                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678353                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201575                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1547263                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1488435                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6251                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3756348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17052379                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074277                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1704755                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         933764                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        374652                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1847559                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8474944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.319983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4861909     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644678      7.61%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319260      3.77%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237011      2.80%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196515      2.32%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170778      2.02%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59378      0.70%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212046      2.50%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1773369     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8474944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357860                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984977                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3889674                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       349246                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3490664                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17572                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        727783                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339299                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3111                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19070473                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4867                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        727783                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4050405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         150134                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45589                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3346122                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154906                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18473243                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24471336                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84124615                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84124615                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16123325                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8348004                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1258                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           393943                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2818694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       644603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8508                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       297424                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17386202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14839914                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18746                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4963398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13565897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8474944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.852241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3005737     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794344     21.17%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       959297     11.32%     67.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1082905     12.78%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       784573      9.26%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515090      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       216510      2.55%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66445      0.78%     99.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50043      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8474944                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63216     73.55%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13169     15.32%     88.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9569     11.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11656345     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118210      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1077      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2537281     17.10%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       527001      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14839914                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.727436                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              85954                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005792                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38259472                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22352090                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14332077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14925868                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24622                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       776375                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168557                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        727783                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          83027                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7708                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17388568                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2818694                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       644603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1249                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220759                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14521455                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2428800                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318459                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2942780                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178080                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            513980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690366                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14358800                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14332077                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8629900                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21273398                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.668321                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405666                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10816379                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12300976                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5087747                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2237                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199688                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7747161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294483                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3602771     46.50%     46.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1656008     21.38%     67.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       898580     11.60%     79.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       328520      4.24%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284863      3.68%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       128190      1.65%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       310605      4.01%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82776      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       454848      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7747161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10816379                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12300976                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518365                       # Number of memory references committed
system.switch_cpus1.commit.loads              2042319                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924905                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10741014                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166979                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       454848                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24680828                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35506211                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 115774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10816379                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12300976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10816379                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794232                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794232                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.259077                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.259077                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67231053                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18820525                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19664446                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2226                       # number of misc regfile writes
system.l2.replacements                           4356                       # number of replacements
system.l2.tagsinuse                       8188.913121                       # Cycle average of tags in use
system.l2.total_refs                           459608                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12544                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.639668                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            82.937476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.574246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1211.543837                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.939087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    991.289883                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3118.370401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2706.258191                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004709                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.147894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.121007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.380660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.330354                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999623                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8408                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4054                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12467                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2693                       # number of Writeback hits
system.l2.Writeback_hits::total                  2693                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   148                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4102                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12615                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8508                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4102                       # number of overall hits
system.l2.overall_hits::total                   12615                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2368                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1902                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4356                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1902                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4356                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2368                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1902                       # number of overall misses
system.l2.overall_misses::total                  4356                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2095996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    113268876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2010153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     87968791                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       205343816                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2095996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    113268876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2010153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     87968791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        205343816                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2095996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    113268876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2010153                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     87968791                       # number of overall miss cycles
system.l2.overall_miss_latency::total       205343816                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16823                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2693                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2693                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               148                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10876                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16971                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10876                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16971                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.319342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.258931                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256673                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256673                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51121.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47833.140203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44670.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46250.678759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47140.453627                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51121.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47833.140203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44670.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46250.678759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47140.453627                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51121.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47833.140203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44670.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46250.678759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47140.453627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  880                       # number of writebacks
system.l2.writebacks::total                       880                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4356                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4356                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1860815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     99723857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     76942859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    180280487                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1860815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     99723857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1752956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76942859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    180280487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1860815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     99723857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1752956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76942859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    180280487                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.319342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.258931                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256673                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256673                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45385.731707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42113.115287                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38954.577778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40453.658780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41386.705005                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45385.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42113.115287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38954.577778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40453.658780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41386.705005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45385.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42113.115287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38954.577778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40453.658780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41386.705005                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.262433                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644401                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718086.451115                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.970637                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.291796                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064056                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862647                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926703                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634724                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634724                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634724                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634724                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3242614                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3242614                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3242614                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3242614                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3242614                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3242614                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634781                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634781                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634781                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634781                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56887.964912                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56887.964912                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56887.964912                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56887.964912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56887.964912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56887.964912                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2414248                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2414248                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2414248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2414248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2414248                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2414248                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57482.095238                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57482.095238                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57482.095238                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57482.095238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57482.095238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57482.095238                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10876                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174233938                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11132                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15651.629357                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.749213                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.250787                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905270                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094730                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779904                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1786                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911558                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911558                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37444                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37444                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          346                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37790                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37790                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37790                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37790                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1158985248                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1158985248                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10296385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10296385                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1169281633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1169281633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1169281633                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1169281633                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1169098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1169098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949348                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949348                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949348                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949348                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000443                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000443                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019386                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019386                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019386                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019386                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30952.495674                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30952.495674                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29758.338150                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29758.338150                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30941.562133                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30941.562133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30941.562133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30941.562133                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1657                       # number of writebacks
system.cpu0.dcache.writebacks::total             1657                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26668                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          246                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26914                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26914                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10776                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10776                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10876                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10876                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200212526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200212526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2040224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2040224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    202252750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    202252750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    202252750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    202252750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005579                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005579                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005579                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005579                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18579.484595                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18579.484595                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20402.240000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20402.240000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18596.244024                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18596.244024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18596.244024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18596.244024                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.984498                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913311295                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610778.298060                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.704648                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.279850                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.071642                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824166                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895808                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1847504                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1847504                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1847504                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1847504                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1847504                       # number of overall hits
system.cpu1.icache.overall_hits::total        1847504                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2961831                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2961831                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2961831                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2961831                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2961831                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2961831                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1847559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1847559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1847559                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1847559                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1847559                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1847559                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53851.472727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53851.472727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53851.472727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53851.472727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53851.472727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53851.472727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2600375                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2600375                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2600375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2600375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2600375                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2600375                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53068.877551                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53068.877551                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53068.877551                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53068.877551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53068.877551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53068.877551                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6004                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206734351                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6260                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33024.656709                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   210.615399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    45.384601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.822716                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.177284                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2210569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2210569                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       473536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        473536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2684105                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2684105                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2684105                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2684105                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18820                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18964                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18964                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    724018480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    724018480                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5291519                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5291519                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    729309999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    729309999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    729309999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    729309999                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2229389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2229389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       473680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2703069                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2703069                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2703069                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2703069                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008442                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008442                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000304                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000304                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007016                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007016                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007016                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007016                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38470.695005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38470.695005                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36746.659722                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36746.659722                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38457.603828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38457.603828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38457.603828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38457.603828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1036                       # number of writebacks
system.cpu1.dcache.writebacks::total             1036                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12864                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12864                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           96                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12960                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12960                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12960                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12960                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5956                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6004                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    128405614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    128405614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1253504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1253504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    129659118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    129659118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    129659118                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    129659118                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000101                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002221                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002221                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002221                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002221                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21559.035259                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21559.035259                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26114.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26114.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21595.456029                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21595.456029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21595.456029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21595.456029                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
