
/home/pony/balanceCar_freertos_new_cmake/build/stm32proj.elf:     file format elf32-littlearm


Disassembly of section .text:

08000110 <deregister_tm_clones>:
 8000110:	4b04      	ldr	r3, [pc, #16]	; (8000124 <deregister_tm_clones+0x14>)
 8000112:	4805      	ldr	r0, [pc, #20]	; (8000128 <deregister_tm_clones+0x18>)
 8000114:	1a1b      	subs	r3, r3, r0
 8000116:	2b06      	cmp	r3, #6
 8000118:	d902      	bls.n	8000120 <deregister_tm_clones+0x10>
 800011a:	4b04      	ldr	r3, [pc, #16]	; (800012c <deregister_tm_clones+0x1c>)
 800011c:	b103      	cbz	r3, 8000120 <deregister_tm_clones+0x10>
 800011e:	4718      	bx	r3
 8000120:	4770      	bx	lr
 8000122:	bf00      	nop
 8000124:	20000073 	.word	0x20000073
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000

08000130 <register_tm_clones>:
 8000130:	4905      	ldr	r1, [pc, #20]	; (8000148 <register_tm_clones+0x18>)
 8000132:	4806      	ldr	r0, [pc, #24]	; (800014c <register_tm_clones+0x1c>)
 8000134:	1a09      	subs	r1, r1, r0
 8000136:	1089      	asrs	r1, r1, #2
 8000138:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800013c:	1049      	asrs	r1, r1, #1
 800013e:	d002      	beq.n	8000146 <register_tm_clones+0x16>
 8000140:	4b03      	ldr	r3, [pc, #12]	; (8000150 <register_tm_clones+0x20>)
 8000142:	b103      	cbz	r3, 8000146 <register_tm_clones+0x16>
 8000144:	4718      	bx	r3
 8000146:	4770      	bx	lr
 8000148:	20000070 	.word	0x20000070
 800014c:	20000070 	.word	0x20000070
 8000150:	00000000 	.word	0x00000000

08000154 <__do_global_dtors_aux>:
 8000154:	b510      	push	{r4, lr}
 8000156:	4c06      	ldr	r4, [pc, #24]	; (8000170 <__do_global_dtors_aux+0x1c>)
 8000158:	7823      	ldrb	r3, [r4, #0]
 800015a:	b943      	cbnz	r3, 800016e <__do_global_dtors_aux+0x1a>
 800015c:	f7ff ffd8 	bl	8000110 <deregister_tm_clones>
 8000160:	4b04      	ldr	r3, [pc, #16]	; (8000174 <__do_global_dtors_aux+0x20>)
 8000162:	b113      	cbz	r3, 800016a <__do_global_dtors_aux+0x16>
 8000164:	4804      	ldr	r0, [pc, #16]	; (8000178 <__do_global_dtors_aux+0x24>)
 8000166:	f3af 8000 	nop.w
 800016a:	2301      	movs	r3, #1
 800016c:	7023      	strb	r3, [r4, #0]
 800016e:	bd10      	pop	{r4, pc}
 8000170:	20000070 	.word	0x20000070
 8000174:	00000000 	.word	0x00000000
 8000178:	0800bfd4 	.word	0x0800bfd4

0800017c <frame_dummy>:
 800017c:	b508      	push	{r3, lr}
 800017e:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <frame_dummy+0x24>)
 8000180:	b11b      	cbz	r3, 800018a <frame_dummy+0xe>
 8000182:	4908      	ldr	r1, [pc, #32]	; (80001a4 <frame_dummy+0x28>)
 8000184:	4808      	ldr	r0, [pc, #32]	; (80001a8 <frame_dummy+0x2c>)
 8000186:	f3af 8000 	nop.w
 800018a:	4808      	ldr	r0, [pc, #32]	; (80001ac <frame_dummy+0x30>)
 800018c:	6803      	ldr	r3, [r0, #0]
 800018e:	b913      	cbnz	r3, 8000196 <frame_dummy+0x1a>
 8000190:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000194:	e7cc      	b.n	8000130 <register_tm_clones>
 8000196:	4b06      	ldr	r3, [pc, #24]	; (80001b0 <frame_dummy+0x34>)
 8000198:	2b00      	cmp	r3, #0
 800019a:	d0f9      	beq.n	8000190 <frame_dummy+0x14>
 800019c:	4798      	blx	r3
 800019e:	e7f7      	b.n	8000190 <frame_dummy+0x14>
 80001a0:	00000000 	.word	0x00000000
 80001a4:	20000074 	.word	0x20000074
 80001a8:	0800bfd4 	.word	0x0800bfd4
 80001ac:	20000070 	.word	0x20000070
 80001b0:	00000000 	.word	0x00000000

080001b4 <__libc_init_array>:
 80001b4:	b570      	push	{r4, r5, r6, lr}
 80001b6:	4e0f      	ldr	r6, [pc, #60]	; (80001f4 <__libc_init_array+0x40>)
 80001b8:	4d0f      	ldr	r5, [pc, #60]	; (80001f8 <__libc_init_array+0x44>)
 80001ba:	1b76      	subs	r6, r6, r5
 80001bc:	10b6      	asrs	r6, r6, #2
 80001be:	bf18      	it	ne
 80001c0:	2400      	movne	r4, #0
 80001c2:	d005      	beq.n	80001d0 <__libc_init_array+0x1c>
 80001c4:	3401      	adds	r4, #1
 80001c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80001ca:	4798      	blx	r3
 80001cc:	42a6      	cmp	r6, r4
 80001ce:	d1f9      	bne.n	80001c4 <__libc_init_array+0x10>
 80001d0:	4e0a      	ldr	r6, [pc, #40]	; (80001fc <__libc_init_array+0x48>)
 80001d2:	4d0b      	ldr	r5, [pc, #44]	; (8000200 <__libc_init_array+0x4c>)
 80001d4:	f00b fefe 	bl	800bfd4 <_init>
 80001d8:	1b76      	subs	r6, r6, r5
 80001da:	10b6      	asrs	r6, r6, #2
 80001dc:	bf18      	it	ne
 80001de:	2400      	movne	r4, #0
 80001e0:	d006      	beq.n	80001f0 <__libc_init_array+0x3c>
 80001e2:	3401      	adds	r4, #1
 80001e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80001e8:	4798      	blx	r3
 80001ea:	42a6      	cmp	r6, r4
 80001ec:	d1f9      	bne.n	80001e2 <__libc_init_array+0x2e>
 80001ee:	bd70      	pop	{r4, r5, r6, pc}
 80001f0:	bd70      	pop	{r4, r5, r6, pc}
 80001f2:	bf00      	nop
 80001f4:	0800cd68 	.word	0x0800cd68
 80001f8:	0800cd68 	.word	0x0800cd68
 80001fc:	0800cd6c 	.word	0x0800cd6c
 8000200:	0800cd68 	.word	0x0800cd68

08000204 <memcmp>:
 8000204:	2a03      	cmp	r2, #3
 8000206:	b470      	push	{r4, r5, r6}
 8000208:	d922      	bls.n	8000250 <memcmp+0x4c>
 800020a:	ea40 0301 	orr.w	r3, r0, r1
 800020e:	079b      	lsls	r3, r3, #30
 8000210:	d011      	beq.n	8000236 <memcmp+0x32>
 8000212:	7803      	ldrb	r3, [r0, #0]
 8000214:	780c      	ldrb	r4, [r1, #0]
 8000216:	42a3      	cmp	r3, r4
 8000218:	d11d      	bne.n	8000256 <memcmp+0x52>
 800021a:	440a      	add	r2, r1
 800021c:	3101      	adds	r1, #1
 800021e:	e005      	b.n	800022c <memcmp+0x28>
 8000220:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8000224:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000228:	42a3      	cmp	r3, r4
 800022a:	d114      	bne.n	8000256 <memcmp+0x52>
 800022c:	4291      	cmp	r1, r2
 800022e:	d1f7      	bne.n	8000220 <memcmp+0x1c>
 8000230:	2000      	movs	r0, #0
 8000232:	bc70      	pop	{r4, r5, r6}
 8000234:	4770      	bx	lr
 8000236:	680d      	ldr	r5, [r1, #0]
 8000238:	6806      	ldr	r6, [r0, #0]
 800023a:	460c      	mov	r4, r1
 800023c:	42ae      	cmp	r6, r5
 800023e:	4603      	mov	r3, r0
 8000240:	f101 0104 	add.w	r1, r1, #4
 8000244:	f100 0004 	add.w	r0, r0, #4
 8000248:	d108      	bne.n	800025c <memcmp+0x58>
 800024a:	3a04      	subs	r2, #4
 800024c:	2a03      	cmp	r2, #3
 800024e:	d8f2      	bhi.n	8000236 <memcmp+0x32>
 8000250:	2a00      	cmp	r2, #0
 8000252:	d1de      	bne.n	8000212 <memcmp+0xe>
 8000254:	e7ec      	b.n	8000230 <memcmp+0x2c>
 8000256:	1b18      	subs	r0, r3, r4
 8000258:	bc70      	pop	{r4, r5, r6}
 800025a:	4770      	bx	lr
 800025c:	4621      	mov	r1, r4
 800025e:	4618      	mov	r0, r3
 8000260:	e7d7      	b.n	8000212 <memcmp+0xe>
 8000262:	bf00      	nop

08000264 <memset>:
 8000264:	b470      	push	{r4, r5, r6}
 8000266:	0786      	lsls	r6, r0, #30
 8000268:	d046      	beq.n	80002f8 <memset+0x94>
 800026a:	1e54      	subs	r4, r2, #1
 800026c:	2a00      	cmp	r2, #0
 800026e:	d041      	beq.n	80002f4 <memset+0x90>
 8000270:	b2ca      	uxtb	r2, r1
 8000272:	4603      	mov	r3, r0
 8000274:	e002      	b.n	800027c <memset+0x18>
 8000276:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 800027a:	d33b      	bcc.n	80002f4 <memset+0x90>
 800027c:	f803 2b01 	strb.w	r2, [r3], #1
 8000280:	079d      	lsls	r5, r3, #30
 8000282:	d1f8      	bne.n	8000276 <memset+0x12>
 8000284:	2c03      	cmp	r4, #3
 8000286:	d92e      	bls.n	80002e6 <memset+0x82>
 8000288:	b2cd      	uxtb	r5, r1
 800028a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800028e:	2c0f      	cmp	r4, #15
 8000290:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8000294:	d919      	bls.n	80002ca <memset+0x66>
 8000296:	4626      	mov	r6, r4
 8000298:	f103 0210 	add.w	r2, r3, #16
 800029c:	3e10      	subs	r6, #16
 800029e:	2e0f      	cmp	r6, #15
 80002a0:	f842 5c10 	str.w	r5, [r2, #-16]
 80002a4:	f842 5c0c 	str.w	r5, [r2, #-12]
 80002a8:	f842 5c08 	str.w	r5, [r2, #-8]
 80002ac:	f842 5c04 	str.w	r5, [r2, #-4]
 80002b0:	f102 0210 	add.w	r2, r2, #16
 80002b4:	d8f2      	bhi.n	800029c <memset+0x38>
 80002b6:	f1a4 0210 	sub.w	r2, r4, #16
 80002ba:	f022 020f 	bic.w	r2, r2, #15
 80002be:	f004 040f 	and.w	r4, r4, #15
 80002c2:	3210      	adds	r2, #16
 80002c4:	2c03      	cmp	r4, #3
 80002c6:	4413      	add	r3, r2
 80002c8:	d90d      	bls.n	80002e6 <memset+0x82>
 80002ca:	461e      	mov	r6, r3
 80002cc:	4622      	mov	r2, r4
 80002ce:	3a04      	subs	r2, #4
 80002d0:	2a03      	cmp	r2, #3
 80002d2:	f846 5b04 	str.w	r5, [r6], #4
 80002d6:	d8fa      	bhi.n	80002ce <memset+0x6a>
 80002d8:	1f22      	subs	r2, r4, #4
 80002da:	f022 0203 	bic.w	r2, r2, #3
 80002de:	3204      	adds	r2, #4
 80002e0:	4413      	add	r3, r2
 80002e2:	f004 0403 	and.w	r4, r4, #3
 80002e6:	b12c      	cbz	r4, 80002f4 <memset+0x90>
 80002e8:	b2c9      	uxtb	r1, r1
 80002ea:	441c      	add	r4, r3
 80002ec:	f803 1b01 	strb.w	r1, [r3], #1
 80002f0:	429c      	cmp	r4, r3
 80002f2:	d1fb      	bne.n	80002ec <memset+0x88>
 80002f4:	bc70      	pop	{r4, r5, r6}
 80002f6:	4770      	bx	lr
 80002f8:	4614      	mov	r4, r2
 80002fa:	4603      	mov	r3, r0
 80002fc:	e7c2      	b.n	8000284 <memset+0x20>
 80002fe:	bf00      	nop

08000300 <atan2>:
 8000300:	f000 b802 	b.w	8000308 <__ieee754_atan2>
 8000304:	0000      	movs	r0, r0
	...

08000308 <__ieee754_atan2>:
 8000308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800030c:	4254      	negs	r4, r2
 800030e:	4314      	orrs	r4, r2
 8000310:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8000314:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 80004d8 <__ieee754_atan2+0x1d0>
 8000318:	ea49 74d4 	orr.w	r4, r9, r4, lsr #31
 800031c:	4574      	cmp	r4, lr
 800031e:	4606      	mov	r6, r0
 8000320:	460d      	mov	r5, r1
 8000322:	d840      	bhi.n	80003a6 <__ieee754_atan2+0x9e>
 8000324:	4244      	negs	r4, r0
 8000326:	4304      	orrs	r4, r0
 8000328:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
 800032c:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
 8000330:	4574      	cmp	r4, lr
 8000332:	468a      	mov	sl, r1
 8000334:	d837      	bhi.n	80003a6 <__ieee754_atan2+0x9e>
 8000336:	f103 4440 	add.w	r4, r3, #3221225472	; 0xc0000000
 800033a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800033e:	4314      	orrs	r4, r2
 8000340:	d04a      	beq.n	80003d8 <__ieee754_atan2+0xd0>
 8000342:	179c      	asrs	r4, r3, #30
 8000344:	f004 0402 	and.w	r4, r4, #2
 8000348:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800034c:	ea50 010b 	orrs.w	r1, r0, fp
 8000350:	d031      	beq.n	80003b6 <__ieee754_atan2+0xae>
 8000352:	ea52 0109 	orrs.w	r1, r2, r9
 8000356:	d037      	beq.n	80003c8 <__ieee754_atan2+0xc0>
 8000358:	45f1      	cmp	r9, lr
 800035a:	d052      	beq.n	8000402 <__ieee754_atan2+0xfa>
 800035c:	45f3      	cmp	fp, lr
 800035e:	d033      	beq.n	80003c8 <__ieee754_atan2+0xc0>
 8000360:	ebab 0909 	sub.w	r9, fp, r9
 8000364:	ea4f 5929 	mov.w	r9, r9, asr #20
 8000368:	f1b9 0f3c 	cmp.w	r9, #60	; 0x3c
 800036c:	dc3b      	bgt.n	80003e6 <__ieee754_atan2+0xde>
 800036e:	2b00      	cmp	r3, #0
 8000370:	db66      	blt.n	8000440 <__ieee754_atan2+0x138>
 8000372:	4630      	mov	r0, r6
 8000374:	4629      	mov	r1, r5
 8000376:	f000 fd39 	bl	8000dec <__aeabi_ddiv>
 800037a:	f000 fa51 	bl	8000820 <fabs>
 800037e:	f000 f8af 	bl	80004e0 <atan>
 8000382:	2c01      	cmp	r4, #1
 8000384:	d058      	beq.n	8000438 <__ieee754_atan2+0x130>
 8000386:	2c02      	cmp	r4, #2
 8000388:	d048      	beq.n	800041c <__ieee754_atan2+0x114>
 800038a:	2c00      	cmp	r4, #0
 800038c:	d05e      	beq.n	800044c <__ieee754_atan2+0x144>
 800038e:	a340      	add	r3, pc, #256	; (adr r3, 8000490 <__ieee754_atan2+0x188>)
 8000390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000394:	f000 fa4c 	bl	8000830 <__aeabi_dsub>
 8000398:	a33f      	add	r3, pc, #252	; (adr r3, 8000498 <__ieee754_atan2+0x190>)
 800039a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800039e:	f000 fa47 	bl	8000830 <__aeabi_dsub>
 80003a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003a6:	4610      	mov	r0, r2
 80003a8:	4619      	mov	r1, r3
 80003aa:	4632      	mov	r2, r6
 80003ac:	462b      	mov	r3, r5
 80003ae:	f000 fa41 	bl	8000834 <__adddf3>
 80003b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003b6:	2c02      	cmp	r4, #2
 80003b8:	d019      	beq.n	80003ee <__ieee754_atan2+0xe6>
 80003ba:	2c03      	cmp	r4, #3
 80003bc:	d110      	bne.n	80003e0 <__ieee754_atan2+0xd8>
 80003be:	a138      	add	r1, pc, #224	; (adr r1, 80004a0 <__ieee754_atan2+0x198>)
 80003c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80003c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003c8:	f1ba 0f00 	cmp.w	sl, #0
 80003cc:	db14      	blt.n	80003f8 <__ieee754_atan2+0xf0>
 80003ce:	a136      	add	r1, pc, #216	; (adr r1, 80004a8 <__ieee754_atan2+0x1a0>)
 80003d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80003d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003d8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003dc:	f000 b880 	b.w	80004e0 <atan>
 80003e0:	4629      	mov	r1, r5
 80003e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003e6:	a130      	add	r1, pc, #192	; (adr r1, 80004a8 <__ieee754_atan2+0x1a0>)
 80003e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80003ec:	e7c9      	b.n	8000382 <__ieee754_atan2+0x7a>
 80003ee:	a12a      	add	r1, pc, #168	; (adr r1, 8000498 <__ieee754_atan2+0x190>)
 80003f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80003f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003f8:	a12d      	add	r1, pc, #180	; (adr r1, 80004b0 <__ieee754_atan2+0x1a8>)
 80003fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80003fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000402:	45cb      	cmp	fp, r9
 8000404:	d024      	beq.n	8000450 <__ieee754_atan2+0x148>
 8000406:	2c02      	cmp	r4, #2
 8000408:	d0f1      	beq.n	80003ee <__ieee754_atan2+0xe6>
 800040a:	2c03      	cmp	r4, #3
 800040c:	d0d7      	beq.n	80003be <__ieee754_atan2+0xb6>
 800040e:	2c01      	cmp	r4, #1
 8000410:	f04f 0000 	mov.w	r0, #0
 8000414:	d027      	beq.n	8000466 <__ieee754_atan2+0x15e>
 8000416:	2100      	movs	r1, #0
 8000418:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800041c:	a31c      	add	r3, pc, #112	; (adr r3, 8000490 <__ieee754_atan2+0x188>)
 800041e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000422:	f000 fa05 	bl	8000830 <__aeabi_dsub>
 8000426:	4602      	mov	r2, r0
 8000428:	460b      	mov	r3, r1
 800042a:	a11b      	add	r1, pc, #108	; (adr r1, 8000498 <__ieee754_atan2+0x190>)
 800042c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000430:	f000 f9fe 	bl	8000830 <__aeabi_dsub>
 8000434:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000438:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800043c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000440:	f119 0f3c 	cmn.w	r9, #60	; 0x3c
 8000444:	da95      	bge.n	8000372 <__ieee754_atan2+0x6a>
 8000446:	2000      	movs	r0, #0
 8000448:	2100      	movs	r1, #0
 800044a:	e79a      	b.n	8000382 <__ieee754_atan2+0x7a>
 800044c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000450:	2c02      	cmp	r4, #2
 8000452:	d016      	beq.n	8000482 <__ieee754_atan2+0x17a>
 8000454:	2c03      	cmp	r4, #3
 8000456:	d00f      	beq.n	8000478 <__ieee754_atan2+0x170>
 8000458:	2c01      	cmp	r4, #1
 800045a:	d008      	beq.n	800046e <__ieee754_atan2+0x166>
 800045c:	a116      	add	r1, pc, #88	; (adr r1, 80004b8 <__ieee754_atan2+0x1b0>)
 800045e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000462:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000466:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800046a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800046e:	a114      	add	r1, pc, #80	; (adr r1, 80004c0 <__ieee754_atan2+0x1b8>)
 8000470:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000474:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000478:	a113      	add	r1, pc, #76	; (adr r1, 80004c8 <__ieee754_atan2+0x1c0>)
 800047a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800047e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000482:	a113      	add	r1, pc, #76	; (adr r1, 80004d0 <__ieee754_atan2+0x1c8>)
 8000484:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000488:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800048c:	f3af 8000 	nop.w
 8000490:	33145c07 	.word	0x33145c07
 8000494:	3ca1a626 	.word	0x3ca1a626
 8000498:	54442d18 	.word	0x54442d18
 800049c:	400921fb 	.word	0x400921fb
 80004a0:	54442d18 	.word	0x54442d18
 80004a4:	c00921fb 	.word	0xc00921fb
 80004a8:	54442d18 	.word	0x54442d18
 80004ac:	3ff921fb 	.word	0x3ff921fb
 80004b0:	54442d18 	.word	0x54442d18
 80004b4:	bff921fb 	.word	0xbff921fb
 80004b8:	54442d18 	.word	0x54442d18
 80004bc:	3fe921fb 	.word	0x3fe921fb
 80004c0:	54442d18 	.word	0x54442d18
 80004c4:	bfe921fb 	.word	0xbfe921fb
 80004c8:	7f3321d2 	.word	0x7f3321d2
 80004cc:	c002d97c 	.word	0xc002d97c
 80004d0:	7f3321d2 	.word	0x7f3321d2
 80004d4:	4002d97c 	.word	0x4002d97c
 80004d8:	7ff00000 	.word	0x7ff00000
 80004dc:	00000000 	.word	0x00000000

080004e0 <atan>:
 80004e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004e4:	4bc2      	ldr	r3, [pc, #776]	; (80007f0 <atan+0x310>)
 80004e6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80004ea:	429e      	cmp	r6, r3
 80004ec:	460d      	mov	r5, r1
 80004ee:	468a      	mov	sl, r1
 80004f0:	4604      	mov	r4, r0
 80004f2:	dd10      	ble.n	8000516 <atan+0x36>
 80004f4:	4bbf      	ldr	r3, [pc, #764]	; (80007f4 <atan+0x314>)
 80004f6:	429e      	cmp	r6, r3
 80004f8:	f300 80b2 	bgt.w	8000660 <atan+0x180>
 80004fc:	f000 80ad 	beq.w	800065a <atan+0x17a>
 8000500:	4bbd      	ldr	r3, [pc, #756]	; (80007f8 <atan+0x318>)
 8000502:	49be      	ldr	r1, [pc, #760]	; (80007fc <atan+0x31c>)
 8000504:	4cbe      	ldr	r4, [pc, #760]	; (8000800 <atan+0x320>)
 8000506:	f1ba 0f00 	cmp.w	sl, #0
 800050a:	bfd8      	it	le
 800050c:	460b      	movle	r3, r1
 800050e:	4620      	mov	r0, r4
 8000510:	4619      	mov	r1, r3
 8000512:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000516:	4bbb      	ldr	r3, [pc, #748]	; (8000804 <atan+0x324>)
 8000518:	429e      	cmp	r6, r3
 800051a:	f300 80be 	bgt.w	800069a <atan+0x1ba>
 800051e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8000522:	429e      	cmp	r6, r3
 8000524:	f340 80a8 	ble.w	8000678 <atan+0x198>
 8000528:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800052c:	4622      	mov	r2, r4
 800052e:	462b      	mov	r3, r5
 8000530:	4620      	mov	r0, r4
 8000532:	4629      	mov	r1, r5
 8000534:	f000 fb30 	bl	8000b98 <__aeabi_dmul>
 8000538:	4602      	mov	r2, r0
 800053a:	460b      	mov	r3, r1
 800053c:	4680      	mov	r8, r0
 800053e:	4689      	mov	r9, r1
 8000540:	f000 fb2a 	bl	8000b98 <__aeabi_dmul>
 8000544:	a392      	add	r3, pc, #584	; (adr r3, 8000790 <atan+0x2b0>)
 8000546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800054a:	4606      	mov	r6, r0
 800054c:	460f      	mov	r7, r1
 800054e:	f000 fb23 	bl	8000b98 <__aeabi_dmul>
 8000552:	a391      	add	r3, pc, #580	; (adr r3, 8000798 <atan+0x2b8>)
 8000554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000558:	f000 f96c 	bl	8000834 <__adddf3>
 800055c:	4632      	mov	r2, r6
 800055e:	463b      	mov	r3, r7
 8000560:	f000 fb1a 	bl	8000b98 <__aeabi_dmul>
 8000564:	a38e      	add	r3, pc, #568	; (adr r3, 80007a0 <atan+0x2c0>)
 8000566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800056a:	f000 f963 	bl	8000834 <__adddf3>
 800056e:	4632      	mov	r2, r6
 8000570:	463b      	mov	r3, r7
 8000572:	f000 fb11 	bl	8000b98 <__aeabi_dmul>
 8000576:	a38c      	add	r3, pc, #560	; (adr r3, 80007a8 <atan+0x2c8>)
 8000578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800057c:	f000 f95a 	bl	8000834 <__adddf3>
 8000580:	4632      	mov	r2, r6
 8000582:	463b      	mov	r3, r7
 8000584:	f000 fb08 	bl	8000b98 <__aeabi_dmul>
 8000588:	a389      	add	r3, pc, #548	; (adr r3, 80007b0 <atan+0x2d0>)
 800058a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800058e:	f000 f951 	bl	8000834 <__adddf3>
 8000592:	4632      	mov	r2, r6
 8000594:	463b      	mov	r3, r7
 8000596:	f000 faff 	bl	8000b98 <__aeabi_dmul>
 800059a:	a387      	add	r3, pc, #540	; (adr r3, 80007b8 <atan+0x2d8>)
 800059c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005a0:	f000 f948 	bl	8000834 <__adddf3>
 80005a4:	4642      	mov	r2, r8
 80005a6:	464b      	mov	r3, r9
 80005a8:	f000 faf6 	bl	8000b98 <__aeabi_dmul>
 80005ac:	a384      	add	r3, pc, #528	; (adr r3, 80007c0 <atan+0x2e0>)
 80005ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005b2:	4680      	mov	r8, r0
 80005b4:	4689      	mov	r9, r1
 80005b6:	4630      	mov	r0, r6
 80005b8:	4639      	mov	r1, r7
 80005ba:	f000 faed 	bl	8000b98 <__aeabi_dmul>
 80005be:	a382      	add	r3, pc, #520	; (adr r3, 80007c8 <atan+0x2e8>)
 80005c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005c4:	f000 f934 	bl	8000830 <__aeabi_dsub>
 80005c8:	4632      	mov	r2, r6
 80005ca:	463b      	mov	r3, r7
 80005cc:	f000 fae4 	bl	8000b98 <__aeabi_dmul>
 80005d0:	a37f      	add	r3, pc, #508	; (adr r3, 80007d0 <atan+0x2f0>)
 80005d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005d6:	f000 f92b 	bl	8000830 <__aeabi_dsub>
 80005da:	4632      	mov	r2, r6
 80005dc:	463b      	mov	r3, r7
 80005de:	f000 fadb 	bl	8000b98 <__aeabi_dmul>
 80005e2:	a37d      	add	r3, pc, #500	; (adr r3, 80007d8 <atan+0x2f8>)
 80005e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005e8:	f000 f922 	bl	8000830 <__aeabi_dsub>
 80005ec:	4632      	mov	r2, r6
 80005ee:	463b      	mov	r3, r7
 80005f0:	f000 fad2 	bl	8000b98 <__aeabi_dmul>
 80005f4:	a37a      	add	r3, pc, #488	; (adr r3, 80007e0 <atan+0x300>)
 80005f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005fa:	f000 f919 	bl	8000830 <__aeabi_dsub>
 80005fe:	4632      	mov	r2, r6
 8000600:	463b      	mov	r3, r7
 8000602:	f000 fac9 	bl	8000b98 <__aeabi_dmul>
 8000606:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800060a:	4602      	mov	r2, r0
 800060c:	460b      	mov	r3, r1
 800060e:	d06b      	beq.n	80006e8 <atan+0x208>
 8000610:	4e7d      	ldr	r6, [pc, #500]	; (8000808 <atan+0x328>)
 8000612:	4640      	mov	r0, r8
 8000614:	4649      	mov	r1, r9
 8000616:	f000 f90d 	bl	8000834 <__adddf3>
 800061a:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800061e:	4622      	mov	r2, r4
 8000620:	462b      	mov	r3, r5
 8000622:	f000 fab9 	bl	8000b98 <__aeabi_dmul>
 8000626:	e9db 2308 	ldrd	r2, r3, [fp, #32]
 800062a:	f000 f901 	bl	8000830 <__aeabi_dsub>
 800062e:	4622      	mov	r2, r4
 8000630:	462b      	mov	r3, r5
 8000632:	f000 f8fd 	bl	8000830 <__aeabi_dsub>
 8000636:	460b      	mov	r3, r1
 8000638:	4602      	mov	r2, r0
 800063a:	e9db 0100 	ldrd	r0, r1, [fp]
 800063e:	f000 f8f7 	bl	8000830 <__aeabi_dsub>
 8000642:	f1ba 0f00 	cmp.w	sl, #0
 8000646:	4604      	mov	r4, r0
 8000648:	460b      	mov	r3, r1
 800064a:	f6bf af60 	bge.w	800050e <atan+0x2e>
 800064e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8000652:	4620      	mov	r0, r4
 8000654:	4619      	mov	r1, r3
 8000656:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800065a:	2800      	cmp	r0, #0
 800065c:	f43f af50 	beq.w	8000500 <atan+0x20>
 8000660:	4622      	mov	r2, r4
 8000662:	462b      	mov	r3, r5
 8000664:	4620      	mov	r0, r4
 8000666:	4629      	mov	r1, r5
 8000668:	f000 f8e4 	bl	8000834 <__adddf3>
 800066c:	4604      	mov	r4, r0
 800066e:	460b      	mov	r3, r1
 8000670:	4620      	mov	r0, r4
 8000672:	4619      	mov	r1, r3
 8000674:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000678:	a35b      	add	r3, pc, #364	; (adr r3, 80007e8 <atan+0x308>)
 800067a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800067e:	f000 f8d9 	bl	8000834 <__adddf3>
 8000682:	2200      	movs	r2, #0
 8000684:	4b61      	ldr	r3, [pc, #388]	; (800080c <atan+0x32c>)
 8000686:	f000 fd17 	bl	80010b8 <__aeabi_dcmpgt>
 800068a:	2800      	cmp	r0, #0
 800068c:	f43f af4c 	beq.w	8000528 <atan+0x48>
 8000690:	462b      	mov	r3, r5
 8000692:	4620      	mov	r0, r4
 8000694:	4619      	mov	r1, r3
 8000696:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800069a:	f000 f8c1 	bl	8000820 <fabs>
 800069e:	4b5c      	ldr	r3, [pc, #368]	; (8000810 <atan+0x330>)
 80006a0:	4604      	mov	r4, r0
 80006a2:	429e      	cmp	r6, r3
 80006a4:	460d      	mov	r5, r1
 80006a6:	dc30      	bgt.n	800070a <atan+0x22a>
 80006a8:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80006ac:	429e      	cmp	r6, r3
 80006ae:	dc55      	bgt.n	800075c <atan+0x27c>
 80006b0:	4602      	mov	r2, r0
 80006b2:	460b      	mov	r3, r1
 80006b4:	f000 f8be 	bl	8000834 <__adddf3>
 80006b8:	2200      	movs	r2, #0
 80006ba:	4b54      	ldr	r3, [pc, #336]	; (800080c <atan+0x32c>)
 80006bc:	f000 f8b8 	bl	8000830 <__aeabi_dsub>
 80006c0:	2200      	movs	r2, #0
 80006c2:	4606      	mov	r6, r0
 80006c4:	460f      	mov	r7, r1
 80006c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006ca:	4620      	mov	r0, r4
 80006cc:	4629      	mov	r1, r5
 80006ce:	f000 f8b1 	bl	8000834 <__adddf3>
 80006d2:	4602      	mov	r2, r0
 80006d4:	460b      	mov	r3, r1
 80006d6:	4630      	mov	r0, r6
 80006d8:	4639      	mov	r1, r7
 80006da:	f000 fb87 	bl	8000dec <__aeabi_ddiv>
 80006de:	f04f 0b00 	mov.w	fp, #0
 80006e2:	4604      	mov	r4, r0
 80006e4:	460d      	mov	r5, r1
 80006e6:	e721      	b.n	800052c <atan+0x4c>
 80006e8:	4640      	mov	r0, r8
 80006ea:	4649      	mov	r1, r9
 80006ec:	f000 f8a2 	bl	8000834 <__adddf3>
 80006f0:	4622      	mov	r2, r4
 80006f2:	462b      	mov	r3, r5
 80006f4:	f000 fa50 	bl	8000b98 <__aeabi_dmul>
 80006f8:	460b      	mov	r3, r1
 80006fa:	4602      	mov	r2, r0
 80006fc:	4629      	mov	r1, r5
 80006fe:	4620      	mov	r0, r4
 8000700:	f000 f896 	bl	8000830 <__aeabi_dsub>
 8000704:	4604      	mov	r4, r0
 8000706:	460b      	mov	r3, r1
 8000708:	e701      	b.n	800050e <atan+0x2e>
 800070a:	4b42      	ldr	r3, [pc, #264]	; (8000814 <atan+0x334>)
 800070c:	429e      	cmp	r6, r3
 800070e:	dc1a      	bgt.n	8000746 <atan+0x266>
 8000710:	2200      	movs	r2, #0
 8000712:	4b41      	ldr	r3, [pc, #260]	; (8000818 <atan+0x338>)
 8000714:	f000 f88c 	bl	8000830 <__aeabi_dsub>
 8000718:	2200      	movs	r2, #0
 800071a:	4606      	mov	r6, r0
 800071c:	460f      	mov	r7, r1
 800071e:	4b3e      	ldr	r3, [pc, #248]	; (8000818 <atan+0x338>)
 8000720:	4620      	mov	r0, r4
 8000722:	4629      	mov	r1, r5
 8000724:	f000 fa38 	bl	8000b98 <__aeabi_dmul>
 8000728:	2200      	movs	r2, #0
 800072a:	4b38      	ldr	r3, [pc, #224]	; (800080c <atan+0x32c>)
 800072c:	f000 f882 	bl	8000834 <__adddf3>
 8000730:	4602      	mov	r2, r0
 8000732:	460b      	mov	r3, r1
 8000734:	4630      	mov	r0, r6
 8000736:	4639      	mov	r1, r7
 8000738:	f000 fb58 	bl	8000dec <__aeabi_ddiv>
 800073c:	f04f 0b02 	mov.w	fp, #2
 8000740:	4604      	mov	r4, r0
 8000742:	460d      	mov	r5, r1
 8000744:	e6f2      	b.n	800052c <atan+0x4c>
 8000746:	4602      	mov	r2, r0
 8000748:	460b      	mov	r3, r1
 800074a:	2000      	movs	r0, #0
 800074c:	4933      	ldr	r1, [pc, #204]	; (800081c <atan+0x33c>)
 800074e:	f000 fb4d 	bl	8000dec <__aeabi_ddiv>
 8000752:	f04f 0b03 	mov.w	fp, #3
 8000756:	4604      	mov	r4, r0
 8000758:	460d      	mov	r5, r1
 800075a:	e6e7      	b.n	800052c <atan+0x4c>
 800075c:	2200      	movs	r2, #0
 800075e:	4b2b      	ldr	r3, [pc, #172]	; (800080c <atan+0x32c>)
 8000760:	f000 f866 	bl	8000830 <__aeabi_dsub>
 8000764:	2200      	movs	r2, #0
 8000766:	4606      	mov	r6, r0
 8000768:	460f      	mov	r7, r1
 800076a:	4b28      	ldr	r3, [pc, #160]	; (800080c <atan+0x32c>)
 800076c:	4620      	mov	r0, r4
 800076e:	4629      	mov	r1, r5
 8000770:	f000 f860 	bl	8000834 <__adddf3>
 8000774:	4602      	mov	r2, r0
 8000776:	460b      	mov	r3, r1
 8000778:	4630      	mov	r0, r6
 800077a:	4639      	mov	r1, r7
 800077c:	f000 fb36 	bl	8000dec <__aeabi_ddiv>
 8000780:	f04f 0b01 	mov.w	fp, #1
 8000784:	4604      	mov	r4, r0
 8000786:	460d      	mov	r5, r1
 8000788:	e6d0      	b.n	800052c <atan+0x4c>
 800078a:	bf00      	nop
 800078c:	f3af 8000 	nop.w
 8000790:	e322da11 	.word	0xe322da11
 8000794:	3f90ad3a 	.word	0x3f90ad3a
 8000798:	24760deb 	.word	0x24760deb
 800079c:	3fa97b4b 	.word	0x3fa97b4b
 80007a0:	a0d03d51 	.word	0xa0d03d51
 80007a4:	3fb10d66 	.word	0x3fb10d66
 80007a8:	c54c206e 	.word	0xc54c206e
 80007ac:	3fb745cd 	.word	0x3fb745cd
 80007b0:	920083ff 	.word	0x920083ff
 80007b4:	3fc24924 	.word	0x3fc24924
 80007b8:	5555550d 	.word	0x5555550d
 80007bc:	3fd55555 	.word	0x3fd55555
 80007c0:	2c6a6c2f 	.word	0x2c6a6c2f
 80007c4:	bfa2b444 	.word	0xbfa2b444
 80007c8:	52defd9a 	.word	0x52defd9a
 80007cc:	3fadde2d 	.word	0x3fadde2d
 80007d0:	af749a6d 	.word	0xaf749a6d
 80007d4:	3fb3b0f2 	.word	0x3fb3b0f2
 80007d8:	fe231671 	.word	0xfe231671
 80007dc:	3fbc71c6 	.word	0x3fbc71c6
 80007e0:	9998ebc4 	.word	0x9998ebc4
 80007e4:	3fc99999 	.word	0x3fc99999
 80007e8:	8800759c 	.word	0x8800759c
 80007ec:	7e37e43c 	.word	0x7e37e43c
 80007f0:	440fffff 	.word	0x440fffff
 80007f4:	7ff00000 	.word	0x7ff00000
 80007f8:	3ff921fb 	.word	0x3ff921fb
 80007fc:	bff921fb 	.word	0xbff921fb
 8000800:	54442d18 	.word	0x54442d18
 8000804:	3fdbffff 	.word	0x3fdbffff
 8000808:	0800c0c0 	.word	0x0800c0c0
 800080c:	3ff00000 	.word	0x3ff00000
 8000810:	3ff2ffff 	.word	0x3ff2ffff
 8000814:	40037fff 	.word	0x40037fff
 8000818:	3ff80000 	.word	0x3ff80000
 800081c:	bff00000 	.word	0xbff00000

08000820 <fabs>:
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop

08000828 <__aeabi_drsub>:
 8000828:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800082c:	e002      	b.n	8000834 <__adddf3>
 800082e:	bf00      	nop

08000830 <__aeabi_dsub>:
 8000830:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000834 <__adddf3>:
 8000834:	b530      	push	{r4, r5, lr}
 8000836:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800083a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800083e:	ea94 0f05 	teq	r4, r5
 8000842:	bf08      	it	eq
 8000844:	ea90 0f02 	teqeq	r0, r2
 8000848:	bf1f      	itttt	ne
 800084a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800084e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000852:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000856:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800085a:	f000 80e2 	beq.w	8000a22 <__adddf3+0x1ee>
 800085e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000862:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000866:	bfb8      	it	lt
 8000868:	426d      	neglt	r5, r5
 800086a:	dd0c      	ble.n	8000886 <__adddf3+0x52>
 800086c:	442c      	add	r4, r5
 800086e:	ea80 0202 	eor.w	r2, r0, r2
 8000872:	ea81 0303 	eor.w	r3, r1, r3
 8000876:	ea82 0000 	eor.w	r0, r2, r0
 800087a:	ea83 0101 	eor.w	r1, r3, r1
 800087e:	ea80 0202 	eor.w	r2, r0, r2
 8000882:	ea81 0303 	eor.w	r3, r1, r3
 8000886:	2d36      	cmp	r5, #54	; 0x36
 8000888:	bf88      	it	hi
 800088a:	bd30      	pophi	{r4, r5, pc}
 800088c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000898:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800089c:	d002      	beq.n	80008a4 <__adddf3+0x70>
 800089e:	4240      	negs	r0, r0
 80008a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80008b0:	d002      	beq.n	80008b8 <__adddf3+0x84>
 80008b2:	4252      	negs	r2, r2
 80008b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008b8:	ea94 0f05 	teq	r4, r5
 80008bc:	f000 80a7 	beq.w	8000a0e <__adddf3+0x1da>
 80008c0:	f1a4 0401 	sub.w	r4, r4, #1
 80008c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80008c8:	db0d      	blt.n	80008e6 <__adddf3+0xb2>
 80008ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80008ce:	fa22 f205 	lsr.w	r2, r2, r5
 80008d2:	1880      	adds	r0, r0, r2
 80008d4:	f141 0100 	adc.w	r1, r1, #0
 80008d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80008dc:	1880      	adds	r0, r0, r2
 80008de:	fa43 f305 	asr.w	r3, r3, r5
 80008e2:	4159      	adcs	r1, r3
 80008e4:	e00e      	b.n	8000904 <__adddf3+0xd0>
 80008e6:	f1a5 0520 	sub.w	r5, r5, #32
 80008ea:	f10e 0e20 	add.w	lr, lr, #32
 80008ee:	2a01      	cmp	r2, #1
 80008f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80008f4:	bf28      	it	cs
 80008f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80008fa:	fa43 f305 	asr.w	r3, r3, r5
 80008fe:	18c0      	adds	r0, r0, r3
 8000900:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000904:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000908:	d507      	bpl.n	800091a <__adddf3+0xe6>
 800090a:	f04f 0e00 	mov.w	lr, #0
 800090e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000912:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000916:	eb6e 0101 	sbc.w	r1, lr, r1
 800091a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800091e:	d31b      	bcc.n	8000958 <__adddf3+0x124>
 8000920:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000924:	d30c      	bcc.n	8000940 <__adddf3+0x10c>
 8000926:	0849      	lsrs	r1, r1, #1
 8000928:	ea5f 0030 	movs.w	r0, r0, rrx
 800092c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000930:	f104 0401 	add.w	r4, r4, #1
 8000934:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000938:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800093c:	f080 809a 	bcs.w	8000a74 <__adddf3+0x240>
 8000940:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000944:	bf08      	it	eq
 8000946:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094a:	f150 0000 	adcs.w	r0, r0, #0
 800094e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000952:	ea41 0105 	orr.w	r1, r1, r5
 8000956:	bd30      	pop	{r4, r5, pc}
 8000958:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800095c:	4140      	adcs	r0, r0
 800095e:	eb41 0101 	adc.w	r1, r1, r1
 8000962:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000966:	f1a4 0401 	sub.w	r4, r4, #1
 800096a:	d1e9      	bne.n	8000940 <__adddf3+0x10c>
 800096c:	f091 0f00 	teq	r1, #0
 8000970:	bf04      	itt	eq
 8000972:	4601      	moveq	r1, r0
 8000974:	2000      	moveq	r0, #0
 8000976:	fab1 f381 	clz	r3, r1
 800097a:	bf08      	it	eq
 800097c:	3320      	addeq	r3, #32
 800097e:	f1a3 030b 	sub.w	r3, r3, #11
 8000982:	f1b3 0220 	subs.w	r2, r3, #32
 8000986:	da0c      	bge.n	80009a2 <__adddf3+0x16e>
 8000988:	320c      	adds	r2, #12
 800098a:	dd08      	ble.n	800099e <__adddf3+0x16a>
 800098c:	f102 0c14 	add.w	ip, r2, #20
 8000990:	f1c2 020c 	rsb	r2, r2, #12
 8000994:	fa01 f00c 	lsl.w	r0, r1, ip
 8000998:	fa21 f102 	lsr.w	r1, r1, r2
 800099c:	e00c      	b.n	80009b8 <__adddf3+0x184>
 800099e:	f102 0214 	add.w	r2, r2, #20
 80009a2:	bfd8      	it	le
 80009a4:	f1c2 0c20 	rsble	ip, r2, #32
 80009a8:	fa01 f102 	lsl.w	r1, r1, r2
 80009ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80009b0:	bfdc      	itt	le
 80009b2:	ea41 010c 	orrle.w	r1, r1, ip
 80009b6:	4090      	lslle	r0, r2
 80009b8:	1ae4      	subs	r4, r4, r3
 80009ba:	bfa2      	ittt	ge
 80009bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80009c0:	4329      	orrge	r1, r5
 80009c2:	bd30      	popge	{r4, r5, pc}
 80009c4:	ea6f 0404 	mvn.w	r4, r4
 80009c8:	3c1f      	subs	r4, #31
 80009ca:	da1c      	bge.n	8000a06 <__adddf3+0x1d2>
 80009cc:	340c      	adds	r4, #12
 80009ce:	dc0e      	bgt.n	80009ee <__adddf3+0x1ba>
 80009d0:	f104 0414 	add.w	r4, r4, #20
 80009d4:	f1c4 0220 	rsb	r2, r4, #32
 80009d8:	fa20 f004 	lsr.w	r0, r0, r4
 80009dc:	fa01 f302 	lsl.w	r3, r1, r2
 80009e0:	ea40 0003 	orr.w	r0, r0, r3
 80009e4:	fa21 f304 	lsr.w	r3, r1, r4
 80009e8:	ea45 0103 	orr.w	r1, r5, r3
 80009ec:	bd30      	pop	{r4, r5, pc}
 80009ee:	f1c4 040c 	rsb	r4, r4, #12
 80009f2:	f1c4 0220 	rsb	r2, r4, #32
 80009f6:	fa20 f002 	lsr.w	r0, r0, r2
 80009fa:	fa01 f304 	lsl.w	r3, r1, r4
 80009fe:	ea40 0003 	orr.w	r0, r0, r3
 8000a02:	4629      	mov	r1, r5
 8000a04:	bd30      	pop	{r4, r5, pc}
 8000a06:	fa21 f004 	lsr.w	r0, r1, r4
 8000a0a:	4629      	mov	r1, r5
 8000a0c:	bd30      	pop	{r4, r5, pc}
 8000a0e:	f094 0f00 	teq	r4, #0
 8000a12:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000a16:	bf06      	itte	eq
 8000a18:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000a1c:	3401      	addeq	r4, #1
 8000a1e:	3d01      	subne	r5, #1
 8000a20:	e74e      	b.n	80008c0 <__adddf3+0x8c>
 8000a22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a26:	bf18      	it	ne
 8000a28:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000a2c:	d029      	beq.n	8000a82 <__adddf3+0x24e>
 8000a2e:	ea94 0f05 	teq	r4, r5
 8000a32:	bf08      	it	eq
 8000a34:	ea90 0f02 	teqeq	r0, r2
 8000a38:	d005      	beq.n	8000a46 <__adddf3+0x212>
 8000a3a:	ea54 0c00 	orrs.w	ip, r4, r0
 8000a3e:	bf04      	itt	eq
 8000a40:	4619      	moveq	r1, r3
 8000a42:	4610      	moveq	r0, r2
 8000a44:	bd30      	pop	{r4, r5, pc}
 8000a46:	ea91 0f03 	teq	r1, r3
 8000a4a:	bf1e      	ittt	ne
 8000a4c:	2100      	movne	r1, #0
 8000a4e:	2000      	movne	r0, #0
 8000a50:	bd30      	popne	{r4, r5, pc}
 8000a52:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000a56:	d105      	bne.n	8000a64 <__adddf3+0x230>
 8000a58:	0040      	lsls	r0, r0, #1
 8000a5a:	4149      	adcs	r1, r1
 8000a5c:	bf28      	it	cs
 8000a5e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000a62:	bd30      	pop	{r4, r5, pc}
 8000a64:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000a68:	bf3c      	itt	cc
 8000a6a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000a6e:	bd30      	popcc	{r4, r5, pc}
 8000a70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000a74:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000a78:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	bd30      	pop	{r4, r5, pc}
 8000a82:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a86:	bf1a      	itte	ne
 8000a88:	4619      	movne	r1, r3
 8000a8a:	4610      	movne	r0, r2
 8000a8c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000a90:	bf1c      	itt	ne
 8000a92:	460b      	movne	r3, r1
 8000a94:	4602      	movne	r2, r0
 8000a96:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a9a:	bf06      	itte	eq
 8000a9c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000aa0:	ea91 0f03 	teqeq	r1, r3
 8000aa4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000aa8:	bd30      	pop	{r4, r5, pc}
 8000aaa:	bf00      	nop

08000aac <__aeabi_ui2d>:
 8000aac:	f090 0f00 	teq	r0, #0
 8000ab0:	bf04      	itt	eq
 8000ab2:	2100      	moveq	r1, #0
 8000ab4:	4770      	bxeq	lr
 8000ab6:	b530      	push	{r4, r5, lr}
 8000ab8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000abc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000ac0:	f04f 0500 	mov.w	r5, #0
 8000ac4:	f04f 0100 	mov.w	r1, #0
 8000ac8:	e750      	b.n	800096c <__adddf3+0x138>
 8000aca:	bf00      	nop

08000acc <__aeabi_i2d>:
 8000acc:	f090 0f00 	teq	r0, #0
 8000ad0:	bf04      	itt	eq
 8000ad2:	2100      	moveq	r1, #0
 8000ad4:	4770      	bxeq	lr
 8000ad6:	b530      	push	{r4, r5, lr}
 8000ad8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000adc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000ae0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000ae4:	bf48      	it	mi
 8000ae6:	4240      	negmi	r0, r0
 8000ae8:	f04f 0100 	mov.w	r1, #0
 8000aec:	e73e      	b.n	800096c <__adddf3+0x138>
 8000aee:	bf00      	nop

08000af0 <__aeabi_f2d>:
 8000af0:	0042      	lsls	r2, r0, #1
 8000af2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000af6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000afa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000afe:	bf1f      	itttt	ne
 8000b00:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000b04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000b08:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000b0c:	4770      	bxne	lr
 8000b0e:	f092 0f00 	teq	r2, #0
 8000b12:	bf14      	ite	ne
 8000b14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000b18:	4770      	bxeq	lr
 8000b1a:	b530      	push	{r4, r5, lr}
 8000b1c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000b20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000b24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b28:	e720      	b.n	800096c <__adddf3+0x138>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_ul2d>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	b530      	push	{r4, r5, lr}
 8000b36:	f04f 0500 	mov.w	r5, #0
 8000b3a:	e00a      	b.n	8000b52 <__aeabi_l2d+0x16>

08000b3c <__aeabi_l2d>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	b530      	push	{r4, r5, lr}
 8000b46:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000b4a:	d502      	bpl.n	8000b52 <__aeabi_l2d+0x16>
 8000b4c:	4240      	negs	r0, r0
 8000b4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b52:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000b56:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000b5a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000b5e:	f43f aedc 	beq.w	800091a <__adddf3+0xe6>
 8000b62:	f04f 0203 	mov.w	r2, #3
 8000b66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b6a:	bf18      	it	ne
 8000b6c:	3203      	addne	r2, #3
 8000b6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b72:	bf18      	it	ne
 8000b74:	3203      	addne	r2, #3
 8000b76:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000b7a:	f1c2 0320 	rsb	r3, r2, #32
 8000b7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b82:	fa20 f002 	lsr.w	r0, r0, r2
 8000b86:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b8a:	ea40 000e 	orr.w	r0, r0, lr
 8000b8e:	fa21 f102 	lsr.w	r1, r1, r2
 8000b92:	4414      	add	r4, r2
 8000b94:	e6c1      	b.n	800091a <__adddf3+0xe6>
 8000b96:	bf00      	nop

08000b98 <__aeabi_dmul>:
 8000b98:	b570      	push	{r4, r5, r6, lr}
 8000b9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000ba2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000ba6:	bf1d      	ittte	ne
 8000ba8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000bac:	ea94 0f0c 	teqne	r4, ip
 8000bb0:	ea95 0f0c 	teqne	r5, ip
 8000bb4:	f000 f8de 	bleq	8000d74 <__aeabi_dmul+0x1dc>
 8000bb8:	442c      	add	r4, r5
 8000bba:	ea81 0603 	eor.w	r6, r1, r3
 8000bbe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000bc2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000bc6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000bca:	bf18      	it	ne
 8000bcc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000bd8:	d038      	beq.n	8000c4c <__aeabi_dmul+0xb4>
 8000bda:	fba0 ce02 	umull	ip, lr, r0, r2
 8000bde:	f04f 0500 	mov.w	r5, #0
 8000be2:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000be6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000bea:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000bee:	f04f 0600 	mov.w	r6, #0
 8000bf2:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000bf6:	f09c 0f00 	teq	ip, #0
 8000bfa:	bf18      	it	ne
 8000bfc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000c00:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000c04:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000c08:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000c0c:	d204      	bcs.n	8000c18 <__aeabi_dmul+0x80>
 8000c0e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000c12:	416d      	adcs	r5, r5
 8000c14:	eb46 0606 	adc.w	r6, r6, r6
 8000c18:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000c1c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000c20:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000c24:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000c28:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000c2c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000c30:	bf88      	it	hi
 8000c32:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000c36:	d81e      	bhi.n	8000c76 <__aeabi_dmul+0xde>
 8000c38:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000c3c:	bf08      	it	eq
 8000c3e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000c42:	f150 0000 	adcs.w	r0, r0, #0
 8000c46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c4a:	bd70      	pop	{r4, r5, r6, pc}
 8000c4c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000c50:	ea46 0101 	orr.w	r1, r6, r1
 8000c54:	ea40 0002 	orr.w	r0, r0, r2
 8000c58:	ea81 0103 	eor.w	r1, r1, r3
 8000c5c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000c60:	bfc2      	ittt	gt
 8000c62:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c6a:	bd70      	popgt	{r4, r5, r6, pc}
 8000c6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c70:	f04f 0e00 	mov.w	lr, #0
 8000c74:	3c01      	subs	r4, #1
 8000c76:	f300 80ab 	bgt.w	8000dd0 <__aeabi_dmul+0x238>
 8000c7a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000c7e:	bfde      	ittt	le
 8000c80:	2000      	movle	r0, #0
 8000c82:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000c86:	bd70      	pople	{r4, r5, r6, pc}
 8000c88:	f1c4 0400 	rsb	r4, r4, #0
 8000c8c:	3c20      	subs	r4, #32
 8000c8e:	da35      	bge.n	8000cfc <__aeabi_dmul+0x164>
 8000c90:	340c      	adds	r4, #12
 8000c92:	dc1b      	bgt.n	8000ccc <__aeabi_dmul+0x134>
 8000c94:	f104 0414 	add.w	r4, r4, #20
 8000c98:	f1c4 0520 	rsb	r5, r4, #32
 8000c9c:	fa00 f305 	lsl.w	r3, r0, r5
 8000ca0:	fa20 f004 	lsr.w	r0, r0, r4
 8000ca4:	fa01 f205 	lsl.w	r2, r1, r5
 8000ca8:	ea40 0002 	orr.w	r0, r0, r2
 8000cac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000cb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000cb4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000cb8:	fa21 f604 	lsr.w	r6, r1, r4
 8000cbc:	eb42 0106 	adc.w	r1, r2, r6
 8000cc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000cc4:	bf08      	it	eq
 8000cc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000cca:	bd70      	pop	{r4, r5, r6, pc}
 8000ccc:	f1c4 040c 	rsb	r4, r4, #12
 8000cd0:	f1c4 0520 	rsb	r5, r4, #32
 8000cd4:	fa00 f304 	lsl.w	r3, r0, r4
 8000cd8:	fa20 f005 	lsr.w	r0, r0, r5
 8000cdc:	fa01 f204 	lsl.w	r2, r1, r4
 8000ce0:	ea40 0002 	orr.w	r0, r0, r2
 8000ce4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ce8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000cec:	f141 0100 	adc.w	r1, r1, #0
 8000cf0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000cf4:	bf08      	it	eq
 8000cf6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000cfa:	bd70      	pop	{r4, r5, r6, pc}
 8000cfc:	f1c4 0520 	rsb	r5, r4, #32
 8000d00:	fa00 f205 	lsl.w	r2, r0, r5
 8000d04:	ea4e 0e02 	orr.w	lr, lr, r2
 8000d08:	fa20 f304 	lsr.w	r3, r0, r4
 8000d0c:	fa01 f205 	lsl.w	r2, r1, r5
 8000d10:	ea43 0302 	orr.w	r3, r3, r2
 8000d14:	fa21 f004 	lsr.w	r0, r1, r4
 8000d18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000d1c:	fa21 f204 	lsr.w	r2, r1, r4
 8000d20:	ea20 0002 	bic.w	r0, r0, r2
 8000d24:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000d28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000d32:	bd70      	pop	{r4, r5, r6, pc}
 8000d34:	f094 0f00 	teq	r4, #0
 8000d38:	d10f      	bne.n	8000d5a <__aeabi_dmul+0x1c2>
 8000d3a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000d3e:	0040      	lsls	r0, r0, #1
 8000d40:	eb41 0101 	adc.w	r1, r1, r1
 8000d44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000d48:	bf08      	it	eq
 8000d4a:	3c01      	subeq	r4, #1
 8000d4c:	d0f7      	beq.n	8000d3e <__aeabi_dmul+0x1a6>
 8000d4e:	ea41 0106 	orr.w	r1, r1, r6
 8000d52:	f095 0f00 	teq	r5, #0
 8000d56:	bf18      	it	ne
 8000d58:	4770      	bxne	lr
 8000d5a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000d5e:	0052      	lsls	r2, r2, #1
 8000d60:	eb43 0303 	adc.w	r3, r3, r3
 8000d64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000d68:	bf08      	it	eq
 8000d6a:	3d01      	subeq	r5, #1
 8000d6c:	d0f7      	beq.n	8000d5e <__aeabi_dmul+0x1c6>
 8000d6e:	ea43 0306 	orr.w	r3, r3, r6
 8000d72:	4770      	bx	lr
 8000d74:	ea94 0f0c 	teq	r4, ip
 8000d78:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000d7c:	bf18      	it	ne
 8000d7e:	ea95 0f0c 	teqne	r5, ip
 8000d82:	d00c      	beq.n	8000d9e <__aeabi_dmul+0x206>
 8000d84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000d88:	bf18      	it	ne
 8000d8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000d8e:	d1d1      	bne.n	8000d34 <__aeabi_dmul+0x19c>
 8000d90:	ea81 0103 	eor.w	r1, r1, r3
 8000d94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000d98:	f04f 0000 	mov.w	r0, #0
 8000d9c:	bd70      	pop	{r4, r5, r6, pc}
 8000d9e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000da2:	bf06      	itte	eq
 8000da4:	4610      	moveq	r0, r2
 8000da6:	4619      	moveq	r1, r3
 8000da8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000dac:	d019      	beq.n	8000de2 <__aeabi_dmul+0x24a>
 8000dae:	ea94 0f0c 	teq	r4, ip
 8000db2:	d102      	bne.n	8000dba <__aeabi_dmul+0x222>
 8000db4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000db8:	d113      	bne.n	8000de2 <__aeabi_dmul+0x24a>
 8000dba:	ea95 0f0c 	teq	r5, ip
 8000dbe:	d105      	bne.n	8000dcc <__aeabi_dmul+0x234>
 8000dc0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000dc4:	bf1c      	itt	ne
 8000dc6:	4610      	movne	r0, r2
 8000dc8:	4619      	movne	r1, r3
 8000dca:	d10a      	bne.n	8000de2 <__aeabi_dmul+0x24a>
 8000dcc:	ea81 0103 	eor.w	r1, r1, r3
 8000dd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000dd4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000dd8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000ddc:	f04f 0000 	mov.w	r0, #0
 8000de0:	bd70      	pop	{r4, r5, r6, pc}
 8000de2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000de6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000dea:	bd70      	pop	{r4, r5, r6, pc}

08000dec <__aeabi_ddiv>:
 8000dec:	b570      	push	{r4, r5, r6, lr}
 8000dee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000df6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000dfa:	bf1d      	ittte	ne
 8000dfc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000e00:	ea94 0f0c 	teqne	r4, ip
 8000e04:	ea95 0f0c 	teqne	r5, ip
 8000e08:	f000 f8a7 	bleq	8000f5a <__aeabi_ddiv+0x16e>
 8000e0c:	eba4 0405 	sub.w	r4, r4, r5
 8000e10:	ea81 0e03 	eor.w	lr, r1, r3
 8000e14:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e18:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000e1c:	f000 8088 	beq.w	8000f30 <__aeabi_ddiv+0x144>
 8000e20:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000e24:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000e28:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000e2c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000e30:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000e34:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000e38:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000e3c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000e40:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000e44:	429d      	cmp	r5, r3
 8000e46:	bf08      	it	eq
 8000e48:	4296      	cmpeq	r6, r2
 8000e4a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000e4e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000e52:	d202      	bcs.n	8000e5a <__aeabi_ddiv+0x6e>
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000e5a:	1ab6      	subs	r6, r6, r2
 8000e5c:	eb65 0503 	sbc.w	r5, r5, r3
 8000e60:	085b      	lsrs	r3, r3, #1
 8000e62:	ea4f 0232 	mov.w	r2, r2, rrx
 8000e66:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e6a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000e6e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000e72:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000e76:	bf22      	ittt	cs
 8000e78:	1ab6      	subcs	r6, r6, r2
 8000e7a:	4675      	movcs	r5, lr
 8000e7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e80:	085b      	lsrs	r3, r3, #1
 8000e82:	ea4f 0232 	mov.w	r2, r2, rrx
 8000e86:	ebb6 0e02 	subs.w	lr, r6, r2
 8000e8a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000e8e:	bf22      	ittt	cs
 8000e90:	1ab6      	subcs	r6, r6, r2
 8000e92:	4675      	movcs	r5, lr
 8000e94:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e98:	085b      	lsrs	r3, r3, #1
 8000e9a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000e9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ea2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ea6:	bf22      	ittt	cs
 8000ea8:	1ab6      	subcs	r6, r6, r2
 8000eaa:	4675      	movcs	r5, lr
 8000eac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb0:	085b      	lsrs	r3, r3, #1
 8000eb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000eb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000eba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ebe:	bf22      	ittt	cs
 8000ec0:	1ab6      	subcs	r6, r6, r2
 8000ec2:	4675      	movcs	r5, lr
 8000ec4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec8:	ea55 0e06 	orrs.w	lr, r5, r6
 8000ecc:	d018      	beq.n	8000f00 <__aeabi_ddiv+0x114>
 8000ece:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000ed2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000ed6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000eda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ede:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000ee2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000ee6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000eea:	d1c0      	bne.n	8000e6e <__aeabi_ddiv+0x82>
 8000eec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000ef0:	d10b      	bne.n	8000f0a <__aeabi_ddiv+0x11e>
 8000ef2:	ea41 0100 	orr.w	r1, r1, r0
 8000ef6:	f04f 0000 	mov.w	r0, #0
 8000efa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000efe:	e7b6      	b.n	8000e6e <__aeabi_ddiv+0x82>
 8000f00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000f04:	bf04      	itt	eq
 8000f06:	4301      	orreq	r1, r0
 8000f08:	2000      	moveq	r0, #0
 8000f0a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000f0e:	bf88      	it	hi
 8000f10:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000f14:	f63f aeaf 	bhi.w	8000c76 <__aeabi_dmul+0xde>
 8000f18:	ebb5 0c03 	subs.w	ip, r5, r3
 8000f1c:	bf04      	itt	eq
 8000f1e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000f22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000f26:	f150 0000 	adcs.w	r0, r0, #0
 8000f2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000f2e:	bd70      	pop	{r4, r5, r6, pc}
 8000f30:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000f34:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000f38:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000f3c:	bfc2      	ittt	gt
 8000f3e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000f42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000f46:	bd70      	popgt	{r4, r5, r6, pc}
 8000f48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000f4c:	f04f 0e00 	mov.w	lr, #0
 8000f50:	3c01      	subs	r4, #1
 8000f52:	e690      	b.n	8000c76 <__aeabi_dmul+0xde>
 8000f54:	ea45 0e06 	orr.w	lr, r5, r6
 8000f58:	e68d      	b.n	8000c76 <__aeabi_dmul+0xde>
 8000f5a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000f5e:	ea94 0f0c 	teq	r4, ip
 8000f62:	bf08      	it	eq
 8000f64:	ea95 0f0c 	teqeq	r5, ip
 8000f68:	f43f af3b 	beq.w	8000de2 <__aeabi_dmul+0x24a>
 8000f6c:	ea94 0f0c 	teq	r4, ip
 8000f70:	d10a      	bne.n	8000f88 <__aeabi_ddiv+0x19c>
 8000f72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000f76:	f47f af34 	bne.w	8000de2 <__aeabi_dmul+0x24a>
 8000f7a:	ea95 0f0c 	teq	r5, ip
 8000f7e:	f47f af25 	bne.w	8000dcc <__aeabi_dmul+0x234>
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	e72c      	b.n	8000de2 <__aeabi_dmul+0x24a>
 8000f88:	ea95 0f0c 	teq	r5, ip
 8000f8c:	d106      	bne.n	8000f9c <__aeabi_ddiv+0x1b0>
 8000f8e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000f92:	f43f aefd 	beq.w	8000d90 <__aeabi_dmul+0x1f8>
 8000f96:	4610      	mov	r0, r2
 8000f98:	4619      	mov	r1, r3
 8000f9a:	e722      	b.n	8000de2 <__aeabi_dmul+0x24a>
 8000f9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000fa0:	bf18      	it	ne
 8000fa2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000fa6:	f47f aec5 	bne.w	8000d34 <__aeabi_dmul+0x19c>
 8000faa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000fae:	f47f af0d 	bne.w	8000dcc <__aeabi_dmul+0x234>
 8000fb2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000fb6:	f47f aeeb 	bne.w	8000d90 <__aeabi_dmul+0x1f8>
 8000fba:	e712      	b.n	8000de2 <__aeabi_dmul+0x24a>

08000fbc <__gedf2>:
 8000fbc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fc0:	e006      	b.n	8000fd0 <__cmpdf2+0x4>
 8000fc2:	bf00      	nop

08000fc4 <__ledf2>:
 8000fc4:	f04f 0c01 	mov.w	ip, #1
 8000fc8:	e002      	b.n	8000fd0 <__cmpdf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__cmpdf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fd4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000fd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000fe0:	bf18      	it	ne
 8000fe2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000fe6:	d01b      	beq.n	8001020 <__cmpdf2+0x54>
 8000fe8:	b001      	add	sp, #4
 8000fea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000fee:	bf0c      	ite	eq
 8000ff0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ff4:	ea91 0f03 	teqne	r1, r3
 8000ff8:	bf02      	ittt	eq
 8000ffa:	ea90 0f02 	teqeq	r0, r2
 8000ffe:	2000      	moveq	r0, #0
 8001000:	4770      	bxeq	lr
 8001002:	f110 0f00 	cmn.w	r0, #0
 8001006:	ea91 0f03 	teq	r1, r3
 800100a:	bf58      	it	pl
 800100c:	4299      	cmppl	r1, r3
 800100e:	bf08      	it	eq
 8001010:	4290      	cmpeq	r0, r2
 8001012:	bf2c      	ite	cs
 8001014:	17d8      	asrcs	r0, r3, #31
 8001016:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800101a:	f040 0001 	orr.w	r0, r0, #1
 800101e:	4770      	bx	lr
 8001020:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8001024:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001028:	d102      	bne.n	8001030 <__cmpdf2+0x64>
 800102a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800102e:	d107      	bne.n	8001040 <__cmpdf2+0x74>
 8001030:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001034:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001038:	d1d6      	bne.n	8000fe8 <__cmpdf2+0x1c>
 800103a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800103e:	d0d3      	beq.n	8000fe8 <__cmpdf2+0x1c>
 8001040:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <__aeabi_cdrcmple>:
 8001048:	4684      	mov	ip, r0
 800104a:	4610      	mov	r0, r2
 800104c:	4662      	mov	r2, ip
 800104e:	468c      	mov	ip, r1
 8001050:	4619      	mov	r1, r3
 8001052:	4663      	mov	r3, ip
 8001054:	e000      	b.n	8001058 <__aeabi_cdcmpeq>
 8001056:	bf00      	nop

08001058 <__aeabi_cdcmpeq>:
 8001058:	b501      	push	{r0, lr}
 800105a:	f7ff ffb7 	bl	8000fcc <__cmpdf2>
 800105e:	2800      	cmp	r0, #0
 8001060:	bf48      	it	mi
 8001062:	f110 0f00 	cmnmi.w	r0, #0
 8001066:	bd01      	pop	{r0, pc}

08001068 <__aeabi_dcmpeq>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff fff4 	bl	8001058 <__aeabi_cdcmpeq>
 8001070:	bf0c      	ite	eq
 8001072:	2001      	moveq	r0, #1
 8001074:	2000      	movne	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_dcmplt>:
 800107c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001080:	f7ff ffea 	bl	8001058 <__aeabi_cdcmpeq>
 8001084:	bf34      	ite	cc
 8001086:	2001      	movcc	r0, #1
 8001088:	2000      	movcs	r0, #0
 800108a:	f85d fb08 	ldr.w	pc, [sp], #8
 800108e:	bf00      	nop

08001090 <__aeabi_dcmple>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff ffe0 	bl	8001058 <__aeabi_cdcmpeq>
 8001098:	bf94      	ite	ls
 800109a:	2001      	movls	r0, #1
 800109c:	2000      	movhi	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_dcmpge>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff ffce 	bl	8001048 <__aeabi_cdrcmple>
 80010ac:	bf94      	ite	ls
 80010ae:	2001      	movls	r0, #1
 80010b0:	2000      	movhi	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_dcmpgt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffc4 	bl	8001048 <__aeabi_cdrcmple>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_d2iz>:
 80010cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80010d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80010d4:	d215      	bcs.n	8001102 <__aeabi_d2iz+0x36>
 80010d6:	d511      	bpl.n	80010fc <__aeabi_d2iz+0x30>
 80010d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80010dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80010e0:	d912      	bls.n	8001108 <__aeabi_d2iz+0x3c>
 80010e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80010e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80010ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80010f2:	fa23 f002 	lsr.w	r0, r3, r2
 80010f6:	bf18      	it	ne
 80010f8:	4240      	negne	r0, r0
 80010fa:	4770      	bx	lr
 80010fc:	f04f 0000 	mov.w	r0, #0
 8001100:	4770      	bx	lr
 8001102:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001106:	d105      	bne.n	8001114 <__aeabi_d2iz+0x48>
 8001108:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800110c:	bf08      	it	eq
 800110e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001112:	4770      	bx	lr
 8001114:	f04f 0000 	mov.w	r0, #0
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop

0800111c <__aeabi_d2f>:
 800111c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001120:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8001124:	bf24      	itt	cs
 8001126:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800112a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800112e:	d90d      	bls.n	800114c <__aeabi_d2f+0x30>
 8001130:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001134:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001138:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800113c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8001140:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001144:	bf08      	it	eq
 8001146:	f020 0001 	biceq.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8001150:	d121      	bne.n	8001196 <__aeabi_d2f+0x7a>
 8001152:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8001156:	bfbc      	itt	lt
 8001158:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800115c:	4770      	bxlt	lr
 800115e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001162:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001166:	f1c2 0218 	rsb	r2, r2, #24
 800116a:	f1c2 0c20 	rsb	ip, r2, #32
 800116e:	fa10 f30c 	lsls.w	r3, r0, ip
 8001172:	fa20 f002 	lsr.w	r0, r0, r2
 8001176:	bf18      	it	ne
 8001178:	f040 0001 	orrne.w	r0, r0, #1
 800117c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001180:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001184:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001188:	ea40 000c 	orr.w	r0, r0, ip
 800118c:	fa23 f302 	lsr.w	r3, r3, r2
 8001190:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001194:	e7cc      	b.n	8001130 <__aeabi_d2f+0x14>
 8001196:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800119a:	d107      	bne.n	80011ac <__aeabi_d2f+0x90>
 800119c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80011a0:	bf1e      	ittt	ne
 80011a2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80011a6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80011aa:	4770      	bxne	lr
 80011ac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80011b0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80011b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop

080011bc <__aeabi_frsub>:
 80011bc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80011c0:	e002      	b.n	80011c8 <__addsf3>
 80011c2:	bf00      	nop

080011c4 <__aeabi_fsub>:
 80011c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080011c8 <__addsf3>:
 80011c8:	0042      	lsls	r2, r0, #1
 80011ca:	bf1f      	itttt	ne
 80011cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80011d0:	ea92 0f03 	teqne	r2, r3
 80011d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80011d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80011dc:	d06a      	beq.n	80012b4 <__addsf3+0xec>
 80011de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80011e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80011e6:	bfc1      	itttt	gt
 80011e8:	18d2      	addgt	r2, r2, r3
 80011ea:	4041      	eorgt	r1, r0
 80011ec:	4048      	eorgt	r0, r1
 80011ee:	4041      	eorgt	r1, r0
 80011f0:	bfb8      	it	lt
 80011f2:	425b      	neglt	r3, r3
 80011f4:	2b19      	cmp	r3, #25
 80011f6:	bf88      	it	hi
 80011f8:	4770      	bxhi	lr
 80011fa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001202:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8001206:	bf18      	it	ne
 8001208:	4240      	negne	r0, r0
 800120a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800120e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8001212:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8001216:	bf18      	it	ne
 8001218:	4249      	negne	r1, r1
 800121a:	ea92 0f03 	teq	r2, r3
 800121e:	d03f      	beq.n	80012a0 <__addsf3+0xd8>
 8001220:	f1a2 0201 	sub.w	r2, r2, #1
 8001224:	fa41 fc03 	asr.w	ip, r1, r3
 8001228:	eb10 000c 	adds.w	r0, r0, ip
 800122c:	f1c3 0320 	rsb	r3, r3, #32
 8001230:	fa01 f103 	lsl.w	r1, r1, r3
 8001234:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8001238:	d502      	bpl.n	8001240 <__addsf3+0x78>
 800123a:	4249      	negs	r1, r1
 800123c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8001240:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8001244:	d313      	bcc.n	800126e <__addsf3+0xa6>
 8001246:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800124a:	d306      	bcc.n	800125a <__addsf3+0x92>
 800124c:	0840      	lsrs	r0, r0, #1
 800124e:	ea4f 0131 	mov.w	r1, r1, rrx
 8001252:	f102 0201 	add.w	r2, r2, #1
 8001256:	2afe      	cmp	r2, #254	; 0xfe
 8001258:	d251      	bcs.n	80012fe <__addsf3+0x136>
 800125a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800125e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001262:	bf08      	it	eq
 8001264:	f020 0001 	biceq.w	r0, r0, #1
 8001268:	ea40 0003 	orr.w	r0, r0, r3
 800126c:	4770      	bx	lr
 800126e:	0049      	lsls	r1, r1, #1
 8001270:	eb40 0000 	adc.w	r0, r0, r0
 8001274:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8001278:	f1a2 0201 	sub.w	r2, r2, #1
 800127c:	d1ed      	bne.n	800125a <__addsf3+0x92>
 800127e:	fab0 fc80 	clz	ip, r0
 8001282:	f1ac 0c08 	sub.w	ip, ip, #8
 8001286:	ebb2 020c 	subs.w	r2, r2, ip
 800128a:	fa00 f00c 	lsl.w	r0, r0, ip
 800128e:	bfaa      	itet	ge
 8001290:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8001294:	4252      	neglt	r2, r2
 8001296:	4318      	orrge	r0, r3
 8001298:	bfbc      	itt	lt
 800129a:	40d0      	lsrlt	r0, r2
 800129c:	4318      	orrlt	r0, r3
 800129e:	4770      	bx	lr
 80012a0:	f092 0f00 	teq	r2, #0
 80012a4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80012a8:	bf06      	itte	eq
 80012aa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80012ae:	3201      	addeq	r2, #1
 80012b0:	3b01      	subne	r3, #1
 80012b2:	e7b5      	b.n	8001220 <__addsf3+0x58>
 80012b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80012b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80012bc:	bf18      	it	ne
 80012be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80012c2:	d021      	beq.n	8001308 <__addsf3+0x140>
 80012c4:	ea92 0f03 	teq	r2, r3
 80012c8:	d004      	beq.n	80012d4 <__addsf3+0x10c>
 80012ca:	f092 0f00 	teq	r2, #0
 80012ce:	bf08      	it	eq
 80012d0:	4608      	moveq	r0, r1
 80012d2:	4770      	bx	lr
 80012d4:	ea90 0f01 	teq	r0, r1
 80012d8:	bf1c      	itt	ne
 80012da:	2000      	movne	r0, #0
 80012dc:	4770      	bxne	lr
 80012de:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80012e2:	d104      	bne.n	80012ee <__addsf3+0x126>
 80012e4:	0040      	lsls	r0, r0, #1
 80012e6:	bf28      	it	cs
 80012e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80012ec:	4770      	bx	lr
 80012ee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80012f2:	bf3c      	itt	cc
 80012f4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80012f8:	4770      	bxcc	lr
 80012fa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80012fe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8001302:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001306:	4770      	bx	lr
 8001308:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800130c:	bf16      	itet	ne
 800130e:	4608      	movne	r0, r1
 8001310:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8001314:	4601      	movne	r1, r0
 8001316:	0242      	lsls	r2, r0, #9
 8001318:	bf06      	itte	eq
 800131a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800131e:	ea90 0f01 	teqeq	r0, r1
 8001322:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8001326:	4770      	bx	lr

08001328 <__aeabi_ui2f>:
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	e004      	b.n	8001338 <__aeabi_i2f+0x8>
 800132e:	bf00      	nop

08001330 <__aeabi_i2f>:
 8001330:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8001334:	bf48      	it	mi
 8001336:	4240      	negmi	r0, r0
 8001338:	ea5f 0c00 	movs.w	ip, r0
 800133c:	bf08      	it	eq
 800133e:	4770      	bxeq	lr
 8001340:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8001344:	4601      	mov	r1, r0
 8001346:	f04f 0000 	mov.w	r0, #0
 800134a:	e01c      	b.n	8001386 <__aeabi_l2f+0x2a>

0800134c <__aeabi_ul2f>:
 800134c:	ea50 0201 	orrs.w	r2, r0, r1
 8001350:	bf08      	it	eq
 8001352:	4770      	bxeq	lr
 8001354:	f04f 0300 	mov.w	r3, #0
 8001358:	e00a      	b.n	8001370 <__aeabi_l2f+0x14>
 800135a:	bf00      	nop

0800135c <__aeabi_l2f>:
 800135c:	ea50 0201 	orrs.w	r2, r0, r1
 8001360:	bf08      	it	eq
 8001362:	4770      	bxeq	lr
 8001364:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8001368:	d502      	bpl.n	8001370 <__aeabi_l2f+0x14>
 800136a:	4240      	negs	r0, r0
 800136c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001370:	ea5f 0c01 	movs.w	ip, r1
 8001374:	bf02      	ittt	eq
 8001376:	4684      	moveq	ip, r0
 8001378:	4601      	moveq	r1, r0
 800137a:	2000      	moveq	r0, #0
 800137c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8001380:	bf08      	it	eq
 8001382:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8001386:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800138a:	fabc f28c 	clz	r2, ip
 800138e:	3a08      	subs	r2, #8
 8001390:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8001394:	db10      	blt.n	80013b8 <__aeabi_l2f+0x5c>
 8001396:	fa01 fc02 	lsl.w	ip, r1, r2
 800139a:	4463      	add	r3, ip
 800139c:	fa00 fc02 	lsl.w	ip, r0, r2
 80013a0:	f1c2 0220 	rsb	r2, r2, #32
 80013a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80013a8:	fa20 f202 	lsr.w	r2, r0, r2
 80013ac:	eb43 0002 	adc.w	r0, r3, r2
 80013b0:	bf08      	it	eq
 80013b2:	f020 0001 	biceq.w	r0, r0, #1
 80013b6:	4770      	bx	lr
 80013b8:	f102 0220 	add.w	r2, r2, #32
 80013bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80013c0:	f1c2 0220 	rsb	r2, r2, #32
 80013c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80013c8:	fa21 f202 	lsr.w	r2, r1, r2
 80013cc:	eb43 0002 	adc.w	r0, r3, r2
 80013d0:	bf08      	it	eq
 80013d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80013d6:	4770      	bx	lr

080013d8 <__aeabi_fmul>:
 80013d8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80013dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80013e0:	bf1e      	ittt	ne
 80013e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80013e6:	ea92 0f0c 	teqne	r2, ip
 80013ea:	ea93 0f0c 	teqne	r3, ip
 80013ee:	d06f      	beq.n	80014d0 <__aeabi_fmul+0xf8>
 80013f0:	441a      	add	r2, r3
 80013f2:	ea80 0c01 	eor.w	ip, r0, r1
 80013f6:	0240      	lsls	r0, r0, #9
 80013f8:	bf18      	it	ne
 80013fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80013fe:	d01e      	beq.n	800143e <__aeabi_fmul+0x66>
 8001400:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001404:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8001408:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800140c:	fba0 3101 	umull	r3, r1, r0, r1
 8001410:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001414:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001418:	bf3e      	ittt	cc
 800141a:	0049      	lslcc	r1, r1, #1
 800141c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001420:	005b      	lslcc	r3, r3, #1
 8001422:	ea40 0001 	orr.w	r0, r0, r1
 8001426:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800142a:	2afd      	cmp	r2, #253	; 0xfd
 800142c:	d81d      	bhi.n	800146a <__aeabi_fmul+0x92>
 800142e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001432:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001436:	bf08      	it	eq
 8001438:	f020 0001 	biceq.w	r0, r0, #1
 800143c:	4770      	bx	lr
 800143e:	f090 0f00 	teq	r0, #0
 8001442:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001446:	bf08      	it	eq
 8001448:	0249      	lsleq	r1, r1, #9
 800144a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800144e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001452:	3a7f      	subs	r2, #127	; 0x7f
 8001454:	bfc2      	ittt	gt
 8001456:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800145a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800145e:	4770      	bxgt	lr
 8001460:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	3a01      	subs	r2, #1
 800146a:	dc5d      	bgt.n	8001528 <__aeabi_fmul+0x150>
 800146c:	f112 0f19 	cmn.w	r2, #25
 8001470:	bfdc      	itt	le
 8001472:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8001476:	4770      	bxle	lr
 8001478:	f1c2 0200 	rsb	r2, r2, #0
 800147c:	0041      	lsls	r1, r0, #1
 800147e:	fa21 f102 	lsr.w	r1, r1, r2
 8001482:	f1c2 0220 	rsb	r2, r2, #32
 8001486:	fa00 fc02 	lsl.w	ip, r0, r2
 800148a:	ea5f 0031 	movs.w	r0, r1, rrx
 800148e:	f140 0000 	adc.w	r0, r0, #0
 8001492:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8001496:	bf08      	it	eq
 8001498:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800149c:	4770      	bx	lr
 800149e:	f092 0f00 	teq	r2, #0
 80014a2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80014a6:	bf02      	ittt	eq
 80014a8:	0040      	lsleq	r0, r0, #1
 80014aa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80014ae:	3a01      	subeq	r2, #1
 80014b0:	d0f9      	beq.n	80014a6 <__aeabi_fmul+0xce>
 80014b2:	ea40 000c 	orr.w	r0, r0, ip
 80014b6:	f093 0f00 	teq	r3, #0
 80014ba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80014be:	bf02      	ittt	eq
 80014c0:	0049      	lsleq	r1, r1, #1
 80014c2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80014c6:	3b01      	subeq	r3, #1
 80014c8:	d0f9      	beq.n	80014be <__aeabi_fmul+0xe6>
 80014ca:	ea41 010c 	orr.w	r1, r1, ip
 80014ce:	e78f      	b.n	80013f0 <__aeabi_fmul+0x18>
 80014d0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80014d4:	ea92 0f0c 	teq	r2, ip
 80014d8:	bf18      	it	ne
 80014da:	ea93 0f0c 	teqne	r3, ip
 80014de:	d00a      	beq.n	80014f6 <__aeabi_fmul+0x11e>
 80014e0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80014e4:	bf18      	it	ne
 80014e6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80014ea:	d1d8      	bne.n	800149e <__aeabi_fmul+0xc6>
 80014ec:	ea80 0001 	eor.w	r0, r0, r1
 80014f0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80014f4:	4770      	bx	lr
 80014f6:	f090 0f00 	teq	r0, #0
 80014fa:	bf17      	itett	ne
 80014fc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8001500:	4608      	moveq	r0, r1
 8001502:	f091 0f00 	teqne	r1, #0
 8001506:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800150a:	d014      	beq.n	8001536 <__aeabi_fmul+0x15e>
 800150c:	ea92 0f0c 	teq	r2, ip
 8001510:	d101      	bne.n	8001516 <__aeabi_fmul+0x13e>
 8001512:	0242      	lsls	r2, r0, #9
 8001514:	d10f      	bne.n	8001536 <__aeabi_fmul+0x15e>
 8001516:	ea93 0f0c 	teq	r3, ip
 800151a:	d103      	bne.n	8001524 <__aeabi_fmul+0x14c>
 800151c:	024b      	lsls	r3, r1, #9
 800151e:	bf18      	it	ne
 8001520:	4608      	movne	r0, r1
 8001522:	d108      	bne.n	8001536 <__aeabi_fmul+0x15e>
 8001524:	ea80 0001 	eor.w	r0, r0, r1
 8001528:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800152c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001530:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001534:	4770      	bx	lr
 8001536:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800153a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800153e:	4770      	bx	lr

08001540 <__aeabi_fdiv>:
 8001540:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001544:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001548:	bf1e      	ittt	ne
 800154a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800154e:	ea92 0f0c 	teqne	r2, ip
 8001552:	ea93 0f0c 	teqne	r3, ip
 8001556:	d069      	beq.n	800162c <__aeabi_fdiv+0xec>
 8001558:	eba2 0203 	sub.w	r2, r2, r3
 800155c:	ea80 0c01 	eor.w	ip, r0, r1
 8001560:	0249      	lsls	r1, r1, #9
 8001562:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001566:	d037      	beq.n	80015d8 <__aeabi_fdiv+0x98>
 8001568:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800156c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001570:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001574:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001578:	428b      	cmp	r3, r1
 800157a:	bf38      	it	cc
 800157c:	005b      	lslcc	r3, r3, #1
 800157e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001582:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001586:	428b      	cmp	r3, r1
 8001588:	bf24      	itt	cs
 800158a:	1a5b      	subcs	r3, r3, r1
 800158c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001590:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001594:	bf24      	itt	cs
 8001596:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800159a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800159e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80015a2:	bf24      	itt	cs
 80015a4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80015a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80015ac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80015b0:	bf24      	itt	cs
 80015b2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80015b6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	bf18      	it	ne
 80015be:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80015c2:	d1e0      	bne.n	8001586 <__aeabi_fdiv+0x46>
 80015c4:	2afd      	cmp	r2, #253	; 0xfd
 80015c6:	f63f af50 	bhi.w	800146a <__aeabi_fmul+0x92>
 80015ca:	428b      	cmp	r3, r1
 80015cc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80015d0:	bf08      	it	eq
 80015d2:	f020 0001 	biceq.w	r0, r0, #1
 80015d6:	4770      	bx	lr
 80015d8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80015dc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80015e0:	327f      	adds	r2, #127	; 0x7f
 80015e2:	bfc2      	ittt	gt
 80015e4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80015e8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80015ec:	4770      	bxgt	lr
 80015ee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80015f2:	f04f 0300 	mov.w	r3, #0
 80015f6:	3a01      	subs	r2, #1
 80015f8:	e737      	b.n	800146a <__aeabi_fmul+0x92>
 80015fa:	f092 0f00 	teq	r2, #0
 80015fe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001602:	bf02      	ittt	eq
 8001604:	0040      	lsleq	r0, r0, #1
 8001606:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800160a:	3a01      	subeq	r2, #1
 800160c:	d0f9      	beq.n	8001602 <__aeabi_fdiv+0xc2>
 800160e:	ea40 000c 	orr.w	r0, r0, ip
 8001612:	f093 0f00 	teq	r3, #0
 8001616:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800161a:	bf02      	ittt	eq
 800161c:	0049      	lsleq	r1, r1, #1
 800161e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001622:	3b01      	subeq	r3, #1
 8001624:	d0f9      	beq.n	800161a <__aeabi_fdiv+0xda>
 8001626:	ea41 010c 	orr.w	r1, r1, ip
 800162a:	e795      	b.n	8001558 <__aeabi_fdiv+0x18>
 800162c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001630:	ea92 0f0c 	teq	r2, ip
 8001634:	d108      	bne.n	8001648 <__aeabi_fdiv+0x108>
 8001636:	0242      	lsls	r2, r0, #9
 8001638:	f47f af7d 	bne.w	8001536 <__aeabi_fmul+0x15e>
 800163c:	ea93 0f0c 	teq	r3, ip
 8001640:	f47f af70 	bne.w	8001524 <__aeabi_fmul+0x14c>
 8001644:	4608      	mov	r0, r1
 8001646:	e776      	b.n	8001536 <__aeabi_fmul+0x15e>
 8001648:	ea93 0f0c 	teq	r3, ip
 800164c:	d104      	bne.n	8001658 <__aeabi_fdiv+0x118>
 800164e:	024b      	lsls	r3, r1, #9
 8001650:	f43f af4c 	beq.w	80014ec <__aeabi_fmul+0x114>
 8001654:	4608      	mov	r0, r1
 8001656:	e76e      	b.n	8001536 <__aeabi_fmul+0x15e>
 8001658:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800165c:	bf18      	it	ne
 800165e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001662:	d1ca      	bne.n	80015fa <__aeabi_fdiv+0xba>
 8001664:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001668:	f47f af5c 	bne.w	8001524 <__aeabi_fmul+0x14c>
 800166c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001670:	f47f af3c 	bne.w	80014ec <__aeabi_fmul+0x114>
 8001674:	e75f      	b.n	8001536 <__aeabi_fmul+0x15e>
 8001676:	bf00      	nop

08001678 <__gesf2>:
 8001678:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800167c:	e006      	b.n	800168c <__cmpsf2+0x4>
 800167e:	bf00      	nop

08001680 <__lesf2>:
 8001680:	f04f 0c01 	mov.w	ip, #1
 8001684:	e002      	b.n	800168c <__cmpsf2+0x4>
 8001686:	bf00      	nop

08001688 <__cmpsf2>:
 8001688:	f04f 0c01 	mov.w	ip, #1
 800168c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001690:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001694:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001698:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800169c:	bf18      	it	ne
 800169e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80016a2:	d011      	beq.n	80016c8 <__cmpsf2+0x40>
 80016a4:	b001      	add	sp, #4
 80016a6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80016aa:	bf18      	it	ne
 80016ac:	ea90 0f01 	teqne	r0, r1
 80016b0:	bf58      	it	pl
 80016b2:	ebb2 0003 	subspl.w	r0, r2, r3
 80016b6:	bf88      	it	hi
 80016b8:	17c8      	asrhi	r0, r1, #31
 80016ba:	bf38      	it	cc
 80016bc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80016c0:	bf18      	it	ne
 80016c2:	f040 0001 	orrne.w	r0, r0, #1
 80016c6:	4770      	bx	lr
 80016c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80016cc:	d102      	bne.n	80016d4 <__cmpsf2+0x4c>
 80016ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80016d2:	d105      	bne.n	80016e0 <__cmpsf2+0x58>
 80016d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80016d8:	d1e4      	bne.n	80016a4 <__cmpsf2+0x1c>
 80016da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80016de:	d0e1      	beq.n	80016a4 <__cmpsf2+0x1c>
 80016e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop

080016e8 <__aeabi_cfrcmple>:
 80016e8:	4684      	mov	ip, r0
 80016ea:	4608      	mov	r0, r1
 80016ec:	4661      	mov	r1, ip
 80016ee:	e7ff      	b.n	80016f0 <__aeabi_cfcmpeq>

080016f0 <__aeabi_cfcmpeq>:
 80016f0:	b50f      	push	{r0, r1, r2, r3, lr}
 80016f2:	f7ff ffc9 	bl	8001688 <__cmpsf2>
 80016f6:	2800      	cmp	r0, #0
 80016f8:	bf48      	it	mi
 80016fa:	f110 0f00 	cmnmi.w	r0, #0
 80016fe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001700 <__aeabi_fcmpeq>:
 8001700:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001704:	f7ff fff4 	bl	80016f0 <__aeabi_cfcmpeq>
 8001708:	bf0c      	ite	eq
 800170a:	2001      	moveq	r0, #1
 800170c:	2000      	movne	r0, #0
 800170e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001712:	bf00      	nop

08001714 <__aeabi_fcmplt>:
 8001714:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001718:	f7ff ffea 	bl	80016f0 <__aeabi_cfcmpeq>
 800171c:	bf34      	ite	cc
 800171e:	2001      	movcc	r0, #1
 8001720:	2000      	movcs	r0, #0
 8001722:	f85d fb08 	ldr.w	pc, [sp], #8
 8001726:	bf00      	nop

08001728 <__aeabi_fcmple>:
 8001728:	f84d ed08 	str.w	lr, [sp, #-8]!
 800172c:	f7ff ffe0 	bl	80016f0 <__aeabi_cfcmpeq>
 8001730:	bf94      	ite	ls
 8001732:	2001      	movls	r0, #1
 8001734:	2000      	movhi	r0, #0
 8001736:	f85d fb08 	ldr.w	pc, [sp], #8
 800173a:	bf00      	nop

0800173c <__aeabi_fcmpge>:
 800173c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001740:	f7ff ffd2 	bl	80016e8 <__aeabi_cfrcmple>
 8001744:	bf94      	ite	ls
 8001746:	2001      	movls	r0, #1
 8001748:	2000      	movhi	r0, #0
 800174a:	f85d fb08 	ldr.w	pc, [sp], #8
 800174e:	bf00      	nop

08001750 <__aeabi_fcmpgt>:
 8001750:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001754:	f7ff ffc8 	bl	80016e8 <__aeabi_cfrcmple>
 8001758:	bf34      	ite	cc
 800175a:	2001      	movcc	r0, #1
 800175c:	2000      	movcs	r0, #0
 800175e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001762:	bf00      	nop

08001764 <__aeabi_f2iz>:
 8001764:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001768:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800176c:	d30f      	bcc.n	800178e <__aeabi_f2iz+0x2a>
 800176e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001772:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001776:	d90d      	bls.n	8001794 <__aeabi_f2iz+0x30>
 8001778:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800177c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001780:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001784:	fa23 f002 	lsr.w	r0, r3, r2
 8001788:	bf18      	it	ne
 800178a:	4240      	negne	r0, r0
 800178c:	4770      	bx	lr
 800178e:	f04f 0000 	mov.w	r0, #0
 8001792:	4770      	bx	lr
 8001794:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001798:	d101      	bne.n	800179e <__aeabi_f2iz+0x3a>
 800179a:	0242      	lsls	r2, r0, #9
 800179c:	d105      	bne.n	80017aa <__aeabi_f2iz+0x46>
 800179e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80017a2:	bf08      	it	eq
 80017a4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80017a8:	4770      	bx	lr
 80017aa:	f04f 0000 	mov.w	r0, #0
 80017ae:	4770      	bx	lr

080017b0 <__aeabi_f2uiz>:
 80017b0:	0042      	lsls	r2, r0, #1
 80017b2:	d20e      	bcs.n	80017d2 <__aeabi_f2uiz+0x22>
 80017b4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80017b8:	d30b      	bcc.n	80017d2 <__aeabi_f2uiz+0x22>
 80017ba:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80017be:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80017c2:	d409      	bmi.n	80017d8 <__aeabi_f2uiz+0x28>
 80017c4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80017c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80017cc:	fa23 f002 	lsr.w	r0, r3, r2
 80017d0:	4770      	bx	lr
 80017d2:	f04f 0000 	mov.w	r0, #0
 80017d6:	4770      	bx	lr
 80017d8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80017dc:	d101      	bne.n	80017e2 <__aeabi_f2uiz+0x32>
 80017de:	0242      	lsls	r2, r0, #9
 80017e0:	d102      	bne.n	80017e8 <__aeabi_f2uiz+0x38>
 80017e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017e6:	4770      	bx	lr
 80017e8:	f04f 0000 	mov.w	r0, #0
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop

080017f0 <__aeabi_ldivmod>:
 80017f0:	b97b      	cbnz	r3, 8001812 <__aeabi_ldivmod+0x22>
 80017f2:	b972      	cbnz	r2, 8001812 <__aeabi_ldivmod+0x22>
 80017f4:	2900      	cmp	r1, #0
 80017f6:	bfbe      	ittt	lt
 80017f8:	2000      	movlt	r0, #0
 80017fa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80017fe:	e006      	blt.n	800180e <__aeabi_ldivmod+0x1e>
 8001800:	bf08      	it	eq
 8001802:	2800      	cmpeq	r0, #0
 8001804:	bf1c      	itt	ne
 8001806:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800180a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800180e:	f000 b9ad 	b.w	8001b6c <__aeabi_idiv0>
 8001812:	f1ad 0c08 	sub.w	ip, sp, #8
 8001816:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800181a:	2900      	cmp	r1, #0
 800181c:	db09      	blt.n	8001832 <__aeabi_ldivmod+0x42>
 800181e:	2b00      	cmp	r3, #0
 8001820:	db1a      	blt.n	8001858 <__aeabi_ldivmod+0x68>
 8001822:	f000 f835 	bl	8001890 <__udivmoddi4>
 8001826:	f8dd e004 	ldr.w	lr, [sp, #4]
 800182a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800182e:	b004      	add	sp, #16
 8001830:	4770      	bx	lr
 8001832:	4240      	negs	r0, r0
 8001834:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001838:	2b00      	cmp	r3, #0
 800183a:	db1b      	blt.n	8001874 <__aeabi_ldivmod+0x84>
 800183c:	f000 f828 	bl	8001890 <__udivmoddi4>
 8001840:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001848:	b004      	add	sp, #16
 800184a:	4240      	negs	r0, r0
 800184c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001850:	4252      	negs	r2, r2
 8001852:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001856:	4770      	bx	lr
 8001858:	4252      	negs	r2, r2
 800185a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800185e:	f000 f817 	bl	8001890 <__udivmoddi4>
 8001862:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001866:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800186a:	b004      	add	sp, #16
 800186c:	4240      	negs	r0, r0
 800186e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001872:	4770      	bx	lr
 8001874:	4252      	negs	r2, r2
 8001876:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800187a:	f000 f809 	bl	8001890 <__udivmoddi4>
 800187e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001886:	b004      	add	sp, #16
 8001888:	4252      	negs	r2, r2
 800188a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800188e:	4770      	bx	lr

08001890 <__udivmoddi4>:
 8001890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001894:	468c      	mov	ip, r1
 8001896:	460e      	mov	r6, r1
 8001898:	4604      	mov	r4, r0
 800189a:	9d08      	ldr	r5, [sp, #32]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d150      	bne.n	8001942 <__udivmoddi4+0xb2>
 80018a0:	428a      	cmp	r2, r1
 80018a2:	4617      	mov	r7, r2
 80018a4:	d96c      	bls.n	8001980 <__udivmoddi4+0xf0>
 80018a6:	fab2 fe82 	clz	lr, r2
 80018aa:	f1be 0f00 	cmp.w	lr, #0
 80018ae:	d00b      	beq.n	80018c8 <__udivmoddi4+0x38>
 80018b0:	f1ce 0c20 	rsb	ip, lr, #32
 80018b4:	fa01 f60e 	lsl.w	r6, r1, lr
 80018b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80018bc:	fa02 f70e 	lsl.w	r7, r2, lr
 80018c0:	ea4c 0c06 	orr.w	ip, ip, r6
 80018c4:	fa00 f40e 	lsl.w	r4, r0, lr
 80018c8:	0c3a      	lsrs	r2, r7, #16
 80018ca:	fbbc f9f2 	udiv	r9, ip, r2
 80018ce:	b2bb      	uxth	r3, r7
 80018d0:	fb02 cc19 	mls	ip, r2, r9, ip
 80018d4:	fb09 fa03 	mul.w	sl, r9, r3
 80018d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80018dc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80018e0:	45b2      	cmp	sl, r6
 80018e2:	d90a      	bls.n	80018fa <__udivmoddi4+0x6a>
 80018e4:	19f6      	adds	r6, r6, r7
 80018e6:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
 80018ea:	f080 8125 	bcs.w	8001b38 <__udivmoddi4+0x2a8>
 80018ee:	45b2      	cmp	sl, r6
 80018f0:	f240 8122 	bls.w	8001b38 <__udivmoddi4+0x2a8>
 80018f4:	f1a9 0902 	sub.w	r9, r9, #2
 80018f8:	443e      	add	r6, r7
 80018fa:	eba6 060a 	sub.w	r6, r6, sl
 80018fe:	fbb6 f0f2 	udiv	r0, r6, r2
 8001902:	fb02 6610 	mls	r6, r2, r0, r6
 8001906:	fb00 f303 	mul.w	r3, r0, r3
 800190a:	b2a4      	uxth	r4, r4
 800190c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001910:	42a3      	cmp	r3, r4
 8001912:	d909      	bls.n	8001928 <__udivmoddi4+0x98>
 8001914:	19e4      	adds	r4, r4, r7
 8001916:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800191a:	f080 810b 	bcs.w	8001b34 <__udivmoddi4+0x2a4>
 800191e:	42a3      	cmp	r3, r4
 8001920:	f240 8108 	bls.w	8001b34 <__udivmoddi4+0x2a4>
 8001924:	3802      	subs	r0, #2
 8001926:	443c      	add	r4, r7
 8001928:	2100      	movs	r1, #0
 800192a:	1ae4      	subs	r4, r4, r3
 800192c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001930:	2d00      	cmp	r5, #0
 8001932:	d062      	beq.n	80019fa <__udivmoddi4+0x16a>
 8001934:	2300      	movs	r3, #0
 8001936:	fa24 f40e 	lsr.w	r4, r4, lr
 800193a:	602c      	str	r4, [r5, #0]
 800193c:	606b      	str	r3, [r5, #4]
 800193e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001942:	428b      	cmp	r3, r1
 8001944:	d907      	bls.n	8001956 <__udivmoddi4+0xc6>
 8001946:	2d00      	cmp	r5, #0
 8001948:	d055      	beq.n	80019f6 <__udivmoddi4+0x166>
 800194a:	2100      	movs	r1, #0
 800194c:	e885 0041 	stmia.w	r5, {r0, r6}
 8001950:	4608      	mov	r0, r1
 8001952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001956:	fab3 f183 	clz	r1, r3
 800195a:	2900      	cmp	r1, #0
 800195c:	f040 808f 	bne.w	8001a7e <__udivmoddi4+0x1ee>
 8001960:	42b3      	cmp	r3, r6
 8001962:	d302      	bcc.n	800196a <__udivmoddi4+0xda>
 8001964:	4282      	cmp	r2, r0
 8001966:	f200 80fc 	bhi.w	8001b62 <__udivmoddi4+0x2d2>
 800196a:	1a84      	subs	r4, r0, r2
 800196c:	eb66 0603 	sbc.w	r6, r6, r3
 8001970:	2001      	movs	r0, #1
 8001972:	46b4      	mov	ip, r6
 8001974:	2d00      	cmp	r5, #0
 8001976:	d040      	beq.n	80019fa <__udivmoddi4+0x16a>
 8001978:	e885 1010 	stmia.w	r5, {r4, ip}
 800197c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001980:	b912      	cbnz	r2, 8001988 <__udivmoddi4+0xf8>
 8001982:	2701      	movs	r7, #1
 8001984:	fbb7 f7f2 	udiv	r7, r7, r2
 8001988:	fab7 fe87 	clz	lr, r7
 800198c:	f1be 0f00 	cmp.w	lr, #0
 8001990:	d135      	bne.n	80019fe <__udivmoddi4+0x16e>
 8001992:	2101      	movs	r1, #1
 8001994:	1bf6      	subs	r6, r6, r7
 8001996:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800199a:	fa1f f887 	uxth.w	r8, r7
 800199e:	fbb6 f2fc 	udiv	r2, r6, ip
 80019a2:	fb0c 6612 	mls	r6, ip, r2, r6
 80019a6:	fb08 f002 	mul.w	r0, r8, r2
 80019aa:	0c23      	lsrs	r3, r4, #16
 80019ac:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80019b0:	42b0      	cmp	r0, r6
 80019b2:	d907      	bls.n	80019c4 <__udivmoddi4+0x134>
 80019b4:	19f6      	adds	r6, r6, r7
 80019b6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 80019ba:	d202      	bcs.n	80019c2 <__udivmoddi4+0x132>
 80019bc:	42b0      	cmp	r0, r6
 80019be:	f200 80d2 	bhi.w	8001b66 <__udivmoddi4+0x2d6>
 80019c2:	461a      	mov	r2, r3
 80019c4:	1a36      	subs	r6, r6, r0
 80019c6:	fbb6 f0fc 	udiv	r0, r6, ip
 80019ca:	fb0c 6610 	mls	r6, ip, r0, r6
 80019ce:	fb08 f800 	mul.w	r8, r8, r0
 80019d2:	b2a3      	uxth	r3, r4
 80019d4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80019d8:	45a0      	cmp	r8, r4
 80019da:	d907      	bls.n	80019ec <__udivmoddi4+0x15c>
 80019dc:	19e4      	adds	r4, r4, r7
 80019de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80019e2:	d202      	bcs.n	80019ea <__udivmoddi4+0x15a>
 80019e4:	45a0      	cmp	r8, r4
 80019e6:	f200 80b9 	bhi.w	8001b5c <__udivmoddi4+0x2cc>
 80019ea:	4618      	mov	r0, r3
 80019ec:	eba4 0408 	sub.w	r4, r4, r8
 80019f0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80019f4:	e79c      	b.n	8001930 <__udivmoddi4+0xa0>
 80019f6:	4629      	mov	r1, r5
 80019f8:	4628      	mov	r0, r5
 80019fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019fe:	fa07 f70e 	lsl.w	r7, r7, lr
 8001a02:	f1ce 0320 	rsb	r3, lr, #32
 8001a06:	fa26 f203 	lsr.w	r2, r6, r3
 8001a0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8001a0e:	fbb2 f1fc 	udiv	r1, r2, ip
 8001a12:	fa1f f887 	uxth.w	r8, r7
 8001a16:	fb0c 2211 	mls	r2, ip, r1, r2
 8001a1a:	fa06 f60e 	lsl.w	r6, r6, lr
 8001a1e:	fa20 f303 	lsr.w	r3, r0, r3
 8001a22:	fb01 f908 	mul.w	r9, r1, r8
 8001a26:	4333      	orrs	r3, r6
 8001a28:	0c1e      	lsrs	r6, r3, #16
 8001a2a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001a2e:	45b1      	cmp	r9, r6
 8001a30:	fa00 f40e 	lsl.w	r4, r0, lr
 8001a34:	d909      	bls.n	8001a4a <__udivmoddi4+0x1ba>
 8001a36:	19f6      	adds	r6, r6, r7
 8001a38:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8001a3c:	f080 808c 	bcs.w	8001b58 <__udivmoddi4+0x2c8>
 8001a40:	45b1      	cmp	r9, r6
 8001a42:	f240 8089 	bls.w	8001b58 <__udivmoddi4+0x2c8>
 8001a46:	3902      	subs	r1, #2
 8001a48:	443e      	add	r6, r7
 8001a4a:	eba6 0609 	sub.w	r6, r6, r9
 8001a4e:	fbb6 f0fc 	udiv	r0, r6, ip
 8001a52:	fb0c 6210 	mls	r2, ip, r0, r6
 8001a56:	fb00 f908 	mul.w	r9, r0, r8
 8001a5a:	b29e      	uxth	r6, r3
 8001a5c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001a60:	45b1      	cmp	r9, r6
 8001a62:	d907      	bls.n	8001a74 <__udivmoddi4+0x1e4>
 8001a64:	19f6      	adds	r6, r6, r7
 8001a66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001a6a:	d271      	bcs.n	8001b50 <__udivmoddi4+0x2c0>
 8001a6c:	45b1      	cmp	r9, r6
 8001a6e:	d96f      	bls.n	8001b50 <__udivmoddi4+0x2c0>
 8001a70:	3802      	subs	r0, #2
 8001a72:	443e      	add	r6, r7
 8001a74:	eba6 0609 	sub.w	r6, r6, r9
 8001a78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001a7c:	e78f      	b.n	800199e <__udivmoddi4+0x10e>
 8001a7e:	f1c1 0720 	rsb	r7, r1, #32
 8001a82:	fa22 f807 	lsr.w	r8, r2, r7
 8001a86:	408b      	lsls	r3, r1
 8001a88:	ea48 0303 	orr.w	r3, r8, r3
 8001a8c:	fa26 f407 	lsr.w	r4, r6, r7
 8001a90:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001a94:	fbb4 f9fe 	udiv	r9, r4, lr
 8001a98:	fa1f fc83 	uxth.w	ip, r3
 8001a9c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001aa0:	408e      	lsls	r6, r1
 8001aa2:	fa20 f807 	lsr.w	r8, r0, r7
 8001aa6:	fb09 fa0c 	mul.w	sl, r9, ip
 8001aaa:	ea48 0806 	orr.w	r8, r8, r6
 8001aae:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8001ab2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8001ab6:	45a2      	cmp	sl, r4
 8001ab8:	fa02 f201 	lsl.w	r2, r2, r1
 8001abc:	fa00 f601 	lsl.w	r6, r0, r1
 8001ac0:	d908      	bls.n	8001ad4 <__udivmoddi4+0x244>
 8001ac2:	18e4      	adds	r4, r4, r3
 8001ac4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8001ac8:	d244      	bcs.n	8001b54 <__udivmoddi4+0x2c4>
 8001aca:	45a2      	cmp	sl, r4
 8001acc:	d942      	bls.n	8001b54 <__udivmoddi4+0x2c4>
 8001ace:	f1a9 0902 	sub.w	r9, r9, #2
 8001ad2:	441c      	add	r4, r3
 8001ad4:	eba4 040a 	sub.w	r4, r4, sl
 8001ad8:	fbb4 f0fe 	udiv	r0, r4, lr
 8001adc:	fb0e 4410 	mls	r4, lr, r0, r4
 8001ae0:	fb00 fc0c 	mul.w	ip, r0, ip
 8001ae4:	fa1f f888 	uxth.w	r8, r8
 8001ae8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8001aec:	45a4      	cmp	ip, r4
 8001aee:	d907      	bls.n	8001b00 <__udivmoddi4+0x270>
 8001af0:	18e4      	adds	r4, r4, r3
 8001af2:	f100 3eff 	add.w	lr, r0, #4294967295	; 0xffffffff
 8001af6:	d229      	bcs.n	8001b4c <__udivmoddi4+0x2bc>
 8001af8:	45a4      	cmp	ip, r4
 8001afa:	d927      	bls.n	8001b4c <__udivmoddi4+0x2bc>
 8001afc:	3802      	subs	r0, #2
 8001afe:	441c      	add	r4, r3
 8001b00:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001b04:	fba0 8902 	umull	r8, r9, r0, r2
 8001b08:	eba4 0c0c 	sub.w	ip, r4, ip
 8001b0c:	45cc      	cmp	ip, r9
 8001b0e:	46c2      	mov	sl, r8
 8001b10:	46ce      	mov	lr, r9
 8001b12:	d315      	bcc.n	8001b40 <__udivmoddi4+0x2b0>
 8001b14:	d012      	beq.n	8001b3c <__udivmoddi4+0x2ac>
 8001b16:	b155      	cbz	r5, 8001b2e <__udivmoddi4+0x29e>
 8001b18:	ebb6 030a 	subs.w	r3, r6, sl
 8001b1c:	eb6c 060e 	sbc.w	r6, ip, lr
 8001b20:	fa06 f707 	lsl.w	r7, r6, r7
 8001b24:	40cb      	lsrs	r3, r1
 8001b26:	431f      	orrs	r7, r3
 8001b28:	40ce      	lsrs	r6, r1
 8001b2a:	602f      	str	r7, [r5, #0]
 8001b2c:	606e      	str	r6, [r5, #4]
 8001b2e:	2100      	movs	r1, #0
 8001b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b34:	4610      	mov	r0, r2
 8001b36:	e6f7      	b.n	8001928 <__udivmoddi4+0x98>
 8001b38:	4689      	mov	r9, r1
 8001b3a:	e6de      	b.n	80018fa <__udivmoddi4+0x6a>
 8001b3c:	4546      	cmp	r6, r8
 8001b3e:	d2ea      	bcs.n	8001b16 <__udivmoddi4+0x286>
 8001b40:	ebb8 0a02 	subs.w	sl, r8, r2
 8001b44:	eb69 0e03 	sbc.w	lr, r9, r3
 8001b48:	3801      	subs	r0, #1
 8001b4a:	e7e4      	b.n	8001b16 <__udivmoddi4+0x286>
 8001b4c:	4670      	mov	r0, lr
 8001b4e:	e7d7      	b.n	8001b00 <__udivmoddi4+0x270>
 8001b50:	4618      	mov	r0, r3
 8001b52:	e78f      	b.n	8001a74 <__udivmoddi4+0x1e4>
 8001b54:	4681      	mov	r9, r0
 8001b56:	e7bd      	b.n	8001ad4 <__udivmoddi4+0x244>
 8001b58:	4611      	mov	r1, r2
 8001b5a:	e776      	b.n	8001a4a <__udivmoddi4+0x1ba>
 8001b5c:	3802      	subs	r0, #2
 8001b5e:	443c      	add	r4, r7
 8001b60:	e744      	b.n	80019ec <__udivmoddi4+0x15c>
 8001b62:	4608      	mov	r0, r1
 8001b64:	e706      	b.n	8001974 <__udivmoddi4+0xe4>
 8001b66:	3a02      	subs	r2, #2
 8001b68:	443e      	add	r6, r7
 8001b6a:	e72b      	b.n	80019c4 <__udivmoddi4+0x134>

08001b6c <__aeabi_idiv0>:
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop

08001b70 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b74:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b78:	4905      	ldr	r1, [pc, #20]	; (8001b90 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <__NVIC_SystemReset+0x20>)
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <__NVIC_SystemReset+0x24>)
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60cb      	str	r3, [r1, #12]
 8001b88:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <__NVIC_SystemReset+0x1c>
 8001b90:	e000ed00 	.word	0xe000ed00
 8001b94:	05fa0004 	.word	0x05fa0004

08001b98 <inv_row_2_scale>:
static signed char gyro_orientation[9] = {-1, 0, 0,
                                          0, -1, 0,
                                          0, 0, 1};

static unsigned short inv_row_2_scale(const signed char *row)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	dd02      	ble.n	8001bb0 <inv_row_2_scale+0x18>
        b = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	81fb      	strh	r3, [r7, #14]
 8001bae:	e02d      	b.n	8001c0c <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	da02      	bge.n	8001bc0 <inv_row_2_scale+0x28>
        b = 4;
 8001bba:	2304      	movs	r3, #4
 8001bbc:	81fb      	strh	r3, [r7, #14]
 8001bbe:	e025      	b.n	8001c0c <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	dd02      	ble.n	8001bd2 <inv_row_2_scale+0x3a>
        b = 1;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	81fb      	strh	r3, [r7, #14]
 8001bd0:	e01c      	b.n	8001c0c <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	da02      	bge.n	8001be4 <inv_row_2_scale+0x4c>
        b = 5;
 8001bde:	2305      	movs	r3, #5
 8001be0:	81fb      	strh	r3, [r7, #14]
 8001be2:	e013      	b.n	8001c0c <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3302      	adds	r3, #2
 8001be8:	f993 3000 	ldrsb.w	r3, [r3]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	dd02      	ble.n	8001bf6 <inv_row_2_scale+0x5e>
        b = 2;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	81fb      	strh	r3, [r7, #14]
 8001bf4:	e00a      	b.n	8001c0c <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3302      	adds	r3, #2
 8001bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	da02      	bge.n	8001c08 <inv_row_2_scale+0x70>
        b = 6;
 8001c02:	2306      	movs	r3, #6
 8001c04:	81fb      	strh	r3, [r7, #14]
 8001c06:	e001      	b.n	8001c0c <inv_row_2_scale+0x74>
    else
        b = 7; // error
 8001c08:	2307      	movs	r3, #7
 8001c0a:	81fb      	strh	r3, [r7, #14]
    return b;
 8001c0c:	89fb      	ldrh	r3, [r7, #14]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3714      	adds	r7, #20
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ffb9 	bl	8001b98 <inv_row_2_scale>
 8001c26:	4603      	mov	r3, r0
 8001c28:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3303      	adds	r3, #3
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff ffb2 	bl	8001b98 <inv_row_2_scale>
 8001c34:	4603      	mov	r3, r0
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3306      	adds	r3, #6
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ffa5 	bl	8001b98 <inv_row_2_scale>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	019b      	lsls	r3, r3, #6
 8001c52:	b21a      	sxth	r2, r3
 8001c54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b21b      	sxth	r3, r3
 8001c5c:	81fb      	strh	r3, [r7, #14]

    return scalar;
 8001c5e:	89fb      	ldrh	r3, [r7, #14]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <run_self_test>:

static void run_self_test(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	; 0x28
 8001c6c:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8001c6e:	f107 020c 	add.w	r2, r7, #12
 8001c72:	f107 0318 	add.w	r3, r7, #24
 8001c76:	4611      	mov	r1, r2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 f9df 	bl	800403c <mpu_run_self_test>
 8001c7e:	6278      	str	r0, [r7, #36]	; 0x24
    if (result == 0x7)
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	2b07      	cmp	r3, #7
 8001c84:	d151      	bne.n	8001d2a <run_self_test+0xc2>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8001c86:	f107 0308 	add.w	r3, r7, #8
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f001 fa92 	bl	80031b4 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fb4c 	bl	8001330 <__aeabi_i2f>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	f7ff fb9a 	bl	80013d8 <__aeabi_fmul>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fd5c 	bl	8001764 <__aeabi_f2iz>
 8001cac:	4603      	mov	r3, r0
 8001cae:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fb3c 	bl	8001330 <__aeabi_i2f>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	f7ff fb8a 	bl	80013d8 <__aeabi_fmul>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fd4c 	bl	8001764 <__aeabi_f2iz>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fb2c 	bl	8001330 <__aeabi_i2f>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4610      	mov	r0, r2
 8001ce0:	f7ff fb7a 	bl	80013d8 <__aeabi_fmul>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fd3c 	bl	8001764 <__aeabi_f2iz>
 8001cec:	4603      	mov	r3, r0
 8001cee:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8001cf0:	f107 0318 	add.w	r3, r7, #24
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f002 fced 	bl	80046d4 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8001cfa:	1dbb      	adds	r3, r7, #6
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f001 fa91 	bl	8003224 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	88fa      	ldrh	r2, [r7, #6]
 8001d06:	fb02 f303 	mul.w	r3, r2, r3
 8001d0a:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	88fa      	ldrh	r2, [r7, #6]
 8001d10:	fb02 f303 	mul.w	r3, r2, r3
 8001d14:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	88fa      	ldrh	r2, [r7, #6]
 8001d1a:	fb02 f303 	mul.w	r3, r2, r3
 8001d1e:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	4618      	mov	r0, r3
 8001d26:	f002 fdb3 	bl	8004890 <dmp_set_accel_bias>
        //printf("setting bias succesfully ......\r\n");
    }
}
 8001d2a:	bf00      	nop
 8001d2c:	3728      	adds	r7, #40	; 0x28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <MPU6050_setClockSource>:
 * 5       | PLL with external 19.2MHz reference
 * 6       | Reserved
 * 7       | Stops the clock and keeps the timing generator in reset
*******************************************************************************/
void MPU6050_setClockSource(uint8_t source)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af02      	add	r7, sp, #8
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2303      	movs	r3, #3
 8001d42:	2202      	movs	r2, #2
 8001d44:	216b      	movs	r1, #107	; 0x6b
 8001d46:	20d0      	movs	r0, #208	; 0xd0
 8001d48:	f003 fb38 	bl	80053bc <IICwriteBits>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <MPU6050_setFullScaleGyroRange>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_setFullScaleGyroRange(uint8_t range)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2302      	movs	r3, #2
 8001d64:	2204      	movs	r2, #4
 8001d66:	211b      	movs	r1, #27
 8001d68:	20d0      	movs	r0, #208	; 0xd0
 8001d6a:	f003 fb27 	bl	80053bc <IICwriteBits>
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <MPU6050_setFullScaleAccelRange>:
/**********************************************************************
*:		void MPU6050_setFullScaleAccelRange(uint8_t range)
*:	      MPU6050 
*******************************************************************************/
void MPU6050_setFullScaleAccelRange(uint8_t range)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b084      	sub	sp, #16
 8001d7a:	af02      	add	r7, sp, #8
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2302      	movs	r3, #2
 8001d86:	2204      	movs	r2, #4
 8001d88:	211c      	movs	r1, #28
 8001d8a:	20d0      	movs	r0, #208	; 0xd0
 8001d8c:	f003 fb16 	bl	80053bc <IICwriteBits>
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <MPU6050_setSleepEnabled>:
*:	      MPU6050 
				enabled =1   
			    enabled =0   
*******************************************************************************/
void MPU6050_setSleepEnabled(uint8_t enabled)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	2206      	movs	r2, #6
 8001da6:	216b      	movs	r1, #107	; 0x6b
 8001da8:	20d0      	movs	r0, #208	; 0xd0
 8001daa:	f003 fab7 	bl	800531c <IICwriteBit>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <MPU6050_setI2CMasterModeEnabled>:
/**********************************************************************
*:		void MPU6050_setI2CMasterModeEnabled(uint8_t enabled)
*:	     MPU6050 AUX I2C
*******************************************************************************/
void MPU6050_setI2CMasterModeEnabled(uint8_t enabled)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2205      	movs	r2, #5
 8001dc4:	216a      	movs	r1, #106	; 0x6a
 8001dc6:	20d0      	movs	r0, #208	; 0xd0
 8001dc8:	f003 faa8 	bl	800531c <IICwriteBit>
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <MPU6050_setI2CBypassEnabled>:
/**********************************************************************
*:		void MPU6050_setI2CBypassEnabled(uint8_t enabled)
*:	     MPU6050 AUX I2C
*******************************************************************************/
void MPU6050_setI2CBypassEnabled(uint8_t enabled)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	2201      	movs	r2, #1
 8001de2:	2137      	movs	r1, #55	; 0x37
 8001de4:	20d0      	movs	r0, #208	; 0xd0
 8001de6:	f003 fa99 	bl	800531c <IICwriteBit>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <MPU6050_initialize>:
/**********************************************************************
*:		void MPU6050_initialize(void)
*:	     	MPU6050 
*******************************************************************************/
void MPU6050_initialize(void)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
    MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO);     //
 8001df6:	2002      	movs	r0, #2
 8001df8:	f7ff ff9b 	bl	8001d32 <MPU6050_setClockSource>
    MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000); //
 8001dfc:	2003      	movs	r0, #3
 8001dfe:	f7ff ffa9 	bl	8001d54 <MPU6050_setFullScaleGyroRange>
    MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);  // +-2G
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ffb7 	bl	8001d76 <MPU6050_setFullScaleAccelRange>
    MPU6050_setSleepEnabled(0);                          //
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7ff ffc5 	bl	8001d98 <MPU6050_setSleepEnabled>
    MPU6050_setI2CMasterModeEnabled(0);                  //MPU6050 AUXI2C
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f7ff ffd1 	bl	8001db6 <MPU6050_setI2CMasterModeEnabled>
    MPU6050_setI2CBypassEnabled(0);                      //I2C	MPU6050AUXI2C	
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff ffdd 	bl	8001dd4 <MPU6050_setI2CBypassEnabled>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <DMP_Init>:

  
    
**************************************************************************/
uint8_t DMP_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af04      	add	r7, sp, #16
    uint8_t temp[1] = {0};
 8001e26:	2300      	movs	r3, #0
 8001e28:	713b      	strb	r3, [r7, #4]
    uint8_t success_count = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1, 0xD1, 0x75, I2C_MEMADD_SIZE_8BIT, temp, 1, 10);
 8001e2e:	230a      	movs	r3, #10
 8001e30:	9302      	str	r3, [sp, #8]
 8001e32:	2301      	movs	r3, #1
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	2275      	movs	r2, #117	; 0x75
 8001e3e:	21d1      	movs	r1, #209	; 0xd1
 8001e40:	482f      	ldr	r0, [pc, #188]	; (8001f00 <DMP_Init+0xe0>)
 8001e42:	f005 fec7 	bl	8007bd4 <HAL_I2C_Mem_Read>

    if (temp[0] != 0x68)
 8001e46:	793b      	ldrb	r3, [r7, #4]
 8001e48:	2b68      	cmp	r3, #104	; 0x68
 8001e4a:	d001      	beq.n	8001e50 <DMP_Init+0x30>
        NVIC_SystemReset();
 8001e4c:	f7ff fe90 	bl	8001b70 <__NVIC_SystemReset>
    if (!mpu_init())
 8001e50:	f000 fd04 	bl	800285c <mpu_init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d14d      	bne.n	8001ef6 <DMP_Init+0xd6>
    {
        if (!mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8001e5a:	2078      	movs	r0, #120	; 0x78
 8001e5c:	f001 fa82 	bl	8003364 <mpu_set_sensors>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d102      	bne.n	8001e6c <DMP_Init+0x4c>
            success_count++;
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	71fb      	strb	r3, [r7, #7]
        if (!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8001e6c:	2078      	movs	r0, #120	; 0x78
 8001e6e:	f001 fa27 	bl	80032c0 <mpu_configure_fifo>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <DMP_Init+0x5e>
            success_count++;
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	71fb      	strb	r3, [r7, #7]
        if (!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 8001e7e:	20c8      	movs	r0, #200	; 0xc8
 8001e80:	f001 f932 	bl	80030e8 <mpu_set_sample_rate>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <DMP_Init+0x70>
            success_count++;
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	71fb      	strb	r3, [r7, #7]
        if (!dmp_load_motion_driver_firmware())
 8001e90:	f002 fb1e 	bl	80044d0 <dmp_load_motion_driver_firmware>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <DMP_Init+0x80>
            success_count++;
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	71fb      	strb	r3, [r7, #7]
        if (!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 8001ea0:	4818      	ldr	r0, [pc, #96]	; (8001f04 <DMP_Init+0xe4>)
 8001ea2:	f7ff feb9 	bl	8001c18 <inv_orientation_matrix_to_scalar>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f002 fb21 	bl	80044f0 <dmp_set_orientation>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d102      	bne.n	8001eba <DMP_Init+0x9a>
            success_count++;
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	71fb      	strb	r3, [r7, #7]
        if (!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8001eba:	f240 1073 	movw	r0, #371	; 0x173
 8001ebe:	f003 f83b 	bl	8004f38 <dmp_enable_feature>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <DMP_Init+0xae>
                                DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
                                DMP_FEATURE_GYRO_CAL))
            success_count++;
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	71fb      	strb	r3, [r7, #7]
        if (!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 8001ece:	20c8      	movs	r0, #200	; 0xc8
 8001ed0:	f002 fdb4 	bl	8004a3c <dmp_set_fifo_rate>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d102      	bne.n	8001ee0 <DMP_Init+0xc0>
            success_count++;
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	3301      	adds	r3, #1
 8001ede:	71fb      	strb	r3, [r7, #7]
        run_self_test();
 8001ee0:	f7ff fec2 	bl	8001c68 <run_self_test>
        if (!mpu_set_dmp_state(1))
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	f002 fa9f 	bl	8004428 <mpu_set_dmp_state>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <DMP_Init+0xd6>
            success_count++;
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	71fb      	strb	r3, [r7, #7]
    }
    return success_count;
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200010cc 	.word	0x200010cc
 8001f04:	20000000 	.word	0x20000000

08001f08 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f18:	4b18      	ldr	r3, [pc, #96]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f1a:	4a19      	ldr	r2, [pc, #100]	; (8001f80 <MX_ADC1_Init+0x78>)
 8001f1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f24:	4b15      	ldr	r3, [pc, #84]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f2a:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f32:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f38:	4b10      	ldr	r3, [pc, #64]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f44:	480d      	ldr	r0, [pc, #52]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f46:	f004 fb39 	bl	80065bc <HAL_ADC_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001f50:	f003 fe24 	bl	8005b9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001f54:	2306      	movs	r3, #6
 8001f56:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f60:	1d3b      	adds	r3, r7, #4
 8001f62:	4619      	mov	r1, r3
 8001f64:	4805      	ldr	r0, [pc, #20]	; (8001f7c <MX_ADC1_Init+0x74>)
 8001f66:	f004 fdc1 	bl	8006aec <HAL_ADC_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001f70:	f003 fe14 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	2000105c 	.word	0x2000105c
 8001f80:	40012400 	.word	0x40012400

08001f84 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 0310 	add.w	r3, r7, #16
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <HAL_ADC_MspInit+0x6c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d121      	bne.n	8001fe8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fa4:	4a13      	ldr	r2, [pc, #76]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fa6:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fae:	6193      	str	r3, [r2, #24]
 8001fb0:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fbe:	4b0d      	ldr	r3, [pc, #52]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_ADC_MspInit+0x70>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fd4:	2340      	movs	r3, #64	; 0x40
 8001fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4805      	ldr	r0, [pc, #20]	; (8001ff8 <HAL_ADC_MspInit+0x74>)
 8001fe4:	f005 fa22 	bl	800742c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001fe8:	bf00      	nop
 8001fea:	3720      	adds	r7, #32
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40012400 	.word	0x40012400
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40010800 	.word	0x40010800

08001ffc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002002:	4a10      	ldr	r2, [pc, #64]	; (8002044 <MX_DMA_Init+0x48>)
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <MX_DMA_Init+0x48>)
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6153      	str	r3, [r2, #20]
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <MX_DMA_Init+0x48>)
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800201a:	2200      	movs	r2, #0
 800201c:	2105      	movs	r1, #5
 800201e:	200e      	movs	r0, #14
 8002020:	f004 ffb7 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002024:	200e      	movs	r0, #14
 8002026:	f004 ffd0 	bl	8006fca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800202a:	2200      	movs	r2, #0
 800202c:	2105      	movs	r1, #5
 800202e:	200f      	movs	r0, #15
 8002030:	f004 ffaf 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002034:	200f      	movs	r0, #15
 8002036:	f004 ffc8 	bl	8006fca <HAL_NVIC_EnableIRQ>

}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000

08002048 <Kalman_Filter>:


  
**************************************************************************/
void Kalman_Filter(float Accel,float Gyro)		
{
 8002048:	b590      	push	{r4, r7, lr}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
	angle+=(Gyro - Q_bias) * dt; //
 8002052:	4b8f      	ldr	r3, [pc, #572]	; (8002290 <Kalman_Filter+0x248>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4619      	mov	r1, r3
 8002058:	6838      	ldr	r0, [r7, #0]
 800205a:	f7ff f8b3 	bl	80011c4 <__aeabi_fsub>
 800205e:	4603      	mov	r3, r0
 8002060:	461a      	mov	r2, r3
 8002062:	4b8c      	ldr	r3, [pc, #560]	; (8002294 <Kalman_Filter+0x24c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4619      	mov	r1, r3
 8002068:	4610      	mov	r0, r2
 800206a:	f7ff f9b5 	bl	80013d8 <__aeabi_fmul>
 800206e:	4603      	mov	r3, r0
 8002070:	461a      	mov	r2, r3
 8002072:	4b89      	ldr	r3, [pc, #548]	; (8002298 <Kalman_Filter+0x250>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4619      	mov	r1, r3
 8002078:	4610      	mov	r0, r2
 800207a:	f7ff f8a5 	bl	80011c8 <__addsf3>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	4b85      	ldr	r3, [pc, #532]	; (8002298 <Kalman_Filter+0x250>)
 8002084:	601a      	str	r2, [r3, #0]
	Pdot[0]=Q_angle - PP[0][1] - PP[1][0]; // Pk-
 8002086:	4b85      	ldr	r3, [pc, #532]	; (800229c <Kalman_Filter+0x254>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	4b85      	ldr	r3, [pc, #532]	; (80022a0 <Kalman_Filter+0x258>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4619      	mov	r1, r3
 8002090:	4610      	mov	r0, r2
 8002092:	f7ff f897 	bl	80011c4 <__aeabi_fsub>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	4b81      	ldr	r3, [pc, #516]	; (80022a0 <Kalman_Filter+0x258>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	4619      	mov	r1, r3
 80020a0:	4610      	mov	r0, r2
 80020a2:	f7ff f88f 	bl	80011c4 <__aeabi_fsub>
 80020a6:	4603      	mov	r3, r0
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b7e      	ldr	r3, [pc, #504]	; (80022a4 <Kalman_Filter+0x25c>)
 80020ac:	601a      	str	r2, [r3, #0]

	Pdot[1]=-PP[1][1];
 80020ae:	4b7c      	ldr	r3, [pc, #496]	; (80022a0 <Kalman_Filter+0x258>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80020b6:	4a7b      	ldr	r2, [pc, #492]	; (80022a4 <Kalman_Filter+0x25c>)
 80020b8:	6053      	str	r3, [r2, #4]
	Pdot[2]=-PP[1][1];
 80020ba:	4b79      	ldr	r3, [pc, #484]	; (80022a0 <Kalman_Filter+0x258>)
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80020c2:	4a78      	ldr	r2, [pc, #480]	; (80022a4 <Kalman_Filter+0x25c>)
 80020c4:	6093      	str	r3, [r2, #8]
	Pdot[3]=Q_gyro;
 80020c6:	4b78      	ldr	r3, [pc, #480]	; (80022a8 <Kalman_Filter+0x260>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a76      	ldr	r2, [pc, #472]	; (80022a4 <Kalman_Filter+0x25c>)
 80020cc:	60d3      	str	r3, [r2, #12]
	PP[0][0] += Pdot[0] * dt;   // Pk-
 80020ce:	4b74      	ldr	r3, [pc, #464]	; (80022a0 <Kalman_Filter+0x258>)
 80020d0:	681c      	ldr	r4, [r3, #0]
 80020d2:	4b74      	ldr	r3, [pc, #464]	; (80022a4 <Kalman_Filter+0x25c>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	4b6f      	ldr	r3, [pc, #444]	; (8002294 <Kalman_Filter+0x24c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4619      	mov	r1, r3
 80020dc:	4610      	mov	r0, r2
 80020de:	f7ff f97b 	bl	80013d8 <__aeabi_fmul>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4619      	mov	r1, r3
 80020e6:	4620      	mov	r0, r4
 80020e8:	f7ff f86e 	bl	80011c8 <__addsf3>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	4b6b      	ldr	r3, [pc, #428]	; (80022a0 <Kalman_Filter+0x258>)
 80020f2:	601a      	str	r2, [r3, #0]
	PP[0][1] += Pdot[1] * dt;   // =
 80020f4:	4b6a      	ldr	r3, [pc, #424]	; (80022a0 <Kalman_Filter+0x258>)
 80020f6:	685c      	ldr	r4, [r3, #4]
 80020f8:	4b6a      	ldr	r3, [pc, #424]	; (80022a4 <Kalman_Filter+0x25c>)
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4b65      	ldr	r3, [pc, #404]	; (8002294 <Kalman_Filter+0x24c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f7ff f968 	bl	80013d8 <__aeabi_fmul>
 8002108:	4603      	mov	r3, r0
 800210a:	4619      	mov	r1, r3
 800210c:	4620      	mov	r0, r4
 800210e:	f7ff f85b 	bl	80011c8 <__addsf3>
 8002112:	4603      	mov	r3, r0
 8002114:	461a      	mov	r2, r3
 8002116:	4b62      	ldr	r3, [pc, #392]	; (80022a0 <Kalman_Filter+0x258>)
 8002118:	605a      	str	r2, [r3, #4]
	PP[1][0] += Pdot[2] * dt;
 800211a:	4b61      	ldr	r3, [pc, #388]	; (80022a0 <Kalman_Filter+0x258>)
 800211c:	689c      	ldr	r4, [r3, #8]
 800211e:	4b61      	ldr	r3, [pc, #388]	; (80022a4 <Kalman_Filter+0x25c>)
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	4b5c      	ldr	r3, [pc, #368]	; (8002294 <Kalman_Filter+0x24c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4619      	mov	r1, r3
 8002128:	4610      	mov	r0, r2
 800212a:	f7ff f955 	bl	80013d8 <__aeabi_fmul>
 800212e:	4603      	mov	r3, r0
 8002130:	4619      	mov	r1, r3
 8002132:	4620      	mov	r0, r4
 8002134:	f7ff f848 	bl	80011c8 <__addsf3>
 8002138:	4603      	mov	r3, r0
 800213a:	461a      	mov	r2, r3
 800213c:	4b58      	ldr	r3, [pc, #352]	; (80022a0 <Kalman_Filter+0x258>)
 800213e:	609a      	str	r2, [r3, #8]
	PP[1][1] += Pdot[3] * dt;
 8002140:	4b57      	ldr	r3, [pc, #348]	; (80022a0 <Kalman_Filter+0x258>)
 8002142:	68dc      	ldr	r4, [r3, #12]
 8002144:	4b57      	ldr	r3, [pc, #348]	; (80022a4 <Kalman_Filter+0x25c>)
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	4b52      	ldr	r3, [pc, #328]	; (8002294 <Kalman_Filter+0x24c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4619      	mov	r1, r3
 800214e:	4610      	mov	r0, r2
 8002150:	f7ff f942 	bl	80013d8 <__aeabi_fmul>
 8002154:	4603      	mov	r3, r0
 8002156:	4619      	mov	r1, r3
 8002158:	4620      	mov	r0, r4
 800215a:	f7ff f835 	bl	80011c8 <__addsf3>
 800215e:	4603      	mov	r3, r0
 8002160:	461a      	mov	r2, r3
 8002162:	4b4f      	ldr	r3, [pc, #316]	; (80022a0 <Kalman_Filter+0x258>)
 8002164:	60da      	str	r2, [r3, #12]
		
	Angle_err = Accel - angle;	//zk-
 8002166:	4b4c      	ldr	r3, [pc, #304]	; (8002298 <Kalman_Filter+0x250>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4619      	mov	r1, r3
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff f829 	bl	80011c4 <__aeabi_fsub>
 8002172:	4603      	mov	r3, r0
 8002174:	461a      	mov	r2, r3
 8002176:	4b4d      	ldr	r3, [pc, #308]	; (80022ac <Kalman_Filter+0x264>)
 8002178:	601a      	str	r2, [r3, #0]
	
	PCt_0 = C_0 * PP[0][0];
 800217a:	4b4d      	ldr	r3, [pc, #308]	; (80022b0 <Kalman_Filter+0x268>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff f8d6 	bl	8001330 <__aeabi_i2f>
 8002184:	4602      	mov	r2, r0
 8002186:	4b46      	ldr	r3, [pc, #280]	; (80022a0 <Kalman_Filter+0x258>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4619      	mov	r1, r3
 800218c:	4610      	mov	r0, r2
 800218e:	f7ff f923 	bl	80013d8 <__aeabi_fmul>
 8002192:	4603      	mov	r3, r0
 8002194:	461a      	mov	r2, r3
 8002196:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <Kalman_Filter+0x26c>)
 8002198:	601a      	str	r2, [r3, #0]
	PCt_1 = C_0 * PP[1][0];
 800219a:	4b45      	ldr	r3, [pc, #276]	; (80022b0 <Kalman_Filter+0x268>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff f8c6 	bl	8001330 <__aeabi_i2f>
 80021a4:	4602      	mov	r2, r0
 80021a6:	4b3e      	ldr	r3, [pc, #248]	; (80022a0 <Kalman_Filter+0x258>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	4619      	mov	r1, r3
 80021ac:	4610      	mov	r0, r2
 80021ae:	f7ff f913 	bl	80013d8 <__aeabi_fmul>
 80021b2:	4603      	mov	r3, r0
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <Kalman_Filter+0x270>)
 80021b8:	601a      	str	r2, [r3, #0]
	
	E = R_angle + C_0 * PCt_0;
 80021ba:	4b3d      	ldr	r3, [pc, #244]	; (80022b0 <Kalman_Filter+0x268>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff f8b6 	bl	8001330 <__aeabi_i2f>
 80021c4:	4602      	mov	r2, r0
 80021c6:	4b3b      	ldr	r3, [pc, #236]	; (80022b4 <Kalman_Filter+0x26c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4619      	mov	r1, r3
 80021cc:	4610      	mov	r0, r2
 80021ce:	f7ff f903 	bl	80013d8 <__aeabi_fmul>
 80021d2:	4603      	mov	r3, r0
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b39      	ldr	r3, [pc, #228]	; (80022bc <Kalman_Filter+0x274>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4619      	mov	r1, r3
 80021dc:	4610      	mov	r0, r2
 80021de:	f7fe fff3 	bl	80011c8 <__addsf3>
 80021e2:	4603      	mov	r3, r0
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b36      	ldr	r3, [pc, #216]	; (80022c0 <Kalman_Filter+0x278>)
 80021e8:	601a      	str	r2, [r3, #0]
	
	K_0 = PCt_0 / E;
 80021ea:	4b32      	ldr	r3, [pc, #200]	; (80022b4 <Kalman_Filter+0x26c>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	4b34      	ldr	r3, [pc, #208]	; (80022c0 <Kalman_Filter+0x278>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4619      	mov	r1, r3
 80021f4:	4610      	mov	r0, r2
 80021f6:	f7ff f9a3 	bl	8001540 <__aeabi_fdiv>
 80021fa:	4603      	mov	r3, r0
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <Kalman_Filter+0x27c>)
 8002200:	601a      	str	r2, [r3, #0]
	K_1 = PCt_1 / E;
 8002202:	4b2d      	ldr	r3, [pc, #180]	; (80022b8 <Kalman_Filter+0x270>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	4b2e      	ldr	r3, [pc, #184]	; (80022c0 <Kalman_Filter+0x278>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4619      	mov	r1, r3
 800220c:	4610      	mov	r0, r2
 800220e:	f7ff f997 	bl	8001540 <__aeabi_fdiv>
 8002212:	4603      	mov	r3, r0
 8002214:	461a      	mov	r2, r3
 8002216:	4b2c      	ldr	r3, [pc, #176]	; (80022c8 <Kalman_Filter+0x280>)
 8002218:	601a      	str	r2, [r3, #0]
	
	t_0 = PCt_0;
 800221a:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <Kalman_Filter+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a2b      	ldr	r2, [pc, #172]	; (80022cc <Kalman_Filter+0x284>)
 8002220:	6013      	str	r3, [r2, #0]
	t_1 = C_0 * PP[0][1];
 8002222:	4b23      	ldr	r3, [pc, #140]	; (80022b0 <Kalman_Filter+0x268>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff f882 	bl	8001330 <__aeabi_i2f>
 800222c:	4602      	mov	r2, r0
 800222e:	4b1c      	ldr	r3, [pc, #112]	; (80022a0 <Kalman_Filter+0x258>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	4619      	mov	r1, r3
 8002234:	4610      	mov	r0, r2
 8002236:	f7ff f8cf 	bl	80013d8 <__aeabi_fmul>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	4b24      	ldr	r3, [pc, #144]	; (80022d0 <Kalman_Filter+0x288>)
 8002240:	601a      	str	r2, [r3, #0]

	PP[0][0] -= K_0 * t_0;		 //
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <Kalman_Filter+0x258>)
 8002244:	681c      	ldr	r4, [r3, #0]
 8002246:	4b1f      	ldr	r3, [pc, #124]	; (80022c4 <Kalman_Filter+0x27c>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4b20      	ldr	r3, [pc, #128]	; (80022cc <Kalman_Filter+0x284>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4619      	mov	r1, r3
 8002250:	4610      	mov	r0, r2
 8002252:	f7ff f8c1 	bl	80013d8 <__aeabi_fmul>
 8002256:	4603      	mov	r3, r0
 8002258:	4619      	mov	r1, r3
 800225a:	4620      	mov	r0, r4
 800225c:	f7fe ffb2 	bl	80011c4 <__aeabi_fsub>
 8002260:	4603      	mov	r3, r0
 8002262:	461a      	mov	r2, r3
 8002264:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <Kalman_Filter+0x258>)
 8002266:	601a      	str	r2, [r3, #0]
	PP[0][1] -= K_0 * t_1;
 8002268:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <Kalman_Filter+0x258>)
 800226a:	685c      	ldr	r4, [r3, #4]
 800226c:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <Kalman_Filter+0x27c>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <Kalman_Filter+0x288>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4619      	mov	r1, r3
 8002276:	4610      	mov	r0, r2
 8002278:	f7ff f8ae 	bl	80013d8 <__aeabi_fmul>
 800227c:	4603      	mov	r3, r0
 800227e:	4619      	mov	r1, r3
 8002280:	4620      	mov	r0, r4
 8002282:	f7fe ff9f 	bl	80011c4 <__aeabi_fsub>
 8002286:	4603      	mov	r3, r0
 8002288:	461a      	mov	r2, r3
 800228a:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <Kalman_Filter+0x258>)
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	e021      	b.n	80022d4 <Kalman_Filter+0x28c>
 8002290:	2000108c 	.word	0x2000108c
 8002294:	20000018 	.word	0x20000018
 8002298:	200010a0 	.word	0x200010a0
 800229c:	2000000c 	.word	0x2000000c
 80022a0:	20000020 	.word	0x20000020
 80022a4:	2000008c 	.word	0x2000008c
 80022a8:	20000010 	.word	0x20000010
 80022ac:	200010a8 	.word	0x200010a8
 80022b0:	2000001c 	.word	0x2000001c
 80022b4:	2000109c 	.word	0x2000109c
 80022b8:	200010a4 	.word	0x200010a4
 80022bc:	20000014 	.word	0x20000014
 80022c0:	200010b0 	.word	0x200010b0
 80022c4:	200010b4 	.word	0x200010b4
 80022c8:	200010ac 	.word	0x200010ac
 80022cc:	20001098 	.word	0x20001098
 80022d0:	20001090 	.word	0x20001090
	PP[1][0] -= K_1 * t_0;
 80022d4:	4b2d      	ldr	r3, [pc, #180]	; (800238c <Kalman_Filter+0x344>)
 80022d6:	689c      	ldr	r4, [r3, #8]
 80022d8:	4b2d      	ldr	r3, [pc, #180]	; (8002390 <Kalman_Filter+0x348>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <Kalman_Filter+0x34c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4619      	mov	r1, r3
 80022e2:	4610      	mov	r0, r2
 80022e4:	f7ff f878 	bl	80013d8 <__aeabi_fmul>
 80022e8:	4603      	mov	r3, r0
 80022ea:	4619      	mov	r1, r3
 80022ec:	4620      	mov	r0, r4
 80022ee:	f7fe ff69 	bl	80011c4 <__aeabi_fsub>
 80022f2:	4603      	mov	r3, r0
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b25      	ldr	r3, [pc, #148]	; (800238c <Kalman_Filter+0x344>)
 80022f8:	609a      	str	r2, [r3, #8]
	PP[1][1] -= K_1 * t_1;
 80022fa:	4b24      	ldr	r3, [pc, #144]	; (800238c <Kalman_Filter+0x344>)
 80022fc:	68dc      	ldr	r4, [r3, #12]
 80022fe:	4b24      	ldr	r3, [pc, #144]	; (8002390 <Kalman_Filter+0x348>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <Kalman_Filter+0x350>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4619      	mov	r1, r3
 8002308:	4610      	mov	r0, r2
 800230a:	f7ff f865 	bl	80013d8 <__aeabi_fmul>
 800230e:	4603      	mov	r3, r0
 8002310:	4619      	mov	r1, r3
 8002312:	4620      	mov	r0, r4
 8002314:	f7fe ff56 	bl	80011c4 <__aeabi_fsub>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	4b1b      	ldr	r3, [pc, #108]	; (800238c <Kalman_Filter+0x344>)
 800231e:	60da      	str	r2, [r3, #12]
		
	angle	+= K_0 * Angle_err;	 //
 8002320:	4b1e      	ldr	r3, [pc, #120]	; (800239c <Kalman_Filter+0x354>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <Kalman_Filter+0x358>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4619      	mov	r1, r3
 800232a:	4610      	mov	r0, r2
 800232c:	f7ff f854 	bl	80013d8 <__aeabi_fmul>
 8002330:	4603      	mov	r3, r0
 8002332:	461a      	mov	r2, r3
 8002334:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <Kalman_Filter+0x35c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	4610      	mov	r0, r2
 800233c:	f7fe ff44 	bl	80011c8 <__addsf3>
 8002340:	4603      	mov	r3, r0
 8002342:	461a      	mov	r2, r3
 8002344:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <Kalman_Filter+0x35c>)
 8002346:	601a      	str	r2, [r3, #0]
	Q_bias	+= K_1 * Angle_err;	 //
 8002348:	4b11      	ldr	r3, [pc, #68]	; (8002390 <Kalman_Filter+0x348>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b14      	ldr	r3, [pc, #80]	; (80023a0 <Kalman_Filter+0x358>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7ff f840 	bl	80013d8 <__aeabi_fmul>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <Kalman_Filter+0x360>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f7fe ff30 	bl	80011c8 <__addsf3>
 8002368:	4603      	mov	r3, r0
 800236a:	461a      	mov	r2, r3
 800236c:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <Kalman_Filter+0x360>)
 800236e:	601a      	str	r2, [r3, #0]
	angle_dot   = Gyro - Q_bias;	 //()=
 8002370:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <Kalman_Filter+0x360>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4619      	mov	r1, r3
 8002376:	6838      	ldr	r0, [r7, #0]
 8002378:	f7fe ff24 	bl	80011c4 <__aeabi_fsub>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <Kalman_Filter+0x364>)
 8002382:	601a      	str	r2, [r3, #0]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	bd90      	pop	{r4, r7, pc}
 800238c:	20000020 	.word	0x20000020
 8002390:	200010ac 	.word	0x200010ac
 8002394:	20001098 	.word	0x20001098
 8002398:	20001090 	.word	0x20001090
 800239c:	200010b4 	.word	0x200010b4
 80023a0:	200010a8 	.word	0x200010a8
 80023a4:	200010a0 	.word	0x200010a0
 80023a8:	2000108c 	.word	0x2000108c
 80023ac:	20001094 	.word	0x20001094

080023b0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4a06      	ldr	r2, [pc, #24]	; (80023d8 <vApplicationGetIdleTaskMemory+0x28>)
 80023c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	4a05      	ldr	r2, [pc, #20]	; (80023dc <vApplicationGetIdleTaskMemory+0x2c>)
 80023c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2280      	movs	r2, #128	; 0x80
 80023cc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80023ce:	bf00      	nop
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr
 80023d8:	2000009c 	.word	0x2000009c
 80023dc:	200000f0 	.word	0x200000f0

080023e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80023e0:	b5b0      	push	{r4, r5, r7, lr}
 80023e2:	b08e      	sub	sp, #56	; 0x38
 80023e4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80023e6:	4b14      	ldr	r3, [pc, #80]	; (8002438 <MX_FREERTOS_Init+0x58>)
 80023e8:	f107 041c 	add.w	r4, r7, #28
 80023ec:	461d      	mov	r5, r3
 80023ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f008 fc4d 	bl	800aca0 <osThreadCreate>
 8002406:	4602      	mov	r2, r0
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <MX_FREERTOS_Init+0x5c>)
 800240a:	601a      	str	r2, [r3, #0]

  /* definition and creation of nonblock */
  osThreadDef(nonblock, StartTask_nonblock, osPriorityNormal, 0, 128);
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <MX_FREERTOS_Init+0x60>)
 800240e:	463c      	mov	r4, r7
 8002410:	461d      	mov	r5, r3
 8002412:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002414:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002416:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800241a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nonblockHandle = osThreadCreate(osThread(nonblock), NULL);
 800241e:	463b      	mov	r3, r7
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f008 fc3c 	bl	800aca0 <osThreadCreate>
 8002428:	4602      	mov	r2, r0
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <MX_FREERTOS_Init+0x64>)
 800242c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800242e:	bf00      	nop
 8002430:	3738      	adds	r7, #56	; 0x38
 8002432:	46bd      	mov	sp, r7
 8002434:	bdb0      	pop	{r4, r5, r7, pc}
 8002436:	bf00      	nop
 8002438:	0800bffc 	.word	0x0800bffc
 800243c:	200010b8 	.word	0x200010b8
 8002440:	0800c024 	.word	0x0800c024
 8002444:	200010c4 	.word	0x200010c4

08002448 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002448:	b590      	push	{r4, r7, lr}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for (;;)
  {
    HAL_ADC_Start(&hadc1);
 8002450:	4833      	ldr	r0, [pc, #204]	; (8002520 <StartDefaultTask+0xd8>)
 8002452:	f004 f98b 	bl	800676c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10); //10ms overtime
 8002456:	210a      	movs	r1, #10
 8002458:	4831      	ldr	r0, [pc, #196]	; (8002520 <StartDefaultTask+0xd8>)
 800245a:	f004 fa35 	bl	80068c8 <HAL_ADC_PollForConversion>
    if (HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_REG_EOC))
 800245e:	4830      	ldr	r0, [pc, #192]	; (8002520 <StartDefaultTask+0xd8>)
 8002460:	f004 fc3c 	bl	8006cdc <HAL_ADC_GetState>
 8002464:	4603      	mov	r3, r0
 8002466:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800246a:	2b00      	cmp	r3, #0
 800246c:	d035      	beq.n	80024da <StartDefaultTask+0x92>
    {
      battery_adc = HAL_ADC_GetValue(&hadc1);
 800246e:	482c      	ldr	r0, [pc, #176]	; (8002520 <StartDefaultTask+0xd8>)
 8002470:	f004 fb30 	bl	8006ad4 <HAL_ADC_GetValue>
 8002474:	4603      	mov	r3, r0
 8002476:	b29a      	uxth	r2, r3
 8002478:	4b2a      	ldr	r3, [pc, #168]	; (8002524 <StartDefaultTask+0xdc>)
 800247a:	801a      	strh	r2, [r3, #0]
      battery_volt = battery_adc * 3.3 * 11 * 100 / 4096;
 800247c:	4b29      	ldr	r3, [pc, #164]	; (8002524 <StartDefaultTask+0xdc>)
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fb23 	bl	8000acc <__aeabi_i2d>
 8002486:	a324      	add	r3, pc, #144	; (adr r3, 8002518 <StartDefaultTask+0xd0>)
 8002488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248c:	f7fe fb84 	bl	8000b98 <__aeabi_dmul>
 8002490:	4603      	mov	r3, r0
 8002492:	460c      	mov	r4, r1
 8002494:	4618      	mov	r0, r3
 8002496:	4621      	mov	r1, r4
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	4b22      	ldr	r3, [pc, #136]	; (8002528 <StartDefaultTask+0xe0>)
 800249e:	f7fe fb7b 	bl	8000b98 <__aeabi_dmul>
 80024a2:	4603      	mov	r3, r0
 80024a4:	460c      	mov	r4, r1
 80024a6:	4618      	mov	r0, r3
 80024a8:	4621      	mov	r1, r4
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	4b1f      	ldr	r3, [pc, #124]	; (800252c <StartDefaultTask+0xe4>)
 80024b0:	f7fe fb72 	bl	8000b98 <__aeabi_dmul>
 80024b4:	4603      	mov	r3, r0
 80024b6:	460c      	mov	r4, r1
 80024b8:	4618      	mov	r0, r3
 80024ba:	4621      	mov	r1, r4
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <StartDefaultTask+0xe8>)
 80024c2:	f7fe fc93 	bl	8000dec <__aeabi_ddiv>
 80024c6:	4603      	mov	r3, r0
 80024c8:	460c      	mov	r4, r1
 80024ca:	4618      	mov	r0, r3
 80024cc:	4621      	mov	r1, r4
 80024ce:	f7fe fdfd 	bl	80010cc <__aeabi_d2iz>
 80024d2:	4603      	mov	r3, r0
 80024d4:	b21a      	sxth	r2, r3
 80024d6:	4b17      	ldr	r3, [pc, #92]	; (8002534 <StartDefaultTask+0xec>)
 80024d8:	801a      	strh	r2, [r3, #0]
    }

    if (Angle_Balance < -30 || Angle_Balance > 30)
 80024da:	4b17      	ldr	r3, [pc, #92]	; (8002538 <StartDefaultTask+0xf0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4917      	ldr	r1, [pc, #92]	; (800253c <StartDefaultTask+0xf4>)
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff f917 	bl	8001714 <__aeabi_fcmplt>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d108      	bne.n	80024fe <StartDefaultTask+0xb6>
 80024ec:	4b12      	ldr	r3, [pc, #72]	; (8002538 <StartDefaultTask+0xf0>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4913      	ldr	r1, [pc, #76]	; (8002540 <StartDefaultTask+0xf8>)
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff f92c 	bl	8001750 <__aeabi_fcmpgt>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <StartDefaultTask+0xbc>
		{
			flag_stop = 1;
 80024fe:	4b11      	ldr	r3, [pc, #68]	; (8002544 <StartDefaultTask+0xfc>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
		}

    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002504:	2110      	movs	r1, #16
 8002506:	4810      	ldr	r0, [pc, #64]	; (8002548 <StartDefaultTask+0x100>)
 8002508:	f005 f919 	bl	800773e <HAL_GPIO_TogglePin>
    osDelay(800);
 800250c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002510:	f008 fc12 	bl	800ad38 <osDelay>
    HAL_ADC_Start(&hadc1);
 8002514:	e79c      	b.n	8002450 <StartDefaultTask+0x8>
 8002516:	bf00      	nop
 8002518:	66666666 	.word	0x66666666
 800251c:	400a6666 	.word	0x400a6666
 8002520:	2000105c 	.word	0x2000105c
 8002524:	200010c2 	.word	0x200010c2
 8002528:	40260000 	.word	0x40260000
 800252c:	40590000 	.word	0x40590000
 8002530:	40b00000 	.word	0x40b00000
 8002534:	200010c8 	.word	0x200010c8
 8002538:	20001144 	.word	0x20001144
 800253c:	c1f00000 	.word	0xc1f00000
 8002540:	41f00000 	.word	0x41f00000
 8002544:	2000005c 	.word	0x2000005c
 8002548:	40010800 	.word	0x40010800

0800254c <StartTask_nonblock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_nonblock */
void StartTask_nonblock(void const * argument)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_nonblock */
  uint8_t cnt_mistakenly_touching = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	73fb      	strb	r3, [r7, #15]
  uint8_t last_read_userKey = 1;
 8002558:	2301      	movs	r3, #1
 800255a:	73bb      	strb	r3, [r7, #14]

  /* Infinite loop */
  for (;;)
  {
    
    if (HAL_GPIO_ReadPin(USER_KEY_GPIO_Port, USER_KEY_Pin) == GPIO_PIN_RESET)
 800255c:	2120      	movs	r1, #32
 800255e:	4813      	ldr	r0, [pc, #76]	; (80025ac <StartTask_nonblock+0x60>)
 8002560:	f005 f8be 	bl	80076e0 <HAL_GPIO_ReadPin>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d108      	bne.n	800257c <StartTask_nonblock+0x30>
    {
      if(cnt_mistakenly_touching < 0xff){
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	2bff      	cmp	r3, #255	; 0xff
 800256e:	d002      	beq.n	8002576 <StartTask_nonblock+0x2a>
        cnt_mistakenly_touching++;
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	3301      	adds	r3, #1
 8002574:	73fb      	strb	r3, [r7, #15]
      }
			last_read_userKey = GPIO_PIN_RESET;
 8002576:	2300      	movs	r3, #0
 8002578:	73bb      	strb	r3, [r7, #14]
 800257a:	e013      	b.n	80025a4 <StartTask_nonblock+0x58>
    }else
    {
      if(last_read_userKey == GPIO_PIN_RESET){
 800257c:	7bbb      	ldrb	r3, [r7, #14]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10e      	bne.n	80025a0 <StartTask_nonblock+0x54>
        if(cnt_mistakenly_touching >= 2)
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d90b      	bls.n	80025a0 <StartTask_nonblock+0x54>
        {
          flag_stop = flag_stop == 0  ? 1 : 0;
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <StartTask_nonblock+0x64>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	bf0c      	ite	eq
 8002590:	2301      	moveq	r3, #1
 8002592:	2300      	movne	r3, #0
 8002594:	b2db      	uxtb	r3, r3
 8002596:	461a      	mov	r2, r3
 8002598:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <StartTask_nonblock+0x64>)
 800259a:	701a      	strb	r2, [r3, #0]
          cnt_mistakenly_touching = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	73fb      	strb	r3, [r7, #15]
        }
      }
      last_read_userKey = GPIO_PIN_SET;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73bb      	strb	r3, [r7, #14]
    }
    

    
    osDelay(25);
 80025a4:	2019      	movs	r0, #25
 80025a6:	f008 fbc7 	bl	800ad38 <osDelay>
    if (HAL_GPIO_ReadPin(USER_KEY_GPIO_Port, USER_KEY_Pin) == GPIO_PIN_RESET)
 80025aa:	e7d7      	b.n	800255c <StartTask_nonblock+0x10>
 80025ac:	40010800 	.word	0x40010800
 80025b0:	2000005c 	.word	0x2000005c

080025b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ba:	f107 0310 	add.w	r3, r7, #16
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c8:	4a34      	ldr	r2, [pc, #208]	; (800269c <MX_GPIO_Init+0xe8>)
 80025ca:	4b34      	ldr	r3, [pc, #208]	; (800269c <MX_GPIO_Init+0xe8>)
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f043 0320 	orr.w	r3, r3, #32
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b31      	ldr	r3, [pc, #196]	; (800269c <MX_GPIO_Init+0xe8>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f003 0320 	and.w	r3, r3, #32
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e0:	4a2e      	ldr	r2, [pc, #184]	; (800269c <MX_GPIO_Init+0xe8>)
 80025e2:	4b2e      	ldr	r3, [pc, #184]	; (800269c <MX_GPIO_Init+0xe8>)
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	f043 0304 	orr.w	r3, r3, #4
 80025ea:	6193      	str	r3, [r2, #24]
 80025ec:	4b2b      	ldr	r3, [pc, #172]	; (800269c <MX_GPIO_Init+0xe8>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f003 0304 	and.w	r3, r3, #4
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f8:	4a28      	ldr	r2, [pc, #160]	; (800269c <MX_GPIO_Init+0xe8>)
 80025fa:	4b28      	ldr	r3, [pc, #160]	; (800269c <MX_GPIO_Init+0xe8>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f043 0308 	orr.w	r3, r3, #8
 8002602:	6193      	str	r3, [r2, #24]
 8002604:	4b25      	ldr	r3, [pc, #148]	; (800269c <MX_GPIO_Init+0xe8>)
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002610:	2201      	movs	r2, #1
 8002612:	2110      	movs	r1, #16
 8002614:	4822      	ldr	r0, [pc, #136]	; (80026a0 <MX_GPIO_Init+0xec>)
 8002616:	f005 f87a 	bl	800770e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800261a:	2200      	movs	r2, #0
 800261c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002620:	4820      	ldr	r0, [pc, #128]	; (80026a4 <MX_GPIO_Init+0xf0>)
 8002622:	f005 f874 	bl	800770e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002626:	2310      	movs	r3, #16
 8002628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262a:	2301      	movs	r3, #1
 800262c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800262e:	2301      	movs	r3, #1
 8002630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002632:	2302      	movs	r3, #2
 8002634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002636:	f107 0310 	add.w	r3, r7, #16
 800263a:	4619      	mov	r1, r3
 800263c:	4818      	ldr	r0, [pc, #96]	; (80026a0 <MX_GPIO_Init+0xec>)
 800263e:	f004 fef5 	bl	800742c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_KEY_Pin;
 8002642:	2320      	movs	r3, #32
 8002644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800264a:	2301      	movs	r3, #1
 800264c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_KEY_GPIO_Port, &GPIO_InitStruct);
 800264e:	f107 0310 	add.w	r3, r7, #16
 8002652:	4619      	mov	r1, r3
 8002654:	4812      	ldr	r0, [pc, #72]	; (80026a0 <MX_GPIO_Init+0xec>)
 8002656:	f004 fee9 	bl	800742c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800265a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800265e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002660:	2301      	movs	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002668:	2302      	movs	r3, #2
 800266a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266c:	f107 0310 	add.w	r3, r7, #16
 8002670:	4619      	mov	r1, r3
 8002672:	480c      	ldr	r0, [pc, #48]	; (80026a4 <MX_GPIO_Init+0xf0>)
 8002674:	f004 feda 	bl	800742c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800267c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <MX_GPIO_Init+0xf4>)
 8002680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	2300      	movs	r3, #0
 8002684:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 0310 	add.w	r3, r7, #16
 800268a:	4619      	mov	r1, r3
 800268c:	4804      	ldr	r0, [pc, #16]	; (80026a0 <MX_GPIO_Init+0xec>)
 800268e:	f004 fecd 	bl	800742c <HAL_GPIO_Init>

}
 8002692:	bf00      	nop
 8002694:	3720      	adds	r7, #32
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40021000 	.word	0x40021000
 80026a0:	40010800 	.word	0x40010800
 80026a4:	40010c00 	.word	0x40010c00
 80026a8:	10110000 	.word	0x10110000

080026ac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026b0:	4b12      	ldr	r3, [pc, #72]	; (80026fc <MX_I2C1_Init+0x50>)
 80026b2:	4a13      	ldr	r2, [pc, #76]	; (8002700 <MX_I2C1_Init+0x54>)
 80026b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80026b6:	4b11      	ldr	r3, [pc, #68]	; (80026fc <MX_I2C1_Init+0x50>)
 80026b8:	4a12      	ldr	r2, [pc, #72]	; (8002704 <MX_I2C1_Init+0x58>)
 80026ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <MX_I2C1_Init+0x50>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <MX_I2C1_Init+0x50>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <MX_I2C1_Init+0x50>)
 80026ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026d0:	4b0a      	ldr	r3, [pc, #40]	; (80026fc <MX_I2C1_Init+0x50>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80026d6:	4b09      	ldr	r3, [pc, #36]	; (80026fc <MX_I2C1_Init+0x50>)
 80026d8:	2200      	movs	r2, #0
 80026da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026dc:	4b07      	ldr	r3, [pc, #28]	; (80026fc <MX_I2C1_Init+0x50>)
 80026de:	2200      	movs	r2, #0
 80026e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026e2:	4b06      	ldr	r3, [pc, #24]	; (80026fc <MX_I2C1_Init+0x50>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026e8:	4804      	ldr	r0, [pc, #16]	; (80026fc <MX_I2C1_Init+0x50>)
 80026ea:	f005 f841 	bl	8007770 <HAL_I2C_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80026f4:	f003 fa52 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	200010cc 	.word	0x200010cc
 8002700:	40005400 	.word	0x40005400
 8002704:	000186a0 	.word	0x000186a0

08002708 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a1d      	ldr	r2, [pc, #116]	; (8002798 <HAL_I2C_MspInit+0x90>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d132      	bne.n	800278e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002728:	4a1c      	ldr	r2, [pc, #112]	; (800279c <HAL_I2C_MspInit+0x94>)
 800272a:	4b1c      	ldr	r3, [pc, #112]	; (800279c <HAL_I2C_MspInit+0x94>)
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	f043 0308 	orr.w	r3, r3, #8
 8002732:	6193      	str	r3, [r2, #24]
 8002734:	4b19      	ldr	r3, [pc, #100]	; (800279c <HAL_I2C_MspInit+0x94>)
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002740:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002746:	2312      	movs	r3, #18
 8002748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800274a:	2303      	movs	r3, #3
 800274c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274e:	f107 0314 	add.w	r3, r7, #20
 8002752:	4619      	mov	r1, r3
 8002754:	4812      	ldr	r0, [pc, #72]	; (80027a0 <HAL_I2C_MspInit+0x98>)
 8002756:	f004 fe69 	bl	800742c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800275a:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_I2C_MspInit+0x9c>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
 8002760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002762:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	f043 0302 	orr.w	r3, r3, #2
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
 8002770:	4a0c      	ldr	r2, [pc, #48]	; (80027a4 <HAL_I2C_MspInit+0x9c>)
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002776:	4a09      	ldr	r2, [pc, #36]	; (800279c <HAL_I2C_MspInit+0x94>)
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <HAL_I2C_MspInit+0x94>)
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002780:	61d3      	str	r3, [r2, #28]
 8002782:	4b06      	ldr	r3, [pc, #24]	; (800279c <HAL_I2C_MspInit+0x94>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800278e:	bf00      	nop
 8002790:	3728      	adds	r7, #40	; 0x28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40005400 	.word	0x40005400
 800279c:	40021000 	.word	0x40021000
 80027a0:	40010c00 	.word	0x40010c00
 80027a4:	40010000 	.word	0x40010000

080027a8 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80027b2:	4b29      	ldr	r3, [pc, #164]	; (8002858 <set_int_enable+0xb0>)
 80027b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01c      	beq.n	80027f6 <set_int_enable+0x4e>
        if (enable)
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 80027c2:	2302      	movs	r3, #2
 80027c4:	73fb      	strb	r3, [r7, #15]
 80027c6:	e001      	b.n	80027cc <set_int_enable+0x24>
        else
            tmp = 0x00;
 80027c8:	2300      	movs	r3, #0
 80027ca:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80027cc:	4b22      	ldr	r3, [pc, #136]	; (8002858 <set_int_enable+0xb0>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	7818      	ldrb	r0, [r3, #0]
 80027d2:	4b21      	ldr	r3, [pc, #132]	; (8002858 <set_int_enable+0xb0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	7bd9      	ldrb	r1, [r3, #15]
 80027d8:	f107 030f 	add.w	r3, r7, #15
 80027dc:	2201      	movs	r2, #1
 80027de:	f002 fd51 	bl	8005284 <i2c_write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d002      	beq.n	80027ee <set_int_enable+0x46>
            return -1;
 80027e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ec:	e030      	b.n	8002850 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80027ee:	7bfa      	ldrb	r2, [r7, #15]
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <set_int_enable+0xb0>)
 80027f2:	745a      	strb	r2, [r3, #17]
 80027f4:	e02b      	b.n	800284e <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80027f6:	4b18      	ldr	r3, [pc, #96]	; (8002858 <set_int_enable+0xb0>)
 80027f8:	7a9b      	ldrb	r3, [r3, #10]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d102      	bne.n	8002804 <set_int_enable+0x5c>
            return -1;
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002802:	e025      	b.n	8002850 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d005      	beq.n	8002816 <set_int_enable+0x6e>
 800280a:	4b13      	ldr	r3, [pc, #76]	; (8002858 <set_int_enable+0xb0>)
 800280c:	7c5b      	ldrb	r3, [r3, #17]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <set_int_enable+0x6e>
            return 0;
 8002812:	2300      	movs	r3, #0
 8002814:	e01c      	b.n	8002850 <set_int_enable+0xa8>
        if (enable)
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	e001      	b.n	8002826 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8002822:	2300      	movs	r3, #0
 8002824:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8002826:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <set_int_enable+0xb0>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	7818      	ldrb	r0, [r3, #0]
 800282c:	4b0a      	ldr	r3, [pc, #40]	; (8002858 <set_int_enable+0xb0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	7bd9      	ldrb	r1, [r3, #15]
 8002832:	f107 030f 	add.w	r3, r7, #15
 8002836:	2201      	movs	r2, #1
 8002838:	f002 fd24 	bl	8005284 <i2c_write>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <set_int_enable+0xa0>
            return -1;
 8002842:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002846:	e003      	b.n	8002850 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8002848:	7bfa      	ldrb	r2, [r7, #15]
 800284a:	4b03      	ldr	r3, [pc, #12]	; (8002858 <set_int_enable+0xb0>)
 800284c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000030 	.word	0x20000030

0800285c <mpu_init>:
 *  FIFO: Disabled.\n
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8002866:	4b7c      	ldr	r3, [pc, #496]	; (8002a58 <mpu_init+0x1fc>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	7818      	ldrb	r0, [r3, #0]
 800286c:	4b7a      	ldr	r3, [pc, #488]	; (8002a58 <mpu_init+0x1fc>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	7c99      	ldrb	r1, [r3, #18]
 8002872:	463b      	mov	r3, r7
 8002874:	2201      	movs	r2, #1
 8002876:	f002 fd05 	bl	8005284 <i2c_write>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d002      	beq.n	8002886 <mpu_init+0x2a>
        return -1;
 8002880:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002884:	e0e4      	b.n	8002a50 <mpu_init+0x1f4>
    delay_ms(100);
 8002886:	2064      	movs	r0, #100	; 0x64
 8002888:	f003 fe76 	bl	8006578 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 800288c:	2300      	movs	r3, #0
 800288e:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8002890:	4b71      	ldr	r3, [pc, #452]	; (8002a58 <mpu_init+0x1fc>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	7818      	ldrb	r0, [r3, #0]
 8002896:	4b70      	ldr	r3, [pc, #448]	; (8002a58 <mpu_init+0x1fc>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	7c99      	ldrb	r1, [r3, #18]
 800289c:	463b      	mov	r3, r7
 800289e:	2201      	movs	r2, #1
 80028a0:	f002 fcf0 	bl	8005284 <i2c_write>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d002      	beq.n	80028b0 <mpu_init+0x54>
        return -1;
 80028aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028ae:	e0cf      	b.n	8002a50 <mpu_init+0x1f4>

    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 80028b0:	4b69      	ldr	r3, [pc, #420]	; (8002a58 <mpu_init+0x1fc>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	7818      	ldrb	r0, [r3, #0]
 80028b6:	4b68      	ldr	r3, [pc, #416]	; (8002a58 <mpu_init+0x1fc>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	7d99      	ldrb	r1, [r3, #22]
 80028bc:	463b      	mov	r3, r7
 80028be:	2206      	movs	r2, #6
 80028c0:	f002 fd06 	bl	80052d0 <i2c_read>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <mpu_init+0x74>
        return -1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028ce:	e0bf      	b.n	8002a50 <mpu_init+0x1f4>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80028d0:	797b      	ldrb	r3, [r7, #5]
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	b25b      	sxtb	r3, r3
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	b25a      	sxtb	r2, r3
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	b25b      	sxtb	r3, r3
 80028e8:	4313      	orrs	r3, r2
 80028ea:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80028ec:	787b      	ldrb	r3, [r7, #1]
 80028ee:	b25b      	sxtb	r3, r3
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80028f6:	4313      	orrs	r3, r2
 80028f8:	b25b      	sxtb	r3, r3
 80028fa:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80028fc:	79fb      	ldrb	r3, [r7, #7]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d010      	beq.n	8002924 <mpu_init+0xc8>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d103      	bne.n	8002910 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 8002908:	4b53      	ldr	r3, [pc, #332]	; (8002a58 <mpu_init+0x1fc>)
 800290a:	2201      	movs	r2, #1
 800290c:	74da      	strb	r2, [r3, #19]
 800290e:	e02d      	b.n	800296c <mpu_init+0x110>
        else if (rev == 2)
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	2b02      	cmp	r3, #2
 8002914:	d103      	bne.n	800291e <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 8002916:	4b50      	ldr	r3, [pc, #320]	; (8002a58 <mpu_init+0x1fc>)
 8002918:	2200      	movs	r2, #0
 800291a:	74da      	strb	r2, [r3, #19]
 800291c:	e026      	b.n	800296c <mpu_init+0x110>
        else {
            //log_e("Unsupported software product rev %d.\n",rev);
            return -1;
 800291e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002922:	e095      	b.n	8002a50 <mpu_init+0x1f4>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 8002924:	4b4c      	ldr	r3, [pc, #304]	; (8002a58 <mpu_init+0x1fc>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	7818      	ldrb	r0, [r3, #0]
 800292a:	4b4b      	ldr	r3, [pc, #300]	; (8002a58 <mpu_init+0x1fc>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	78d9      	ldrb	r1, [r3, #3]
 8002930:	463b      	mov	r3, r7
 8002932:	2201      	movs	r2, #1
 8002934:	f002 fccc 	bl	80052d0 <i2c_read>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d002      	beq.n	8002944 <mpu_init+0xe8>
            return -1;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002942:	e085      	b.n	8002a50 <mpu_init+0x1f4>
        rev = data[0] & 0x0F;
 8002944:	783b      	ldrb	r3, [r7, #0]
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d102      	bne.n	8002958 <mpu_init+0xfc>
            //log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
            return -1;
 8002952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002956:	e07b      	b.n	8002a50 <mpu_init+0x1f4>
        } else if (rev == 4) {
 8002958:	79fb      	ldrb	r3, [r7, #7]
 800295a:	2b04      	cmp	r3, #4
 800295c:	d103      	bne.n	8002966 <mpu_init+0x10a>
            //log_i("Half sensitivity part found.\r\n");
            st.chip_cfg.accel_half = 1;
 800295e:	4b3e      	ldr	r3, [pc, #248]	; (8002a58 <mpu_init+0x1fc>)
 8002960:	2201      	movs	r2, #1
 8002962:	74da      	strb	r2, [r3, #19]
 8002964:	e002      	b.n	800296c <mpu_init+0x110>
        } else
            st.chip_cfg.accel_half = 0;
 8002966:	4b3c      	ldr	r3, [pc, #240]	; (8002a58 <mpu_init+0x1fc>)
 8002968:	2200      	movs	r2, #0
 800296a:	74da      	strb	r2, [r3, #19]
    }

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800296c:	4b3a      	ldr	r3, [pc, #232]	; (8002a58 <mpu_init+0x1fc>)
 800296e:	22ff      	movs	r2, #255	; 0xff
 8002970:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8002972:	4b39      	ldr	r3, [pc, #228]	; (8002a58 <mpu_init+0x1fc>)
 8002974:	22ff      	movs	r2, #255	; 0xff
 8002976:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002978:	4b37      	ldr	r3, [pc, #220]	; (8002a58 <mpu_init+0x1fc>)
 800297a:	22ff      	movs	r2, #255	; 0xff
 800297c:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800297e:	4b36      	ldr	r3, [pc, #216]	; (8002a58 <mpu_init+0x1fc>)
 8002980:	22ff      	movs	r2, #255	; 0xff
 8002982:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8002984:	4b34      	ldr	r3, [pc, #208]	; (8002a58 <mpu_init+0x1fc>)
 8002986:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800298a:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800298c:	4b32      	ldr	r3, [pc, #200]	; (8002a58 <mpu_init+0x1fc>)
 800298e:	22ff      	movs	r2, #255	; 0xff
 8002990:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8002992:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <mpu_init+0x1fc>)
 8002994:	22ff      	movs	r2, #255	; 0xff
 8002996:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002998:	4b2f      	ldr	r3, [pc, #188]	; (8002a58 <mpu_init+0x1fc>)
 800299a:	2201      	movs	r2, #1
 800299c:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 800299e:	4b2e      	ldr	r3, [pc, #184]	; (8002a58 <mpu_init+0x1fc>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 80029a6:	4b2c      	ldr	r3, [pc, #176]	; (8002a58 <mpu_init+0x1fc>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 80029ae:	4b2a      	ldr	r3, [pc, #168]	; (8002a58 <mpu_init+0x1fc>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80029b4:	4b28      	ldr	r3, [pc, #160]	; (8002a58 <mpu_init+0x1fc>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80029ba:	220c      	movs	r2, #12
 80029bc:	2100      	movs	r1, #0
 80029be:	4827      	ldr	r0, [pc, #156]	; (8002a5c <mpu_init+0x200>)
 80029c0:	f7fd fc50 	bl	8000264 <memset>
    st.chip_cfg.dmp_on = 0;
 80029c4:	4b24      	ldr	r3, [pc, #144]	; (8002a58 <mpu_init+0x1fc>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 80029cc:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <mpu_init+0x1fc>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <mpu_init+0x1fc>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 80029da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80029de:	f000 f9ed 	bl	8002dbc <mpu_set_gyro_fsr>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <mpu_init+0x192>
        return -1;
 80029e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029ec:	e030      	b.n	8002a50 <mpu_init+0x1f4>
    if (mpu_set_accel_fsr(2))
 80029ee:	2002      	movs	r0, #2
 80029f0:	f000 fa70 	bl	8002ed4 <mpu_set_accel_fsr>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <mpu_init+0x1a4>
        return -1;
 80029fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029fe:	e027      	b.n	8002a50 <mpu_init+0x1f4>
    if (mpu_set_lpf(42))
 8002a00:	202a      	movs	r0, #42	; 0x2a
 8002a02:	f000 fb0b 	bl	800301c <mpu_set_lpf>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d002      	beq.n	8002a12 <mpu_init+0x1b6>
        return -1;
 8002a0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a10:	e01e      	b.n	8002a50 <mpu_init+0x1f4>
    if (mpu_set_sample_rate(50))
 8002a12:	2032      	movs	r0, #50	; 0x32
 8002a14:	f000 fb68 	bl	80030e8 <mpu_set_sample_rate>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d002      	beq.n	8002a24 <mpu_init+0x1c8>
        return -1;
 8002a1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a22:	e015      	b.n	8002a50 <mpu_init+0x1f4>
    if (mpu_configure_fifo(0))
 8002a24:	2000      	movs	r0, #0
 8002a26:	f000 fc4b 	bl	80032c0 <mpu_configure_fifo>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <mpu_init+0x1da>
        return -1;
 8002a30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a34:	e00c      	b.n	8002a50 <mpu_init+0x1f4>

    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8002a36:	2000      	movs	r0, #0
 8002a38:	f000 fd1a 	bl	8003470 <mpu_set_bypass>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <mpu_init+0x1ec>
        return -1;
 8002a42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a46:	e003      	b.n	8002a50 <mpu_init+0x1f4>

    mpu_set_sensors(0);
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f000 fc8b 	bl	8003364 <mpu_set_sensors>
    return 0;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000030 	.word	0x20000030
 8002a5c:	20000046 	.word	0x20000046

08002a60 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	2b28      	cmp	r3, #40	; 0x28
 8002a6e:	d902      	bls.n	8002a76 <mpu_lp_accel_mode+0x16>
        return -1;
 8002a70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a74:	e06a      	b.n	8002b4c <mpu_lp_accel_mode+0xec>

    if (!rate) {
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d11c      	bne.n	8002ab6 <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f000 fdbd 	bl	80035fc <mpu_set_int_latched>
        tmp[0] = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8002a86:	2307      	movs	r3, #7
 8002a88:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002a8a:	4b32      	ldr	r3, [pc, #200]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	7818      	ldrb	r0, [r3, #0]
 8002a90:	4b30      	ldr	r3, [pc, #192]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	7c99      	ldrb	r1, [r3, #18]
 8002a96:	f107 030c 	add.w	r3, r7, #12
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f002 fbf2 	bl	8005284 <i2c_write>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d002      	beq.n	8002aac <mpu_lp_accel_mode+0x4c>
            return -1;
 8002aa6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002aaa:	e04f      	b.n	8002b4c <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8002aac:	4b29      	ldr	r3, [pc, #164]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	751a      	strb	r2, [r3, #20]
        return 0;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	e04a      	b.n	8002b4c <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	f000 fda0 	bl	80035fc <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8002abc:	2320      	movs	r3, #32
 8002abe:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d105      	bne.n	8002ad2 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8002aca:	2005      	movs	r0, #5
 8002acc:	f000 faa6 	bl	800301c <mpu_set_lpf>
 8002ad0:	e016      	b.n	8002b00 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	2b05      	cmp	r3, #5
 8002ad6:	d805      	bhi.n	8002ae4 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8002adc:	2005      	movs	r0, #5
 8002ade:	f000 fa9d 	bl	800301c <mpu_set_lpf>
 8002ae2:	e00d      	b.n	8002b00 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8002ae4:	79fb      	ldrb	r3, [r7, #7]
 8002ae6:	2b14      	cmp	r3, #20
 8002ae8:	d805      	bhi.n	8002af6 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8002aea:	2302      	movs	r3, #2
 8002aec:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8002aee:	200a      	movs	r0, #10
 8002af0:	f000 fa94 	bl	800301c <mpu_set_lpf>
 8002af4:	e004      	b.n	8002b00 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8002af6:	2303      	movs	r3, #3
 8002af8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8002afa:	2014      	movs	r0, #20
 8002afc:	f000 fa8e 	bl	800301c <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8002b00:	7b7b      	ldrb	r3, [r7, #13]
 8002b02:	019b      	lsls	r3, r3, #6
 8002b04:	b25b      	sxtb	r3, r3
 8002b06:	f043 0307 	orr.w	r3, r3, #7
 8002b0a:	b25b      	sxtb	r3, r3
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002b10:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	7818      	ldrb	r0, [r3, #0]
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	7c99      	ldrb	r1, [r3, #18]
 8002b1c:	f107 030c 	add.w	r3, r7, #12
 8002b20:	2202      	movs	r2, #2
 8002b22:	f002 fbaf 	bl	8005284 <i2c_write>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <mpu_lp_accel_mode+0xd2>
        return -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b30:	e00c      	b.n	8002b4c <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8002b32:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002b34:	2208      	movs	r2, #8
 8002b36:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8002b38:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <mpu_lp_accel_mode+0xf4>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8002b44:	2000      	movs	r0, #0
 8002b46:	f000 fbbb 	bl	80032c0 <mpu_configure_fifo>

    return 0;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000030 	.word	0x20000030

08002b58 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002b5e:	4b7b      	ldr	r3, [pc, #492]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002b60:	7a9b      	ldrb	r3, [r3, #10]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d102      	bne.n	8002b6c <mpu_reset_fifo+0x14>
        return -1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b6a:	e0eb      	b.n	8002d44 <mpu_reset_fifo+0x1ec>

    data = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002b70:	4b76      	ldr	r3, [pc, #472]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	7818      	ldrb	r0, [r3, #0]
 8002b76:	4b75      	ldr	r3, [pc, #468]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	7bd9      	ldrb	r1, [r3, #15]
 8002b7c:	1dfb      	adds	r3, r7, #7
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f002 fb80 	bl	8005284 <i2c_write>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <mpu_reset_fifo+0x38>
        return -1;
 8002b8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b8e:	e0d9      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8002b90:	4b6e      	ldr	r3, [pc, #440]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	7818      	ldrb	r0, [r3, #0]
 8002b96:	4b6d      	ldr	r3, [pc, #436]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	7959      	ldrb	r1, [r3, #5]
 8002b9c:	1dfb      	adds	r3, r7, #7
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f002 fb70 	bl	8005284 <i2c_write>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <mpu_reset_fifo+0x58>
        return -1;
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bae:	e0c9      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002bb0:	4b66      	ldr	r3, [pc, #408]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	7818      	ldrb	r0, [r3, #0]
 8002bb6:	4b65      	ldr	r3, [pc, #404]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	7919      	ldrb	r1, [r3, #4]
 8002bbc:	1dfb      	adds	r3, r7, #7
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f002 fb60 	bl	8005284 <i2c_write>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d002      	beq.n	8002bd0 <mpu_reset_fifo+0x78>
        return -1;
 8002bca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bce:	e0b9      	b.n	8002d44 <mpu_reset_fifo+0x1ec>

    if (st.chip_cfg.dmp_on) {
 8002bd0:	4b5e      	ldr	r3, [pc, #376]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002bd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d059      	beq.n	8002c8e <mpu_reset_fifo+0x136>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8002bda:	230c      	movs	r3, #12
 8002bdc:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002bde:	4b5b      	ldr	r3, [pc, #364]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	7818      	ldrb	r0, [r3, #0]
 8002be4:	4b59      	ldr	r3, [pc, #356]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	7919      	ldrb	r1, [r3, #4]
 8002bea:	1dfb      	adds	r3, r7, #7
 8002bec:	2201      	movs	r2, #1
 8002bee:	f002 fb49 	bl	8005284 <i2c_write>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <mpu_reset_fifo+0xa6>
            return -1;
 8002bf8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bfc:	e0a2      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
       
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8002bfe:	23c0      	movs	r3, #192	; 0xc0
 8002c00:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002c02:	4b52      	ldr	r3, [pc, #328]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c04:	7a9b      	ldrb	r3, [r3, #10]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d004      	beq.n	8002c18 <mpu_reset_fifo+0xc0>
            data |= BIT_AUX_IF_EN;
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	f043 0320 	orr.w	r3, r3, #32
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002c18:	4b4c      	ldr	r3, [pc, #304]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	7818      	ldrb	r0, [r3, #0]
 8002c1e:	4b4b      	ldr	r3, [pc, #300]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	7919      	ldrb	r1, [r3, #4]
 8002c24:	1dfb      	adds	r3, r7, #7
 8002c26:	2201      	movs	r2, #1
 8002c28:	f002 fb2c 	bl	8005284 <i2c_write>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <mpu_reset_fifo+0xe0>
            return -1;
 8002c32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c36:	e085      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.int_enable)
 8002c38:	4b44      	ldr	r3, [pc, #272]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c3a:	7c5b      	ldrb	r3, [r3, #17]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d002      	beq.n	8002c46 <mpu_reset_fifo+0xee>
            data = BIT_DMP_INT_EN;
 8002c40:	2302      	movs	r3, #2
 8002c42:	71fb      	strb	r3, [r7, #7]
 8002c44:	e001      	b.n	8002c4a <mpu_reset_fifo+0xf2>
        else
            data = 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002c4a:	4b40      	ldr	r3, [pc, #256]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	7818      	ldrb	r0, [r3, #0]
 8002c50:	4b3e      	ldr	r3, [pc, #248]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	7bd9      	ldrb	r1, [r3, #15]
 8002c56:	1dfb      	adds	r3, r7, #7
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f002 fb13 	bl	8005284 <i2c_write>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <mpu_reset_fifo+0x112>
            return -1;
 8002c64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c68:	e06c      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
        data = 0;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8002c6e:	4b37      	ldr	r3, [pc, #220]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	7818      	ldrb	r0, [r3, #0]
 8002c74:	4b35      	ldr	r3, [pc, #212]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	7959      	ldrb	r1, [r3, #5]
 8002c7a:	1dfb      	adds	r3, r7, #7
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f002 fb01 	bl	8005284 <i2c_write>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d05c      	beq.n	8002d42 <mpu_reset_fifo+0x1ea>
            return -1;
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c8c:	e05a      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
    } else {
        data = BIT_FIFO_RST;
 8002c8e:	2304      	movs	r3, #4
 8002c90:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002c92:	4b2e      	ldr	r3, [pc, #184]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	7818      	ldrb	r0, [r3, #0]
 8002c98:	4b2c      	ldr	r3, [pc, #176]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	7919      	ldrb	r1, [r3, #4]
 8002c9e:	1dfb      	adds	r3, r7, #7
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f002 faef 	bl	8005284 <i2c_write>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <mpu_reset_fifo+0x15a>
            return -1;
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002cb0:	e048      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8002cb2:	4b26      	ldr	r3, [pc, #152]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002cb4:	7c9b      	ldrb	r3, [r3, #18]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d105      	bne.n	8002cc6 <mpu_reset_fifo+0x16e>
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002cbc:	7a9b      	ldrb	r3, [r3, #10]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d102      	bne.n	8002ccc <mpu_reset_fifo+0x174>
            data = BIT_FIFO_EN;
 8002cc6:	2340      	movs	r3, #64	; 0x40
 8002cc8:	71fb      	strb	r3, [r7, #7]
 8002cca:	e001      	b.n	8002cd0 <mpu_reset_fifo+0x178>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8002ccc:	2360      	movs	r3, #96	; 0x60
 8002cce:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002cd0:	4b1e      	ldr	r3, [pc, #120]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	7818      	ldrb	r0, [r3, #0]
 8002cd6:	4b1d      	ldr	r3, [pc, #116]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	7919      	ldrb	r1, [r3, #4]
 8002cdc:	1dfb      	adds	r3, r7, #7
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f002 fad0 	bl	8005284 <i2c_write>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <mpu_reset_fifo+0x198>
            return -1;
 8002cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002cee:	e029      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
    
        if (st.chip_cfg.int_enable)
 8002cf0:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002cf2:	7c5b      	ldrb	r3, [r3, #17]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <mpu_reset_fifo+0x1a6>
            data = BIT_DATA_RDY_EN;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	71fb      	strb	r3, [r7, #7]
 8002cfc:	e001      	b.n	8002d02 <mpu_reset_fifo+0x1aa>
        else
            data = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002d02:	4b12      	ldr	r3, [pc, #72]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	7818      	ldrb	r0, [r3, #0]
 8002d08:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	7bd9      	ldrb	r1, [r3, #15]
 8002d0e:	1dfb      	adds	r3, r7, #7
 8002d10:	2201      	movs	r2, #1
 8002d12:	f002 fab7 	bl	8005284 <i2c_write>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <mpu_reset_fifo+0x1ca>
            return -1;
 8002d1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d20:	e010      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8002d22:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	7818      	ldrb	r0, [r3, #0]
 8002d28:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <mpu_reset_fifo+0x1f4>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	7959      	ldrb	r1, [r3, #5]
 8002d2e:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <mpu_reset_fifo+0x1f8>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	f002 faa7 	bl	8005284 <i2c_write>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <mpu_reset_fifo+0x1ea>
            return -1;
 8002d3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d40:	e000      	b.n	8002d44 <mpu_reset_fifo+0x1ec>
    }
    return 0;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	20000030 	.word	0x20000030
 8002d50:	20000040 	.word	0x20000040

08002d54 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002d5c:	4b16      	ldr	r3, [pc, #88]	; (8002db8 <mpu_get_gyro_fsr+0x64>)
 8002d5e:	7a1b      	ldrb	r3, [r3, #8]
 8002d60:	2b03      	cmp	r3, #3
 8002d62:	d81e      	bhi.n	8002da2 <mpu_get_gyro_fsr+0x4e>
 8002d64:	a201      	add	r2, pc, #4	; (adr r2, 8002d6c <mpu_get_gyro_fsr+0x18>)
 8002d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6a:	bf00      	nop
 8002d6c:	08002d7d 	.word	0x08002d7d
 8002d70:	08002d85 	.word	0x08002d85
 8002d74:	08002d8f 	.word	0x08002d8f
 8002d78:	08002d99 	.word	0x08002d99
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	22fa      	movs	r2, #250	; 0xfa
 8002d80:	801a      	strh	r2, [r3, #0]
        break;
 8002d82:	e012      	b.n	8002daa <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002d8a:	801a      	strh	r2, [r3, #0]
        break;
 8002d8c:	e00d      	b.n	8002daa <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d94:	801a      	strh	r2, [r3, #0]
        break;
 8002d96:	e008      	b.n	8002daa <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002d9e:	801a      	strh	r2, [r3, #0]
        break;
 8002da0:	e003      	b.n	8002daa <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	801a      	strh	r2, [r3, #0]
        break;
 8002da8:	bf00      	nop
    }
    return 0;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	20000030 	.word	0x20000030

08002dbc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002dc6:	4b25      	ldr	r3, [pc, #148]	; (8002e5c <mpu_set_gyro_fsr+0xa0>)
 8002dc8:	7a9b      	ldrb	r3, [r3, #10]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <mpu_set_gyro_fsr+0x18>
        return -1;
 8002dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dd2:	e03f      	b.n	8002e54 <mpu_set_gyro_fsr+0x98>

    switch (fsr) {
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002dda:	d00f      	beq.n	8002dfc <mpu_set_gyro_fsr+0x40>
 8002ddc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002de0:	dc02      	bgt.n	8002de8 <mpu_set_gyro_fsr+0x2c>
 8002de2:	2bfa      	cmp	r3, #250	; 0xfa
 8002de4:	d007      	beq.n	8002df6 <mpu_set_gyro_fsr+0x3a>
 8002de6:	e012      	b.n	8002e0e <mpu_set_gyro_fsr+0x52>
 8002de8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dec:	d009      	beq.n	8002e02 <mpu_set_gyro_fsr+0x46>
 8002dee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002df2:	d009      	beq.n	8002e08 <mpu_set_gyro_fsr+0x4c>
 8002df4:	e00b      	b.n	8002e0e <mpu_set_gyro_fsr+0x52>
    case 250:
        data = INV_FSR_250DPS << 3;
 8002df6:	2300      	movs	r3, #0
 8002df8:	73fb      	strb	r3, [r7, #15]
        break;
 8002dfa:	e00b      	b.n	8002e14 <mpu_set_gyro_fsr+0x58>
    case 500:
        data = INV_FSR_500DPS << 3;
 8002dfc:	2308      	movs	r3, #8
 8002dfe:	73fb      	strb	r3, [r7, #15]
        break;
 8002e00:	e008      	b.n	8002e14 <mpu_set_gyro_fsr+0x58>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8002e02:	2310      	movs	r3, #16
 8002e04:	73fb      	strb	r3, [r7, #15]
        break;
 8002e06:	e005      	b.n	8002e14 <mpu_set_gyro_fsr+0x58>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002e08:	2318      	movs	r3, #24
 8002e0a:	73fb      	strb	r3, [r7, #15]
        break;
 8002e0c:	e002      	b.n	8002e14 <mpu_set_gyro_fsr+0x58>
    default:
        return -1;
 8002e0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e12:	e01f      	b.n	8002e54 <mpu_set_gyro_fsr+0x98>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8002e14:	4b11      	ldr	r3, [pc, #68]	; (8002e5c <mpu_set_gyro_fsr+0xa0>)
 8002e16:	7a1a      	ldrb	r2, [r3, #8]
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	08db      	lsrs	r3, r3, #3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d101      	bne.n	8002e26 <mpu_set_gyro_fsr+0x6a>
        return 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e016      	b.n	8002e54 <mpu_set_gyro_fsr+0x98>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8002e26:	4b0d      	ldr	r3, [pc, #52]	; (8002e5c <mpu_set_gyro_fsr+0xa0>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	7818      	ldrb	r0, [r3, #0]
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <mpu_set_gyro_fsr+0xa0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	7999      	ldrb	r1, [r3, #6]
 8002e32:	f107 030f 	add.w	r3, r7, #15
 8002e36:	2201      	movs	r2, #1
 8002e38:	f002 fa24 	bl	8005284 <i2c_write>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d002      	beq.n	8002e48 <mpu_set_gyro_fsr+0x8c>
        return -1;
 8002e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e46:	e005      	b.n	8002e54 <mpu_set_gyro_fsr+0x98>
    st.chip_cfg.gyro_fsr = data >> 3;
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	08db      	lsrs	r3, r3, #3
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <mpu_set_gyro_fsr+0xa0>)
 8002e50:	721a      	strb	r2, [r3, #8]
    return 0;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000030 	.word	0x20000030

08002e60 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002e68:	4b19      	ldr	r3, [pc, #100]	; (8002ed0 <mpu_get_accel_fsr+0x70>)
 8002e6a:	7a5b      	ldrb	r3, [r3, #9]
 8002e6c:	2b03      	cmp	r3, #3
 8002e6e:	d81b      	bhi.n	8002ea8 <mpu_get_accel_fsr+0x48>
 8002e70:	a201      	add	r2, pc, #4	; (adr r2, 8002e78 <mpu_get_accel_fsr+0x18>)
 8002e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e76:	bf00      	nop
 8002e78:	08002e89 	.word	0x08002e89
 8002e7c:	08002e91 	.word	0x08002e91
 8002e80:	08002e99 	.word	0x08002e99
 8002e84:	08002ea1 	.word	0x08002ea1
    case INV_FSR_2G:
        fsr[0] = 2;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	701a      	strb	r2, [r3, #0]
        break;
 8002e8e:	e00e      	b.n	8002eae <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2204      	movs	r2, #4
 8002e94:	701a      	strb	r2, [r3, #0]
        break;
 8002e96:	e00a      	b.n	8002eae <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2208      	movs	r2, #8
 8002e9c:	701a      	strb	r2, [r3, #0]
        break;
 8002e9e:	e006      	b.n	8002eae <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2210      	movs	r2, #16
 8002ea4:	701a      	strb	r2, [r3, #0]
        break;
 8002ea6:	e002      	b.n	8002eae <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002ea8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002eac:	e00a      	b.n	8002ec4 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <mpu_get_accel_fsr+0x70>)
 8002eb0:	7cdb      	ldrb	r3, [r3, #19]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d005      	beq.n	8002ec2 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	701a      	strb	r2, [r3, #0]
    return 0;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000030 	.word	0x20000030

08002ed4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002ede:	4b30      	ldr	r3, [pc, #192]	; (8002fa0 <mpu_set_accel_fsr+0xcc>)
 8002ee0:	7a9b      	ldrb	r3, [r3, #10]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d102      	bne.n	8002eec <mpu_set_accel_fsr+0x18>
        return -1;
 8002ee6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002eea:	e054      	b.n	8002f96 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	3b02      	subs	r3, #2
 8002ef0:	2b0e      	cmp	r3, #14
 8002ef2:	d82d      	bhi.n	8002f50 <mpu_set_accel_fsr+0x7c>
 8002ef4:	a201      	add	r2, pc, #4	; (adr r2, 8002efc <mpu_set_accel_fsr+0x28>)
 8002ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efa:	bf00      	nop
 8002efc:	08002f39 	.word	0x08002f39
 8002f00:	08002f51 	.word	0x08002f51
 8002f04:	08002f3f 	.word	0x08002f3f
 8002f08:	08002f51 	.word	0x08002f51
 8002f0c:	08002f51 	.word	0x08002f51
 8002f10:	08002f51 	.word	0x08002f51
 8002f14:	08002f45 	.word	0x08002f45
 8002f18:	08002f51 	.word	0x08002f51
 8002f1c:	08002f51 	.word	0x08002f51
 8002f20:	08002f51 	.word	0x08002f51
 8002f24:	08002f51 	.word	0x08002f51
 8002f28:	08002f51 	.word	0x08002f51
 8002f2c:	08002f51 	.word	0x08002f51
 8002f30:	08002f51 	.word	0x08002f51
 8002f34:	08002f4b 	.word	0x08002f4b
    case 2:
        data = INV_FSR_2G << 3;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	73fb      	strb	r3, [r7, #15]
        break;
 8002f3c:	e00b      	b.n	8002f56 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8002f3e:	2308      	movs	r3, #8
 8002f40:	73fb      	strb	r3, [r7, #15]
        break;
 8002f42:	e008      	b.n	8002f56 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002f44:	2310      	movs	r3, #16
 8002f46:	73fb      	strb	r3, [r7, #15]
        break;
 8002f48:	e005      	b.n	8002f56 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8002f4a:	2318      	movs	r3, #24
 8002f4c:	73fb      	strb	r3, [r7, #15]
        break;
 8002f4e:	e002      	b.n	8002f56 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002f50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f54:	e01f      	b.n	8002f96 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8002f56:	4b12      	ldr	r3, [pc, #72]	; (8002fa0 <mpu_set_accel_fsr+0xcc>)
 8002f58:	7a5a      	ldrb	r2, [r3, #9]
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	08db      	lsrs	r3, r3, #3
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d101      	bne.n	8002f68 <mpu_set_accel_fsr+0x94>
        return 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e016      	b.n	8002f96 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8002f68:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <mpu_set_accel_fsr+0xcc>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	7818      	ldrb	r0, [r3, #0]
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <mpu_set_accel_fsr+0xcc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	79d9      	ldrb	r1, [r3, #7]
 8002f74:	f107 030f 	add.w	r3, r7, #15
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f002 f983 	bl	8005284 <i2c_write>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d002      	beq.n	8002f8a <mpu_set_accel_fsr+0xb6>
        return -1;
 8002f84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f88:	e005      	b.n	8002f96 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	08db      	lsrs	r3, r3, #3
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	4b03      	ldr	r3, [pc, #12]	; (8002fa0 <mpu_set_accel_fsr+0xcc>)
 8002f92:	725a      	strb	r2, [r3, #9]
    return 0;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000030 	.word	0x20000030

08002fa4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8002fac:	4b1a      	ldr	r3, [pc, #104]	; (8003018 <mpu_get_lpf+0x74>)
 8002fae:	7adb      	ldrb	r3, [r3, #11]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	2b05      	cmp	r3, #5
 8002fb4:	d826      	bhi.n	8003004 <mpu_get_lpf+0x60>
 8002fb6:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <mpu_get_lpf+0x18>)
 8002fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbc:	08002fd5 	.word	0x08002fd5
 8002fc0:	08002fdd 	.word	0x08002fdd
 8002fc4:	08002fe5 	.word	0x08002fe5
 8002fc8:	08002fed 	.word	0x08002fed
 8002fcc:	08002ff5 	.word	0x08002ff5
 8002fd0:	08002ffd 	.word	0x08002ffd
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	22bc      	movs	r2, #188	; 0xbc
 8002fd8:	801a      	strh	r2, [r3, #0]
        break;
 8002fda:	e017      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2262      	movs	r2, #98	; 0x62
 8002fe0:	801a      	strh	r2, [r3, #0]
        break;
 8002fe2:	e013      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	222a      	movs	r2, #42	; 0x2a
 8002fe8:	801a      	strh	r2, [r3, #0]
        break;
 8002fea:	e00f      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2214      	movs	r2, #20
 8002ff0:	801a      	strh	r2, [r3, #0]
        break;
 8002ff2:	e00b      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	220a      	movs	r2, #10
 8002ff8:	801a      	strh	r2, [r3, #0]
        break;
 8002ffa:	e007      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2205      	movs	r2, #5
 8003000:	801a      	strh	r2, [r3, #0]
        break;
 8003002:	e003      	b.n	800300c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	801a      	strh	r2, [r3, #0]
        break;
 800300a:	bf00      	nop
    }
    return 0;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	20000030 	.word	0x20000030

0800301c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003026:	4b23      	ldr	r3, [pc, #140]	; (80030b4 <mpu_set_lpf+0x98>)
 8003028:	7a9b      	ldrb	r3, [r3, #10]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <mpu_set_lpf+0x18>
        return -1;
 800302e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003032:	e03b      	b.n	80030ac <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	2bbb      	cmp	r3, #187	; 0xbb
 8003038:	d902      	bls.n	8003040 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800303a:	2301      	movs	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
 800303e:	e019      	b.n	8003074 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8003040:	88fb      	ldrh	r3, [r7, #6]
 8003042:	2b61      	cmp	r3, #97	; 0x61
 8003044:	d902      	bls.n	800304c <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8003046:	2302      	movs	r3, #2
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	e013      	b.n	8003074 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 800304c:	88fb      	ldrh	r3, [r7, #6]
 800304e:	2b29      	cmp	r3, #41	; 0x29
 8003050:	d902      	bls.n	8003058 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8003052:	2303      	movs	r3, #3
 8003054:	73fb      	strb	r3, [r7, #15]
 8003056:	e00d      	b.n	8003074 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8003058:	88fb      	ldrh	r3, [r7, #6]
 800305a:	2b13      	cmp	r3, #19
 800305c:	d902      	bls.n	8003064 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 800305e:	2304      	movs	r3, #4
 8003060:	73fb      	strb	r3, [r7, #15]
 8003062:	e007      	b.n	8003074 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8003064:	88fb      	ldrh	r3, [r7, #6]
 8003066:	2b09      	cmp	r3, #9
 8003068:	d902      	bls.n	8003070 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800306a:	2305      	movs	r3, #5
 800306c:	73fb      	strb	r3, [r7, #15]
 800306e:	e001      	b.n	8003074 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8003070:	2306      	movs	r3, #6
 8003072:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8003074:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <mpu_set_lpf+0x98>)
 8003076:	7ada      	ldrb	r2, [r3, #11]
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	429a      	cmp	r2, r3
 800307c:	d101      	bne.n	8003082 <mpu_set_lpf+0x66>
        return 0;
 800307e:	2300      	movs	r3, #0
 8003080:	e014      	b.n	80030ac <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8003082:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <mpu_set_lpf+0x98>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	7818      	ldrb	r0, [r3, #0]
 8003088:	4b0a      	ldr	r3, [pc, #40]	; (80030b4 <mpu_set_lpf+0x98>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	7899      	ldrb	r1, [r3, #2]
 800308e:	f107 030f 	add.w	r3, r7, #15
 8003092:	2201      	movs	r2, #1
 8003094:	f002 f8f6 	bl	8005284 <i2c_write>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d002      	beq.n	80030a4 <mpu_set_lpf+0x88>
        return -1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030a2:	e003      	b.n	80030ac <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 80030a4:	7bfa      	ldrb	r2, [r7, #15]
 80030a6:	4b03      	ldr	r3, [pc, #12]	; (80030b4 <mpu_set_lpf+0x98>)
 80030a8:	72da      	strb	r2, [r3, #11]
    return 0;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000030 	.word	0x20000030

080030b8 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80030c0:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <mpu_get_sample_rate+0x2c>)
 80030c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <mpu_get_sample_rate+0x18>
        return -1;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030ce:	e004      	b.n	80030da <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80030d0:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <mpu_get_sample_rate+0x2c>)
 80030d2:	89da      	ldrh	r2, [r3, #14]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	801a      	strh	r2, [r3, #0]
    return 0;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr
 80030e4:	20000030 	.word	0x20000030

080030e8 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80030f2:	4b2f      	ldr	r3, [pc, #188]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 80030f4:	7a9b      	ldrb	r3, [r3, #10]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d102      	bne.n	8003100 <mpu_set_sample_rate+0x18>
        return -1;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030fe:	e053      	b.n	80031a8 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8003100:	4b2b      	ldr	r3, [pc, #172]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 8003102:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <mpu_set_sample_rate+0x28>
        return -1;
 800310a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800310e:	e04b      	b.n	80031a8 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8003110:	4b27      	ldr	r3, [pc, #156]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 8003112:	7d1b      	ldrb	r3, [r3, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00f      	beq.n	8003138 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <mpu_set_sample_rate+0x4a>
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	2b28      	cmp	r3, #40	; 0x28
 8003122:	d806      	bhi.n	8003132 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8003124:	88fb      	ldrh	r3, [r7, #6]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff fc99 	bl	8002a60 <mpu_lp_accel_mode>
                return 0;
 800312e:	2300      	movs	r3, #0
 8003130:	e03a      	b.n	80031a8 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8003132:	2000      	movs	r0, #0
 8003134:	f7ff fc94 	bl	8002a60 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d802      	bhi.n	8003144 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800313e:	2304      	movs	r3, #4
 8003140:	80fb      	strh	r3, [r7, #6]
 8003142:	e006      	b.n	8003152 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8003144:	88fb      	ldrh	r3, [r7, #6]
 8003146:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800314a:	d902      	bls.n	8003152 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 800314c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003150:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003158:	fb92 f3f3 	sdiv	r3, r2, r3
 800315c:	b2db      	uxtb	r3, r3
 800315e:	3b01      	subs	r3, #1
 8003160:	b2db      	uxtb	r3, r3
 8003162:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8003164:	4b12      	ldr	r3, [pc, #72]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	7818      	ldrb	r0, [r3, #0]
 800316a:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	7859      	ldrb	r1, [r3, #1]
 8003170:	f107 030f 	add.w	r3, r7, #15
 8003174:	2201      	movs	r2, #1
 8003176:	f002 f885 	bl	8005284 <i2c_write>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <mpu_set_sample_rate+0x9e>
            return -1;
 8003180:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003184:	e010      	b.n	80031a8 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	3301      	adds	r3, #1
 800318a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800318e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003192:	b29a      	uxth	r2, r3
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 8003196:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8003198:	4b05      	ldr	r3, [pc, #20]	; (80031b0 <mpu_set_sample_rate+0xc8>)
 800319a:	89db      	ldrh	r3, [r3, #14]
 800319c:	085b      	lsrs	r3, r3, #1
 800319e:	b29b      	uxth	r3, r3
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff3b 	bl	800301c <mpu_set_lpf>
        return 0;
 80031a6:	2300      	movs	r3, #0
    }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20000030 	.word	0x20000030

080031b4 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80031bc:	4b14      	ldr	r3, [pc, #80]	; (8003210 <mpu_get_gyro_sens+0x5c>)
 80031be:	7a1b      	ldrb	r3, [r3, #8]
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d81b      	bhi.n	80031fc <mpu_get_gyro_sens+0x48>
 80031c4:	a201      	add	r2, pc, #4	; (adr r2, 80031cc <mpu_get_gyro_sens+0x18>)
 80031c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ca:	bf00      	nop
 80031cc:	080031dd 	.word	0x080031dd
 80031d0:	080031e5 	.word	0x080031e5
 80031d4:	080031ed 	.word	0x080031ed
 80031d8:	080031f5 	.word	0x080031f5
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <mpu_get_gyro_sens+0x60>)
 80031e0:	601a      	str	r2, [r3, #0]
        break;
 80031e2:	e00e      	b.n	8003202 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a0c      	ldr	r2, [pc, #48]	; (8003218 <mpu_get_gyro_sens+0x64>)
 80031e8:	601a      	str	r2, [r3, #0]
        break;
 80031ea:	e00a      	b.n	8003202 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a0b      	ldr	r2, [pc, #44]	; (800321c <mpu_get_gyro_sens+0x68>)
 80031f0:	601a      	str	r2, [r3, #0]
        break;
 80031f2:	e006      	b.n	8003202 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a0a      	ldr	r2, [pc, #40]	; (8003220 <mpu_get_gyro_sens+0x6c>)
 80031f8:	601a      	str	r2, [r3, #0]
        break;
 80031fa:	e002      	b.n	8003202 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003200:	e000      	b.n	8003204 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000030 	.word	0x20000030
 8003214:	43030000 	.word	0x43030000
 8003218:	42830000 	.word	0x42830000
 800321c:	42033333 	.word	0x42033333
 8003220:	41833333 	.word	0x41833333

08003224 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 800322c:	4b1b      	ldr	r3, [pc, #108]	; (800329c <mpu_get_accel_sens+0x78>)
 800322e:	7a5b      	ldrb	r3, [r3, #9]
 8003230:	2b03      	cmp	r3, #3
 8003232:	d81f      	bhi.n	8003274 <mpu_get_accel_sens+0x50>
 8003234:	a201      	add	r2, pc, #4	; (adr r2, 800323c <mpu_get_accel_sens+0x18>)
 8003236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323a:	bf00      	nop
 800323c:	0800324d 	.word	0x0800324d
 8003240:	08003257 	.word	0x08003257
 8003244:	08003261 	.word	0x08003261
 8003248:	0800326b 	.word	0x0800326b
    case INV_FSR_2G:
        sens[0] = 16384;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003252:	801a      	strh	r2, [r3, #0]
        break;
 8003254:	e011      	b.n	800327a <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f641 729c 	movw	r2, #8092	; 0x1f9c
 800325c:	801a      	strh	r2, [r3, #0]
        break;
 800325e:	e00c      	b.n	800327a <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003266:	801a      	strh	r2, [r3, #0]
        break;
 8003268:	e007      	b.n	800327a <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003270:	801a      	strh	r2, [r3, #0]
        break;
 8003272:	e002      	b.n	800327a <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8003274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003278:	e00a      	b.n	8003290 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <mpu_get_accel_sens+0x78>)
 800327c:	7cdb      	ldrb	r3, [r3, #19]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	085b      	lsrs	r3, r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	801a      	strh	r2, [r3, #0]
    return 0;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000030 	.word	0x20000030

080032a0 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 80032a8:	4b04      	ldr	r3, [pc, #16]	; (80032bc <mpu_get_fifo_config+0x1c>)
 80032aa:	7c1a      	ldrb	r2, [r3, #16]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	701a      	strb	r2, [r3, #0]
    return 0;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr
 80032bc:	20000030 	.word	0x20000030

080032c0 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	f023 0301 	bic.w	r3, r3, #1
 80032d4:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80032d6:	4b22      	ldr	r3, [pc, #136]	; (8003360 <mpu_configure_fifo+0xa0>)
 80032d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <mpu_configure_fifo+0x24>
        return 0;
 80032e0:	2300      	movs	r3, #0
 80032e2:	e038      	b.n	8003356 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 80032e4:	4b1e      	ldr	r3, [pc, #120]	; (8003360 <mpu_configure_fifo+0xa0>)
 80032e6:	7a9b      	ldrb	r3, [r3, #10]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d102      	bne.n	80032f2 <mpu_configure_fifo+0x32>
            return -1;
 80032ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032f0:	e031      	b.n	8003356 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 80032f2:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <mpu_configure_fifo+0xa0>)
 80032f4:	7c1b      	ldrb	r3, [r3, #16]
 80032f6:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <mpu_configure_fifo+0xa0>)
 80032fa:	7a9a      	ldrb	r2, [r3, #10]
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	4013      	ands	r3, r2
 8003300:	b2da      	uxtb	r2, r3
 8003302:	4b17      	ldr	r3, [pc, #92]	; (8003360 <mpu_configure_fifo+0xa0>)
 8003304:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8003306:	4b16      	ldr	r3, [pc, #88]	; (8003360 <mpu_configure_fifo+0xa0>)
 8003308:	7c1b      	ldrb	r3, [r3, #16]
 800330a:	79fa      	ldrb	r2, [r7, #7]
 800330c:	429a      	cmp	r2, r3
 800330e:	d003      	beq.n	8003318 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8003310:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	e001      	b.n	800331c <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d103      	bne.n	800332a <mpu_configure_fifo+0x6a>
 8003322:	4b0f      	ldr	r3, [pc, #60]	; (8003360 <mpu_configure_fifo+0xa0>)
 8003324:	7d1b      	ldrb	r3, [r3, #20]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800332a:	2001      	movs	r0, #1
 800332c:	f7ff fa3c 	bl	80027a8 <set_int_enable>
 8003330:	e002      	b.n	8003338 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8003332:	2000      	movs	r0, #0
 8003334:	f7ff fa38 	bl	80027a8 <set_int_enable>
        if (sensors) {
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 800333e:	f7ff fc0b 	bl	8002b58 <mpu_reset_fifo>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8003348:	4a05      	ldr	r2, [pc, #20]	; (8003360 <mpu_configure_fifo+0xa0>)
 800334a:	7afb      	ldrb	r3, [r7, #11]
 800334c:	7413      	strb	r3, [r2, #16]
                return -1;
 800334e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003352:	e000      	b.n	8003356 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8003354:	68fb      	ldr	r3, [r7, #12]
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20000030 	.word	0x20000030

08003364 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	4603      	mov	r3, r0
 800336c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 800336e:	79fb      	ldrb	r3, [r7, #7]
 8003370:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
 800337c:	e007      	b.n	800338e <mpu_set_sensors+0x2a>
    else if (sensors)
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <mpu_set_sensors+0x26>
        data = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	73fb      	strb	r3, [r7, #15]
 8003388:	e001      	b.n	800338e <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800338a:	2340      	movs	r3, #64	; 0x40
 800338c:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 800338e:	4b37      	ldr	r3, [pc, #220]	; (800346c <mpu_set_sensors+0x108>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	7818      	ldrb	r0, [r3, #0]
 8003394:	4b35      	ldr	r3, [pc, #212]	; (800346c <mpu_set_sensors+0x108>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	7c99      	ldrb	r1, [r3, #18]
 800339a:	f107 030f 	add.w	r3, r7, #15
 800339e:	2201      	movs	r2, #1
 80033a0:	f001 ff70 	bl	8005284 <i2c_write>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 80033aa:	4b30      	ldr	r3, [pc, #192]	; (800346c <mpu_set_sensors+0x108>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	729a      	strb	r2, [r3, #10]
        return -1;
 80033b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033b4:	e056      	b.n	8003464 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	4b2b      	ldr	r3, [pc, #172]	; (800346c <mpu_set_sensors+0x108>)
 80033c0:	731a      	strb	r2, [r3, #12]

    data = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d104      	bne.n	80033da <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
 80033d2:	f043 0304 	orr.w	r3, r3, #4
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	f003 0320 	and.w	r3, r3, #32
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
 80033e6:	f043 0302 	orr.w	r3, r3, #2
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	f003 0310 	and.w	r3, r3, #16
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d104      	bne.n	8003402 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b00      	cmp	r3, #0
 800340a:	d104      	bne.n	8003416 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003412:	b2db      	uxtb	r3, r3
 8003414:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8003416:	4b15      	ldr	r3, [pc, #84]	; (800346c <mpu_set_sensors+0x108>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	7818      	ldrb	r0, [r3, #0]
 800341c:	4b13      	ldr	r3, [pc, #76]	; (800346c <mpu_set_sensors+0x108>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	7cd9      	ldrb	r1, [r3, #19]
 8003422:	f107 030f 	add.w	r3, r7, #15
 8003426:	2201      	movs	r2, #1
 8003428:	f001 ff2c 	bl	8005284 <i2c_write>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d005      	beq.n	800343e <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8003432:	4b0e      	ldr	r3, [pc, #56]	; (800346c <mpu_set_sensors+0x108>)
 8003434:	2200      	movs	r2, #0
 8003436:	729a      	strb	r2, [r3, #10]
        return -1;
 8003438:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800343c:	e012      	b.n	8003464 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <mpu_set_sensors+0xec>
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	2b08      	cmp	r3, #8
 8003448:	d002      	beq.n	8003450 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800344a:	2000      	movs	r0, #0
 800344c:	f000 f8d6 	bl	80035fc <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8003450:	4a06      	ldr	r2, [pc, #24]	; (800346c <mpu_set_sensors+0x108>)
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8003456:	4b05      	ldr	r3, [pc, #20]	; (800346c <mpu_set_sensors+0x108>)
 8003458:	2200      	movs	r2, #0
 800345a:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 800345c:	2032      	movs	r0, #50	; 0x32
 800345e:	f003 f88b 	bl	8006578 <HAL_Delay>
    return 0;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000030 	.word	0x20000030

08003470 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800347a:	4b5f      	ldr	r3, [pc, #380]	; (80035f8 <mpu_set_bypass+0x188>)
 800347c:	7c9b      	ldrb	r3, [r3, #18]
 800347e:	79fa      	ldrb	r2, [r7, #7]
 8003480:	429a      	cmp	r2, r3
 8003482:	d101      	bne.n	8003488 <mpu_set_bypass+0x18>
        return 0;
 8003484:	2300      	movs	r3, #0
 8003486:	e0b2      	b.n	80035ee <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8003488:	79fb      	ldrb	r3, [r7, #7]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d050      	beq.n	8003530 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800348e:	4b5a      	ldr	r3, [pc, #360]	; (80035f8 <mpu_set_bypass+0x188>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	7818      	ldrb	r0, [r3, #0]
 8003494:	4b58      	ldr	r3, [pc, #352]	; (80035f8 <mpu_set_bypass+0x188>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	7919      	ldrb	r1, [r3, #4]
 800349a:	f107 030f 	add.w	r3, r7, #15
 800349e:	2201      	movs	r2, #1
 80034a0:	f001 ff16 	bl	80052d0 <i2c_read>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d002      	beq.n	80034b0 <mpu_set_bypass+0x40>
            return -1;
 80034aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034ae:	e09e      	b.n	80035ee <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	f023 0320 	bic.w	r3, r3, #32
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80034ba:	4b4f      	ldr	r3, [pc, #316]	; (80035f8 <mpu_set_bypass+0x188>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	7818      	ldrb	r0, [r3, #0]
 80034c0:	4b4d      	ldr	r3, [pc, #308]	; (80035f8 <mpu_set_bypass+0x188>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	7919      	ldrb	r1, [r3, #4]
 80034c6:	f107 030f 	add.w	r3, r7, #15
 80034ca:	2201      	movs	r2, #1
 80034cc:	f001 feda 	bl	8005284 <i2c_write>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <mpu_set_bypass+0x6c>
            return -1;
 80034d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034da:	e088      	b.n	80035ee <mpu_set_bypass+0x17e>
        delay_ms(3);
 80034dc:	2003      	movs	r0, #3
 80034de:	f003 f84b 	bl	8006578 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80034e2:	2302      	movs	r3, #2
 80034e4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80034e6:	4b44      	ldr	r3, [pc, #272]	; (80035f8 <mpu_set_bypass+0x188>)
 80034e8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d004      	beq.n	80034fa <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
 80034f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80034fa:	4b3f      	ldr	r3, [pc, #252]	; (80035f8 <mpu_set_bypass+0x188>)
 80034fc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003500:	2b00      	cmp	r3, #0
 8003502:	d004      	beq.n	800350e <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800350a:	b2db      	uxtb	r3, r3
 800350c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800350e:	4b3a      	ldr	r3, [pc, #232]	; (80035f8 <mpu_set_bypass+0x188>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	7818      	ldrb	r0, [r3, #0]
 8003514:	4b38      	ldr	r3, [pc, #224]	; (80035f8 <mpu_set_bypass+0x188>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	7d19      	ldrb	r1, [r3, #20]
 800351a:	f107 030f 	add.w	r3, r7, #15
 800351e:	2201      	movs	r2, #1
 8003520:	f001 feb0 	bl	8005284 <i2c_write>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d05d      	beq.n	80035e6 <mpu_set_bypass+0x176>
            return -1;
 800352a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800352e:	e05e      	b.n	80035ee <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003530:	4b31      	ldr	r3, [pc, #196]	; (80035f8 <mpu_set_bypass+0x188>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	7818      	ldrb	r0, [r3, #0]
 8003536:	4b30      	ldr	r3, [pc, #192]	; (80035f8 <mpu_set_bypass+0x188>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	7919      	ldrb	r1, [r3, #4]
 800353c:	f107 030f 	add.w	r3, r7, #15
 8003540:	2201      	movs	r2, #1
 8003542:	f001 fec5 	bl	80052d0 <i2c_read>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <mpu_set_bypass+0xe2>
            return -1;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003550:	e04d      	b.n	80035ee <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003552:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <mpu_set_bypass+0x188>)
 8003554:	7a9b      	ldrb	r3, [r3, #10]
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	f043 0320 	orr.w	r3, r3, #32
 8003564:	b2db      	uxtb	r3, r3
 8003566:	73fb      	strb	r3, [r7, #15]
 8003568:	e004      	b.n	8003574 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	f023 0320 	bic.w	r3, r3, #32
 8003570:	b2db      	uxtb	r3, r3
 8003572:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003574:	4b20      	ldr	r3, [pc, #128]	; (80035f8 <mpu_set_bypass+0x188>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	7818      	ldrb	r0, [r3, #0]
 800357a:	4b1f      	ldr	r3, [pc, #124]	; (80035f8 <mpu_set_bypass+0x188>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	7919      	ldrb	r1, [r3, #4]
 8003580:	f107 030f 	add.w	r3, r7, #15
 8003584:	2201      	movs	r2, #1
 8003586:	f001 fe7d 	bl	8005284 <i2c_write>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <mpu_set_bypass+0x126>
            return -1;
 8003590:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003594:	e02b      	b.n	80035ee <mpu_set_bypass+0x17e>
        delay_ms(3);
 8003596:	2003      	movs	r0, #3
 8003598:	f002 ffee 	bl	8006578 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800359c:	4b16      	ldr	r3, [pc, #88]	; (80035f8 <mpu_set_bypass+0x188>)
 800359e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d002      	beq.n	80035ac <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	73fb      	strb	r3, [r7, #15]
 80035aa:	e001      	b.n	80035b0 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80035b0:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <mpu_set_bypass+0x188>)
 80035b2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d004      	beq.n	80035c4 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
 80035bc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80035c4:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <mpu_set_bypass+0x188>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	7818      	ldrb	r0, [r3, #0]
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <mpu_set_bypass+0x188>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	7d19      	ldrb	r1, [r3, #20]
 80035d0:	f107 030f 	add.w	r3, r7, #15
 80035d4:	2201      	movs	r2, #1
 80035d6:	f001 fe55 	bl	8005284 <i2c_write>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <mpu_set_bypass+0x176>
            return -1;
 80035e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035e4:	e003      	b.n	80035ee <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80035e6:	4a04      	ldr	r2, [pc, #16]	; (80035f8 <mpu_set_bypass+0x188>)
 80035e8:	79fb      	ldrb	r3, [r7, #7]
 80035ea:	7493      	strb	r3, [r2, #18]
    return 0;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	20000030 	.word	0x20000030

080035fc <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8003606:	4b1e      	ldr	r3, [pc, #120]	; (8003680 <mpu_set_int_latched+0x84>)
 8003608:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800360c:	79fa      	ldrb	r2, [r7, #7]
 800360e:	429a      	cmp	r2, r3
 8003610:	d101      	bne.n	8003616 <mpu_set_int_latched+0x1a>
        return 0;
 8003612:	2300      	movs	r3, #0
 8003614:	e030      	b.n	8003678 <mpu_set_int_latched+0x7c>

    if (enable)
 8003616:	79fb      	ldrb	r3, [r7, #7]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800361c:	2330      	movs	r3, #48	; 0x30
 800361e:	73fb      	strb	r3, [r7, #15]
 8003620:	e001      	b.n	8003626 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8003626:	4b16      	ldr	r3, [pc, #88]	; (8003680 <mpu_set_int_latched+0x84>)
 8003628:	7c9b      	ldrb	r3, [r3, #18]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d004      	beq.n	8003638 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	f043 0302 	orr.w	r3, r3, #2
 8003634:	b2db      	uxtb	r3, r3
 8003636:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8003638:	4b11      	ldr	r3, [pc, #68]	; (8003680 <mpu_set_int_latched+0x84>)
 800363a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003648:	b2db      	uxtb	r3, r3
 800364a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800364c:	4b0c      	ldr	r3, [pc, #48]	; (8003680 <mpu_set_int_latched+0x84>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	7818      	ldrb	r0, [r3, #0]
 8003652:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <mpu_set_int_latched+0x84>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	7d19      	ldrb	r1, [r3, #20]
 8003658:	f107 030f 	add.w	r3, r7, #15
 800365c:	2201      	movs	r2, #1
 800365e:	f001 fe11 	bl	8005284 <i2c_write>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <mpu_set_int_latched+0x72>
        return -1;
 8003668:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800366c:	e004      	b.n	8003678 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800366e:	4a04      	ldr	r2, [pc, #16]	; (8003680 <mpu_set_int_latched+0x84>)
 8003670:	79fb      	ldrb	r3, [r7, #7]
 8003672:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20000030 	.word	0x20000030

08003684 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8003684:	b590      	push	{r4, r7, lr}
 8003686:	b087      	sub	sp, #28
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 800368c:	4b42      	ldr	r3, [pc, #264]	; (8003798 <get_accel_prod_shift+0x114>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	7818      	ldrb	r0, [r3, #0]
 8003692:	f107 0310 	add.w	r3, r7, #16
 8003696:	2204      	movs	r2, #4
 8003698:	210d      	movs	r1, #13
 800369a:	f001 fe19 	bl	80052d0 <i2c_read>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <get_accel_prod_shift+0x24>
        return 0x07;
 80036a4:	2307      	movs	r3, #7
 80036a6:	e072      	b.n	800378e <get_accel_prod_shift+0x10a>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 80036a8:	7c3b      	ldrb	r3, [r7, #16]
 80036aa:	10db      	asrs	r3, r3, #3
 80036ac:	b25b      	sxtb	r3, r3
 80036ae:	f003 031c 	and.w	r3, r3, #28
 80036b2:	b25a      	sxtb	r2, r3
 80036b4:	7cfb      	ldrb	r3, [r7, #19]
 80036b6:	111b      	asrs	r3, r3, #4
 80036b8:	b25b      	sxtb	r3, r3
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	b25b      	sxtb	r3, r3
 80036c0:	4313      	orrs	r3, r2
 80036c2:	b25b      	sxtb	r3, r3
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80036c8:	7c7b      	ldrb	r3, [r7, #17]
 80036ca:	10db      	asrs	r3, r3, #3
 80036cc:	b25b      	sxtb	r3, r3
 80036ce:	f003 031c 	and.w	r3, r3, #28
 80036d2:	b25a      	sxtb	r2, r3
 80036d4:	7cfb      	ldrb	r3, [r7, #19]
 80036d6:	109b      	asrs	r3, r3, #2
 80036d8:	b25b      	sxtb	r3, r3
 80036da:	f003 0303 	and.w	r3, r3, #3
 80036de:	b25b      	sxtb	r3, r3
 80036e0:	4313      	orrs	r3, r2
 80036e2:	b25b      	sxtb	r3, r3
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80036e8:	7cbb      	ldrb	r3, [r7, #18]
 80036ea:	10db      	asrs	r3, r3, #3
 80036ec:	b25b      	sxtb	r3, r3
 80036ee:	f003 031c 	and.w	r3, r3, #28
 80036f2:	b25a      	sxtb	r2, r3
 80036f4:	7cfb      	ldrb	r3, [r7, #19]
 80036f6:	b25b      	sxtb	r3, r3
 80036f8:	f003 0303 	and.w	r3, r3, #3
 80036fc:	b25b      	sxtb	r3, r3
 80036fe:	4313      	orrs	r3, r2
 8003700:	b25b      	sxtb	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8003706:	2300      	movs	r3, #0
 8003708:	75fb      	strb	r3, [r7, #23]
 800370a:	e03c      	b.n	8003786 <get_accel_prod_shift+0x102>
        if (!shift_code[ii]) {
 800370c:	7dfb      	ldrb	r3, [r7, #23]
 800370e:	f107 0218 	add.w	r2, r7, #24
 8003712:	4413      	add	r3, r2
 8003714:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d107      	bne.n	800372c <get_accel_prod_shift+0xa8>
            st_shift[ii] = 0.f;
 800371c:	7dfb      	ldrb	r3, [r7, #23]
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	4413      	add	r3, r2
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
            continue;
 800372a:	e029      	b.n	8003780 <get_accel_prod_shift+0xfc>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800372c:	7dfb      	ldrb	r3, [r7, #23]
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	4413      	add	r3, r2
 8003734:	4a19      	ldr	r2, [pc, #100]	; (800379c <get_accel_prod_shift+0x118>)
 8003736:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8003738:	e00e      	b.n	8003758 <get_accel_prod_shift+0xd4>
            st_shift[ii] *= 1.034f;
 800373a:	7dfb      	ldrb	r3, [r7, #23]
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	18d4      	adds	r4, r2, r3
 8003742:	7dfb      	ldrb	r3, [r7, #23]
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4413      	add	r3, r2
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4914      	ldr	r1, [pc, #80]	; (80037a0 <get_accel_prod_shift+0x11c>)
 800374e:	4618      	mov	r0, r3
 8003750:	f7fd fe42 	bl	80013d8 <__aeabi_fmul>
 8003754:	4603      	mov	r3, r0
 8003756:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8003758:	7dfb      	ldrb	r3, [r7, #23]
 800375a:	f107 0218 	add.w	r2, r7, #24
 800375e:	441a      	add	r2, r3
 8003760:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003764:	3a01      	subs	r2, #1
 8003766:	b2d1      	uxtb	r1, r2
 8003768:	f107 0218 	add.w	r2, r7, #24
 800376c:	441a      	add	r2, r3
 800376e:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8003772:	f107 0218 	add.w	r2, r7, #24
 8003776:	4413      	add	r3, r2
 8003778:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1dc      	bne.n	800373a <get_accel_prod_shift+0xb6>
    for (ii = 0; ii < 3; ii++) {
 8003780:	7dfb      	ldrb	r3, [r7, #23]
 8003782:	3301      	adds	r3, #1
 8003784:	75fb      	strb	r3, [r7, #23]
 8003786:	7dfb      	ldrb	r3, [r7, #23]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d9bf      	bls.n	800370c <get_accel_prod_shift+0x88>
    }
    return 0;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	371c      	adds	r7, #28
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop
 8003798:	20000030 	.word	0x20000030
 800379c:	3eae147b 	.word	0x3eae147b
 80037a0:	3f845a1d 	.word	0x3f845a1d

080037a4 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08a      	sub	sp, #40	; 0x28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 80037b2:	f107 030c 	add.w	r3, r7, #12
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff ff64 	bl	8003684 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80037bc:	2300      	movs	r3, #0
 80037be:	627b      	str	r3, [r7, #36]	; 0x24
 80037c0:	e067      	b.n	8003892 <accel_self_test+0xee>
        st_shift_cust = abs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	4413      	add	r3, r2
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	6839      	ldr	r1, [r7, #0]
 80037d2:	440b      	add	r3, r1
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	bfb8      	it	lt
 80037dc:	425b      	neglt	r3, r3
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fd fda6 	bl	8001330 <__aeabi_i2f>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fd fea8 	bl	8001540 <__aeabi_fdiv>
 80037f0:	4603      	mov	r3, r0
 80037f2:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037fc:	4413      	add	r3, r2
 80037fe:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003802:	f04f 0100 	mov.w	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f7fd ff7a 	bl	8001700 <__aeabi_fcmpeq>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d125      	bne.n	800385e <accel_self_test+0xba>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800381a:	4413      	add	r3, r2
 800381c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003820:	4619      	mov	r1, r3
 8003822:	69f8      	ldr	r0, [r7, #28]
 8003824:	f7fd fe8c 	bl	8001540 <__aeabi_fdiv>
 8003828:	4603      	mov	r3, r0
 800382a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800382e:	4618      	mov	r0, r3
 8003830:	f7fd fcc8 	bl	80011c4 <__aeabi_fsub>
 8003834:	4603      	mov	r3, r0
 8003836:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800383e:	4a19      	ldr	r2, [pc, #100]	; (80038a4 <accel_self_test+0x100>)
 8003840:	4611      	mov	r1, r2
 8003842:	4618      	mov	r0, r3
 8003844:	f7fd ff84 	bl	8001750 <__aeabi_fcmpgt>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d01e      	beq.n	800388c <accel_self_test+0xe8>
                result |= 1 << jj;
 800384e:	2201      	movs	r2, #1
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	6a3a      	ldr	r2, [r7, #32]
 8003858:	4313      	orrs	r3, r2
 800385a:	623b      	str	r3, [r7, #32]
 800385c:	e016      	b.n	800388c <accel_self_test+0xe8>
        } else if ((st_shift_cust < test.min_g) ||
 800385e:	4b12      	ldr	r3, [pc, #72]	; (80038a8 <accel_self_test+0x104>)
 8003860:	69f9      	ldr	r1, [r7, #28]
 8003862:	4618      	mov	r0, r3
 8003864:	f7fd ff74 	bl	8001750 <__aeabi_fcmpgt>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d107      	bne.n	800387e <accel_self_test+0xda>
            (st_shift_cust > test.max_g))
 800386e:	4b0f      	ldr	r3, [pc, #60]	; (80038ac <accel_self_test+0x108>)
        } else if ((st_shift_cust < test.min_g) ||
 8003870:	69f9      	ldr	r1, [r7, #28]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd ff4e 	bl	8001714 <__aeabi_fcmplt>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d006      	beq.n	800388c <accel_self_test+0xe8>
            result |= 1 << jj;
 800387e:	2201      	movs	r2, #1
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	6a3a      	ldr	r2, [r7, #32]
 8003888:	4313      	orrs	r3, r2
 800388a:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	3301      	adds	r3, #1
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	2b02      	cmp	r3, #2
 8003896:	dd94      	ble.n	80037c2 <accel_self_test+0x1e>
    }

    return result;
 8003898:	6a3b      	ldr	r3, [r7, #32]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3728      	adds	r7, #40	; 0x28
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	3e0f5c29 	.word	0x3e0f5c29
 80038a8:	3e99999a 	.word	0x3e99999a
 80038ac:	3f733333 	.word	0x3f733333

080038b0 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b088      	sub	sp, #32
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80038ba:	2300      	movs	r3, #0
 80038bc:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80038be:	4b54      	ldr	r3, [pc, #336]	; (8003a10 <gyro_self_test+0x160>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	7818      	ldrb	r0, [r3, #0]
 80038c4:	f107 0308 	add.w	r3, r7, #8
 80038c8:	2203      	movs	r2, #3
 80038ca:	210d      	movs	r1, #13
 80038cc:	f001 fd00 	bl	80052d0 <i2c_read>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <gyro_self_test+0x2a>
        return 0x07;
 80038d6:	2307      	movs	r3, #7
 80038d8:	e095      	b.n	8003a06 <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 80038da:	7a3b      	ldrb	r3, [r7, #8]
 80038dc:	f003 031f 	and.w	r3, r3, #31
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80038e4:	7a7b      	ldrb	r3, [r7, #9]
 80038e6:	f003 031f 	and.w	r3, r3, #31
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80038ee:	7abb      	ldrb	r3, [r7, #10]
 80038f0:	f003 031f 	and.w	r3, r3, #31
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80038f8:	2300      	movs	r3, #0
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	e07e      	b.n	80039fc <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	4413      	add	r3, r2
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	6839      	ldr	r1, [r7, #0]
 800390e:	440b      	add	r3, r1
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	bfb8      	it	lt
 8003918:	425b      	neglt	r3, r3
 800391a:	4618      	mov	r0, r3
 800391c:	f7fd fd08 	bl	8001330 <__aeabi_i2f>
 8003920:	4603      	mov	r3, r0
 8003922:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8003926:	4618      	mov	r0, r3
 8003928:	f7fd fe0a 	bl	8001540 <__aeabi_fdiv>
 800392c:	4603      	mov	r3, r0
 800392e:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8003930:	f107 0208 	add.w	r2, r7, #8
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	4413      	add	r3, r2
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d044      	beq.n	80039c8 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 800393e:	2383      	movs	r3, #131	; 0x83
 8003940:	4618      	mov	r0, r3
 8003942:	f7fd fcf1 	bl	8001328 <__aeabi_ui2f>
 8003946:	4603      	mov	r3, r0
 8003948:	4619      	mov	r1, r3
 800394a:	4832      	ldr	r0, [pc, #200]	; (8003a14 <gyro_self_test+0x164>)
 800394c:	f7fd fdf8 	bl	8001540 <__aeabi_fdiv>
 8003950:	4603      	mov	r3, r0
 8003952:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003954:	e005      	b.n	8003962 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8003956:	4930      	ldr	r1, [pc, #192]	; (8003a18 <gyro_self_test+0x168>)
 8003958:	6978      	ldr	r0, [r7, #20]
 800395a:	f7fd fd3d 	bl	80013d8 <__aeabi_fmul>
 800395e:	4603      	mov	r3, r0
 8003960:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003962:	f107 0208 	add.w	r2, r7, #8
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	4413      	add	r3, r2
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	3b01      	subs	r3, #1
 800396e:	b2d9      	uxtb	r1, r3
 8003970:	f107 0208 	add.w	r2, r7, #8
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	4413      	add	r3, r2
 8003978:	460a      	mov	r2, r1
 800397a:	701a      	strb	r2, [r3, #0]
 800397c:	f107 0208 	add.w	r2, r7, #8
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	4413      	add	r3, r2
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1e5      	bne.n	8003956 <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800398a:	6979      	ldr	r1, [r7, #20]
 800398c:	6938      	ldr	r0, [r7, #16]
 800398e:	f7fd fdd7 	bl	8001540 <__aeabi_fdiv>
 8003992:	4603      	mov	r3, r0
 8003994:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003998:	4618      	mov	r0, r3
 800399a:	f7fd fc13 	bl	80011c4 <__aeabi_fsub>
 800399e:	4603      	mov	r3, r0
 80039a0:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039a8:	4a1c      	ldr	r2, [pc, #112]	; (8003a1c <gyro_self_test+0x16c>)
 80039aa:	4611      	mov	r1, r2
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fd fecf 	bl	8001750 <__aeabi_fcmpgt>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01e      	beq.n	80039f6 <gyro_self_test+0x146>
                result |= 1 << jj;
 80039b8:	2201      	movs	r2, #1
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
 80039c6:	e016      	b.n	80039f6 <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 80039c8:	4b15      	ldr	r3, [pc, #84]	; (8003a20 <gyro_self_test+0x170>)
 80039ca:	6939      	ldr	r1, [r7, #16]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fd febf 	bl	8001750 <__aeabi_fcmpgt>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d107      	bne.n	80039e8 <gyro_self_test+0x138>
            (st_shift_cust > test.max_dps))
 80039d8:	4b12      	ldr	r3, [pc, #72]	; (8003a24 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 80039da:	6939      	ldr	r1, [r7, #16]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd fe99 	bl	8001714 <__aeabi_fcmplt>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d006      	beq.n	80039f6 <gyro_self_test+0x146>
            result |= 1 << jj;
 80039e8:	2201      	movs	r2, #1
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	3301      	adds	r3, #1
 80039fa:	61fb      	str	r3, [r7, #28]
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	f77f af7d 	ble.w	80038fe <gyro_self_test+0x4e>
    }
    return result;
 8003a04:	69bb      	ldr	r3, [r7, #24]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3720      	adds	r7, #32
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000030 	.word	0x20000030
 8003a14:	454cb000 	.word	0x454cb000
 8003a18:	3f85e354 	.word	0x3f85e354
 8003a1c:	3e0f5c29 	.word	0x3e0f5c29
 8003a20:	41200000 	.word	0x41200000
 8003a24:	42d20000 	.word	0x42d20000

08003a28 <get_st_biases>:
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8003a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a2c:	b095      	sub	sp, #84	; 0x54
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6278      	str	r0, [r7, #36]	; 0x24
 8003a32:	6239      	str	r1, [r7, #32]
 8003a34:	4613      	mov	r3, r2
 8003a36:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8003a44:	4ba3      	ldr	r3, [pc, #652]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	7818      	ldrb	r0, [r3, #0]
 8003a4a:	4ba2      	ldr	r3, [pc, #648]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	7c99      	ldrb	r1, [r3, #18]
 8003a50:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a54:	2202      	movs	r2, #2
 8003a56:	f001 fc15 	bl	8005284 <i2c_write>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d002      	beq.n	8003a66 <get_st_biases+0x3e>
        return -1;
 8003a60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a64:	e2e4      	b.n	8004030 <get_st_biases+0x608>
    delay_ms(200);
 8003a66:	20c8      	movs	r0, #200	; 0xc8
 8003a68:	f002 fd86 	bl	8006578 <HAL_Delay>
    data[0] = 0;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8003a72:	4b98      	ldr	r3, [pc, #608]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	7818      	ldrb	r0, [r3, #0]
 8003a78:	4b96      	ldr	r3, [pc, #600]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	7bd9      	ldrb	r1, [r3, #15]
 8003a7e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a82:	2201      	movs	r2, #1
 8003a84:	f001 fbfe 	bl	8005284 <i2c_write>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <get_st_biases+0x6c>
        return -1;
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a92:	e2cd      	b.n	8004030 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003a94:	4b8f      	ldr	r3, [pc, #572]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	7818      	ldrb	r0, [r3, #0]
 8003a9a:	4b8e      	ldr	r3, [pc, #568]	; (8003cd4 <get_st_biases+0x2ac>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	7959      	ldrb	r1, [r3, #5]
 8003aa0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f001 fbed 	bl	8005284 <i2c_write>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <get_st_biases+0x8e>
        return -1;
 8003ab0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ab4:	e2bc      	b.n	8004030 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8003ab6:	4b87      	ldr	r3, [pc, #540]	; (8003cd4 <get_st_biases+0x2ac>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	7818      	ldrb	r0, [r3, #0]
 8003abc:	4b85      	ldr	r3, [pc, #532]	; (8003cd4 <get_st_biases+0x2ac>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	7c99      	ldrb	r1, [r3, #18]
 8003ac2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f001 fbdc 	bl	8005284 <i2c_write>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <get_st_biases+0xb0>
        return -1;
 8003ad2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ad6:	e2ab      	b.n	8004030 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8003ad8:	4b7e      	ldr	r3, [pc, #504]	; (8003cd4 <get_st_biases+0x2ac>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	7818      	ldrb	r0, [r3, #0]
 8003ade:	4b7d      	ldr	r3, [pc, #500]	; (8003cd4 <get_st_biases+0x2ac>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	7dd9      	ldrb	r1, [r3, #23]
 8003ae4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f001 fbcb 	bl	8005284 <i2c_write>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d002      	beq.n	8003afa <get_st_biases+0xd2>
        return -1;
 8003af4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003af8:	e29a      	b.n	8004030 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003afa:	4b76      	ldr	r3, [pc, #472]	; (8003cd4 <get_st_biases+0x2ac>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	7818      	ldrb	r0, [r3, #0]
 8003b00:	4b74      	ldr	r3, [pc, #464]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	7919      	ldrb	r1, [r3, #4]
 8003b06:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f001 fbba 	bl	8005284 <i2c_write>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <get_st_biases+0xf4>
        return -1;
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b1a:	e289      	b.n	8004030 <get_st_biases+0x608>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8003b1c:	230c      	movs	r3, #12
 8003b1e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003b22:	4b6c      	ldr	r3, [pc, #432]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	7818      	ldrb	r0, [r3, #0]
 8003b28:	4b6a      	ldr	r3, [pc, #424]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	7919      	ldrb	r1, [r3, #4]
 8003b2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b32:	2201      	movs	r2, #1
 8003b34:	f001 fba6 	bl	8005284 <i2c_write>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <get_st_biases+0x11c>
        return -1;
 8003b3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b42:	e275      	b.n	8004030 <get_st_biases+0x608>
    delay_ms(15);
 8003b44:	200f      	movs	r0, #15
 8003b46:	f002 fd17 	bl	8006578 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8003b4a:	4b62      	ldr	r3, [pc, #392]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4e:	7a5b      	ldrb	r3, [r3, #9]
 8003b50:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8003b54:	4b5f      	ldr	r3, [pc, #380]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	7818      	ldrb	r0, [r3, #0]
 8003b5a:	4b5e      	ldr	r3, [pc, #376]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	7899      	ldrb	r1, [r3, #2]
 8003b60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b64:	2201      	movs	r2, #1
 8003b66:	f001 fb8d 	bl	8005284 <i2c_write>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <get_st_biases+0x14e>
        return -1;
 8003b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b74:	e25c      	b.n	8004030 <get_st_biases+0x608>
    data[0] = st.test->reg_rate_div;
 8003b76:	4b57      	ldr	r3, [pc, #348]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7a:	7a1b      	ldrb	r3, [r3, #8]
 8003b7c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8003b80:	4b54      	ldr	r3, [pc, #336]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	7818      	ldrb	r0, [r3, #0]
 8003b86:	4b53      	ldr	r3, [pc, #332]	; (8003cd4 <get_st_biases+0x2ac>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	7859      	ldrb	r1, [r3, #1]
 8003b8c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b90:	2201      	movs	r2, #1
 8003b92:	f001 fb77 	bl	8005284 <i2c_write>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <get_st_biases+0x17a>
        return -1;
 8003b9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ba0:	e246      	b.n	8004030 <get_st_biases+0x608>
    if (hw_test)
 8003ba2:	7ffb      	ldrb	r3, [r7, #31]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <get_st_biases+0x192>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8003ba8:	4b4a      	ldr	r3, [pc, #296]	; (8003cd4 <get_st_biases+0x2ac>)
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	7a9b      	ldrb	r3, [r3, #10]
 8003bae:	f063 031f 	orn	r3, r3, #31
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8003bb8:	e004      	b.n	8003bc4 <get_st_biases+0x19c>
    else
        data[0] = st.test->reg_gyro_fsr;
 8003bba:	4b46      	ldr	r3, [pc, #280]	; (8003cd4 <get_st_biases+0x2ac>)
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbe:	7a9b      	ldrb	r3, [r3, #10]
 8003bc0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8003bc4:	4b43      	ldr	r3, [pc, #268]	; (8003cd4 <get_st_biases+0x2ac>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	7818      	ldrb	r0, [r3, #0]
 8003bca:	4b42      	ldr	r3, [pc, #264]	; (8003cd4 <get_st_biases+0x2ac>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	7999      	ldrb	r1, [r3, #6]
 8003bd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f001 fb55 	bl	8005284 <i2c_write>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <get_st_biases+0x1be>
        return -1;
 8003be0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003be4:	e224      	b.n	8004030 <get_st_biases+0x608>

    if (hw_test)
 8003be6:	7ffb      	ldrb	r3, [r7, #31]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d008      	beq.n	8003bfe <get_st_biases+0x1d6>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8003bec:	4b39      	ldr	r3, [pc, #228]	; (8003cd4 <get_st_biases+0x2ac>)
 8003bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf0:	7adb      	ldrb	r3, [r3, #11]
 8003bf2:	f063 031f 	orn	r3, r3, #31
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8003bfc:	e002      	b.n	8003c04 <get_st_biases+0x1dc>
    else
        data[0] = test.reg_accel_fsr;
 8003bfe:	2318      	movs	r3, #24
 8003c00:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8003c04:	4b33      	ldr	r3, [pc, #204]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	7818      	ldrb	r0, [r3, #0]
 8003c0a:	4b32      	ldr	r3, [pc, #200]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	79d9      	ldrb	r1, [r3, #7]
 8003c10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c14:	2201      	movs	r2, #1
 8003c16:	f001 fb35 	bl	8005284 <i2c_write>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <get_st_biases+0x1fe>
        return -1;
 8003c20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c24:	e204      	b.n	8004030 <get_st_biases+0x608>
    if (hw_test)
 8003c26:	7ffb      	ldrb	r3, [r7, #31]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <get_st_biases+0x20a>
        delay_ms(200);
 8003c2c:	20c8      	movs	r0, #200	; 0xc8
 8003c2e:	f002 fca3 	bl	8006578 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8003c32:	2340      	movs	r3, #64	; 0x40
 8003c34:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003c38:	4b26      	ldr	r3, [pc, #152]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	7818      	ldrb	r0, [r3, #0]
 8003c3e:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	7919      	ldrb	r1, [r3, #4]
 8003c44:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f001 fb1b 	bl	8005284 <i2c_write>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d002      	beq.n	8003c5a <get_st_biases+0x232>
        return -1;
 8003c54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c58:	e1ea      	b.n	8004030 <get_st_biases+0x608>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8003c5a:	2378      	movs	r3, #120	; 0x78
 8003c5c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003c60:	4b1c      	ldr	r3, [pc, #112]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	7818      	ldrb	r0, [r3, #0]
 8003c66:	4b1b      	ldr	r3, [pc, #108]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	7959      	ldrb	r1, [r3, #5]
 8003c6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c70:	2201      	movs	r2, #1
 8003c72:	f001 fb07 	bl	8005284 <i2c_write>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d002      	beq.n	8003c82 <get_st_biases+0x25a>
        return -1;
 8003c7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c80:	e1d6      	b.n	8004030 <get_st_biases+0x608>
    delay_ms(test.wait_ms);
 8003c82:	2332      	movs	r3, #50	; 0x32
 8003c84:	4618      	mov	r0, r3
 8003c86:	f002 fc77 	bl	8006578 <HAL_Delay>
    data[0] = 0;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003c90:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	7818      	ldrb	r0, [r3, #0]
 8003c96:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <get_st_biases+0x2ac>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	7959      	ldrb	r1, [r3, #5]
 8003c9c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f001 faef 	bl	8005284 <i2c_write>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d002      	beq.n	8003cb2 <get_st_biases+0x28a>
        return -1;
 8003cac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003cb0:	e1be      	b.n	8004030 <get_st_biases+0x608>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <get_st_biases+0x2ac>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	7818      	ldrb	r0, [r3, #0]
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <get_st_biases+0x2ac>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	7a99      	ldrb	r1, [r3, #10]
 8003cbe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f001 fb04 	bl	80052d0 <i2c_read>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d004      	beq.n	8003cd8 <get_st_biases+0x2b0>
        return -1;
 8003cce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003cd2:	e1ad      	b.n	8004030 <get_st_biases+0x608>
 8003cd4:	20000030 	.word	0x20000030

    fifo_count = (data[0] << 8) | data[1];
 8003cd8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	b21a      	sxth	r2, r3
 8003ce0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003ce4:	b21b      	sxth	r3, r3
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	b21b      	sxth	r3, r3
 8003cea:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003cee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003cf2:	4a1a      	ldr	r2, [pc, #104]	; (8003d5c <get_st_biases+0x334>)
 8003cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf8:	08db      	lsrs	r3, r3, #3
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	1d19      	adds	r1, r3, #4
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	f103 0208 	add.w	r2, r3, #8
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	6813      	ldr	r3, [r2, #0]
 8003d10:	600b      	str	r3, [r1, #0]
 8003d12:	680a      	ldr	r2, [r1, #0]
 8003d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d16:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003d18:	6a3b      	ldr	r3, [r7, #32]
 8003d1a:	1d19      	adds	r1, r3, #4
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	f103 0208 	add.w	r2, r3, #8
 8003d22:	2300      	movs	r3, #0
 8003d24:	6013      	str	r3, [r2, #0]
 8003d26:	6813      	ldr	r3, [r2, #0]
 8003d28:	600b      	str	r3, [r1, #0]
 8003d2a:	680a      	ldr	r2, [r1, #0]
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003d30:	2300      	movs	r3, #0
 8003d32:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8003d36:	e08a      	b.n	8003e4e <get_st_biases+0x426>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003d38:	4b09      	ldr	r3, [pc, #36]	; (8003d60 <get_st_biases+0x338>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	7818      	ldrb	r0, [r3, #0]
 8003d3e:	4b08      	ldr	r3, [pc, #32]	; (8003d60 <get_st_biases+0x338>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	7ad9      	ldrb	r1, [r3, #11]
 8003d44:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003d48:	220c      	movs	r2, #12
 8003d4a:	f001 fac1 	bl	80052d0 <i2c_read>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <get_st_biases+0x33c>
            return -1;
 8003d54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d58:	e16a      	b.n	8004030 <get_st_biases+0x608>
 8003d5a:	bf00      	nop
 8003d5c:	aaaaaaab 	.word	0xaaaaaaab
 8003d60:	20000030 	.word	0x20000030
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003d64:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003d68:	021b      	lsls	r3, r3, #8
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003d70:	b21b      	sxth	r3, r3
 8003d72:	4313      	orrs	r3, r2
 8003d74:	b21b      	sxth	r3, r3
 8003d76:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8003d78:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003d7c:	021b      	lsls	r3, r3, #8
 8003d7e:	b21a      	sxth	r2, r3
 8003d80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d84:	b21b      	sxth	r3, r3
 8003d86:	4313      	orrs	r3, r2
 8003d88:	b21b      	sxth	r3, r3
 8003d8a:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8003d8c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003d90:	021b      	lsls	r3, r3, #8
 8003d92:	b21a      	sxth	r2, r3
 8003d94:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003d98:	b21b      	sxth	r3, r3
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	b21b      	sxth	r3, r3
 8003d9e:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8003da8:	441a      	add	r2, r3
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	1d19      	adds	r1, r3, #4
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	3304      	adds	r3, #4
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8003dbc:	4413      	add	r3, r2
 8003dbe:	600b      	str	r3, [r1, #0]
        accel[2] += (long)accel_cur[2];
 8003dc0:	6a3b      	ldr	r3, [r7, #32]
 8003dc2:	f103 0108 	add.w	r1, r3, #8
 8003dc6:	6a3b      	ldr	r3, [r7, #32]
 8003dc8:	3308      	adds	r3, #8
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8003dd0:	4413      	add	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8003dd4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8003dd8:	021b      	lsls	r3, r3, #8
 8003dda:	b21a      	sxth	r2, r3
 8003ddc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003de0:	b21b      	sxth	r3, r3
 8003de2:	4313      	orrs	r3, r2
 8003de4:	b21b      	sxth	r3, r3
 8003de6:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003de8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003dec:	021b      	lsls	r3, r3, #8
 8003dee:	b21a      	sxth	r2, r3
 8003df0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003df4:	b21b      	sxth	r3, r3
 8003df6:	4313      	orrs	r3, r2
 8003df8:	b21b      	sxth	r3, r3
 8003dfa:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003dfc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	b21a      	sxth	r2, r3
 8003e04:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e08:	b21b      	sxth	r3, r3
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	b21b      	sxth	r3, r3
 8003e0e:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8003e18:	441a      	add	r2, r3
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	1d19      	adds	r1, r3, #4
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	3304      	adds	r3, #4
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8003e2c:	4413      	add	r3, r2
 8003e2e:	600b      	str	r3, [r1, #0]
        gyro[2] += (long)gyro_cur[2];
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	f103 0108 	add.w	r1, r3, #8
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	3308      	adds	r3, #8
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8003e40:	4413      	add	r3, r2
 8003e42:	600b      	str	r3, [r1, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003e44:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8003e4e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8003e52:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003e56:	429a      	cmp	r2, r3
 8003e58:	f4ff af6e 	bcc.w	8003d38 <get_st_biases+0x310>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003e64:	141e      	asrs	r6, r3, #16
 8003e66:	041d      	lsls	r5, r3, #16
 8003e68:	2383      	movs	r3, #131	; 0x83
 8003e6a:	f04f 0400 	mov.w	r4, #0
 8003e6e:	461a      	mov	r2, r3
 8003e70:	4623      	mov	r3, r4
 8003e72:	4628      	mov	r0, r5
 8003e74:	4631      	mov	r1, r6
 8003e76:	f7fd fcbb 	bl	80017f0 <__aeabi_ldivmod>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	460c      	mov	r4, r1
 8003e7e:	4618      	mov	r0, r3
 8003e80:	4621      	mov	r1, r4
 8003e82:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003e86:	f04f 0400 	mov.w	r4, #0
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	4623      	mov	r3, r4
 8003e8e:	f7fd fcaf 	bl	80017f0 <__aeabi_ldivmod>
 8003e92:	4603      	mov	r3, r0
 8003e94:	460c      	mov	r4, r1
 8003e96:	461a      	mov	r2, r3
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	1d1d      	adds	r5, r3, #4
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	3304      	adds	r3, #4
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003eaa:	ea4f 4923 	mov.w	r9, r3, asr #16
 8003eae:	ea4f 4803 	mov.w	r8, r3, lsl #16
 8003eb2:	2383      	movs	r3, #131	; 0x83
 8003eb4:	f04f 0400 	mov.w	r4, #0
 8003eb8:	461a      	mov	r2, r3
 8003eba:	4623      	mov	r3, r4
 8003ebc:	4640      	mov	r0, r8
 8003ebe:	4649      	mov	r1, r9
 8003ec0:	f7fd fc96 	bl	80017f0 <__aeabi_ldivmod>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	460c      	mov	r4, r1
 8003ec8:	4618      	mov	r0, r3
 8003eca:	4621      	mov	r1, r4
 8003ecc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003ed0:	f04f 0400 	mov.w	r4, #0
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	4623      	mov	r3, r4
 8003ed8:	f7fd fc8a 	bl	80017f0 <__aeabi_ldivmod>
 8003edc:	4603      	mov	r3, r0
 8003ede:	460c      	mov	r4, r1
 8003ee0:	602b      	str	r3, [r5, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	f103 0508 	add.w	r5, r3, #8
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	3308      	adds	r3, #8
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003ef2:	141a      	asrs	r2, r3, #16
 8003ef4:	617a      	str	r2, [r7, #20]
 8003ef6:	041b      	lsls	r3, r3, #16
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	2383      	movs	r3, #131	; 0x83
 8003efc:	f04f 0400 	mov.w	r4, #0
 8003f00:	461a      	mov	r2, r3
 8003f02:	4623      	mov	r3, r4
 8003f04:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f08:	f7fd fc72 	bl	80017f0 <__aeabi_ldivmod>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	460c      	mov	r4, r1
 8003f10:	4618      	mov	r0, r3
 8003f12:	4621      	mov	r1, r4
 8003f14:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003f18:	f04f 0400 	mov.w	r4, #0
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4623      	mov	r3, r4
 8003f20:	f7fd fc66 	bl	80017f0 <__aeabi_ldivmod>
 8003f24:	4603      	mov	r3, r0
 8003f26:	460c      	mov	r4, r1
 8003f28:	602b      	str	r3, [r5, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003f32:	141a      	asrs	r2, r3, #16
 8003f34:	60fa      	str	r2, [r7, #12]
 8003f36:	041b      	lsls	r3, r3, #16
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f3e:	f04f 0400 	mov.w	r4, #0
 8003f42:	461a      	mov	r2, r3
 8003f44:	4623      	mov	r3, r4
 8003f46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003f4a:	f7fd fc51 	bl	80017f0 <__aeabi_ldivmod>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	460c      	mov	r4, r1
 8003f52:	4618      	mov	r0, r3
 8003f54:	4621      	mov	r1, r4
 8003f56:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003f5a:	f04f 0400 	mov.w	r4, #0
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4623      	mov	r3, r4
 8003f62:	f7fd fc45 	bl	80017f0 <__aeabi_ldivmod>
 8003f66:	4603      	mov	r3, r0
 8003f68:	460c      	mov	r4, r1
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003f70:	6a3b      	ldr	r3, [r7, #32]
 8003f72:	1d1d      	adds	r5, r3, #4
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	3304      	adds	r3, #4
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003f7e:	141a      	asrs	r2, r3, #16
 8003f80:	607a      	str	r2, [r7, #4]
 8003f82:	041b      	lsls	r3, r3, #16
 8003f84:	603b      	str	r3, [r7, #0]
 8003f86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f8a:	f04f 0400 	mov.w	r4, #0
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4623      	mov	r3, r4
 8003f92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f96:	f7fd fc2b 	bl	80017f0 <__aeabi_ldivmod>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	460c      	mov	r4, r1
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	4621      	mov	r1, r4
 8003fa2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003fa6:	f04f 0400 	mov.w	r4, #0
 8003faa:	461a      	mov	r2, r3
 8003fac:	4623      	mov	r3, r4
 8003fae:	f7fd fc1f 	bl	80017f0 <__aeabi_ldivmod>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	460c      	mov	r4, r1
 8003fb6:	602b      	str	r3, [r5, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	f103 0508 	add.w	r5, r3, #8
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	3308      	adds	r3, #8
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003fc8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003fcc:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 8003fd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fd4:	f04f 0400 	mov.w	r4, #0
 8003fd8:	461a      	mov	r2, r3
 8003fda:	4623      	mov	r3, r4
 8003fdc:	4650      	mov	r0, sl
 8003fde:	4659      	mov	r1, fp
 8003fe0:	f7fd fc06 	bl	80017f0 <__aeabi_ldivmod>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	460c      	mov	r4, r1
 8003fe8:	4618      	mov	r0, r3
 8003fea:	4621      	mov	r1, r4
 8003fec:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003ff0:	f04f 0400 	mov.w	r4, #0
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4623      	mov	r3, r4
 8003ff8:	f7fd fbfa 	bl	80017f0 <__aeabi_ldivmod>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	460c      	mov	r4, r1
 8004000:	602b      	str	r3, [r5, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	3308      	adds	r3, #8
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	dd08      	ble.n	800401e <get_st_biases+0x5f6>
        accel[2] -= 65536L;
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	3308      	adds	r3, #8
 8004010:	6a3a      	ldr	r2, [r7, #32]
 8004012:	3208      	adds	r2, #8
 8004014:	6812      	ldr	r2, [r2, #0]
 8004016:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	e007      	b.n	800402e <get_st_biases+0x606>
    else
        accel[2] += 65536L;
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	3308      	adds	r3, #8
 8004022:	6a3a      	ldr	r2, [r7, #32]
 8004024:	3208      	adds	r2, #8
 8004026:	6812      	ldr	r2, [r2, #0]
 8004028:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800402c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3754      	adds	r7, #84	; 0x54
 8004034:	46bd      	mov	sp, r7
 8004036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800403a:	bf00      	nop

0800403c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b08e      	sub	sp, #56	; 0x38
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8004046:	2302      	movs	r3, #2
 8004048:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
#endif
    int ii;
#endif
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate=0, lpf;
 800404c:	2300      	movs	r3, #0
 800404e:	817b      	strh	r3, [r7, #10]
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8004050:	4b63      	ldr	r3, [pc, #396]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004052:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004056:	2b00      	cmp	r3, #0
 8004058:	d006      	beq.n	8004068 <mpu_run_self_test+0x2c>
        mpu_set_dmp_state(0);
 800405a:	2000      	movs	r0, #0
 800405c:	f000 f9e4 	bl	8004428 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8004060:	2301      	movs	r3, #1
 8004062:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004066:	e002      	b.n	800406e <mpu_run_self_test+0x32>
    } else
        dmp_was_on = 0;
 8004068:	2300      	movs	r3, #0
 800406a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 800406e:	f107 030c 	add.w	r3, r7, #12
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe fe6e 	bl	8002d54 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8004078:	f107 030f 	add.w	r3, r7, #15
 800407c:	4618      	mov	r0, r3
 800407e:	f7fe feef 	bl	8002e60 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8004082:	f107 0308 	add.w	r3, r7, #8
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe ff8c 	bl	8002fa4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 800408c:	f107 030a 	add.w	r3, r7, #10
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff f811 	bl	80030b8 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8004096:	4b52      	ldr	r3, [pc, #328]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004098:	7a9b      	ldrb	r3, [r3, #10]
 800409a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 800409e:	f107 030e 	add.w	r3, r7, #14
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff f8fc 	bl	80032a0 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80040a8:	2300      	movs	r3, #0
 80040aa:	637b      	str	r3, [r7, #52]	; 0x34
 80040ac:	e00a      	b.n	80040c4 <mpu_run_self_test+0x88>
        if (!get_st_biases(gyro, accel, 0))
 80040ae:	2200      	movs	r2, #0
 80040b0:	6839      	ldr	r1, [r7, #0]
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff fcb8 	bl	8003a28 <get_st_biases>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d008      	beq.n	80040d0 <mpu_run_self_test+0x94>
    for (ii = 0; ii < tries; ii++)
 80040be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040c0:	3301      	adds	r3, #1
 80040c2:	637b      	str	r3, [r7, #52]	; 0x34
 80040c4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80040c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ca:	429a      	cmp	r2, r3
 80040cc:	dcef      	bgt.n	80040ae <mpu_run_self_test+0x72>
 80040ce:	e000      	b.n	80040d2 <mpu_run_self_test+0x96>
            break;
 80040d0:	bf00      	nop
    if (ii == tries) {
 80040d2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80040d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d8:	429a      	cmp	r2, r3
 80040da:	d102      	bne.n	80040e2 <mpu_run_self_test+0xa6>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 80040dc:	2300      	movs	r3, #0
 80040de:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 80040e0:	e043      	b.n	800416a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 80040e2:	2300      	movs	r3, #0
 80040e4:	637b      	str	r3, [r7, #52]	; 0x34
 80040e6:	e00d      	b.n	8004104 <mpu_run_self_test+0xc8>
        if (!get_st_biases(gyro_st, accel_st, 1))
 80040e8:	f107 0110 	add.w	r1, r7, #16
 80040ec:	f107 031c 	add.w	r3, r7, #28
 80040f0:	2201      	movs	r2, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff fc98 	bl	8003a28 <get_st_biases>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d008      	beq.n	8004110 <mpu_run_self_test+0xd4>
    for (ii = 0; ii < tries; ii++)
 80040fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004100:	3301      	adds	r3, #1
 8004102:	637b      	str	r3, [r7, #52]	; 0x34
 8004104:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8004108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800410a:	429a      	cmp	r2, r3
 800410c:	dcec      	bgt.n	80040e8 <mpu_run_self_test+0xac>
 800410e:	e000      	b.n	8004112 <mpu_run_self_test+0xd6>
            break;
 8004110:	bf00      	nop
    if (ii == tries) {
 8004112:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8004116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004118:	429a      	cmp	r2, r3
 800411a:	d102      	bne.n	8004122 <mpu_run_self_test+0xe6>
        /* Again, probably an I2C error. */
        result = 0;
 800411c:	2300      	movs	r3, #0
 800411e:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8004120:	e023      	b.n	800416a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8004122:	f107 0310 	add.w	r3, r7, #16
 8004126:	4619      	mov	r1, r3
 8004128:	6838      	ldr	r0, [r7, #0]
 800412a:	f7ff fb3b 	bl	80037a4 <accel_self_test>
 800412e:	4603      	mov	r3, r0
 8004130:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8004134:	f107 031c 	add.w	r3, r7, #28
 8004138:	4619      	mov	r1, r3
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff fbb8 	bl	80038b0 <gyro_self_test>
 8004140:	4603      	mov	r3, r0
 8004142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 8004146:	2300      	movs	r3, #0
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 800414a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800414e:	2b00      	cmp	r3, #0
 8004150:	d103      	bne.n	800415a <mpu_run_self_test+0x11e>
        result |= 0x01;
 8004152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 800415a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800415e:	2b00      	cmp	r3, #0
 8004160:	d103      	bne.n	800416a <mpu_run_self_test+0x12e>
        result |= 0x02;
 8004162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004164:	f043 0302 	orr.w	r3, r3, #2
 8004168:	633b      	str	r3, [r7, #48]	; 0x30
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800416a:	4b1d      	ldr	r3, [pc, #116]	; (80041e0 <mpu_run_self_test+0x1a4>)
 800416c:	22ff      	movs	r2, #255	; 0xff
 800416e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8004170:	4b1b      	ldr	r3, [pc, #108]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004172:	22ff      	movs	r2, #255	; 0xff
 8004174:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8004176:	4b1a      	ldr	r3, [pc, #104]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004178:	22ff      	movs	r2, #255	; 0xff
 800417a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800417c:	4b18      	ldr	r3, [pc, #96]	; (80041e0 <mpu_run_self_test+0x1a4>)
 800417e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004182:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8004184:	4b16      	ldr	r3, [pc, #88]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004186:	22ff      	movs	r2, #255	; 0xff
 8004188:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 800418a:	4b15      	ldr	r3, [pc, #84]	; (80041e0 <mpu_run_self_test+0x1a4>)
 800418c:	22ff      	movs	r2, #255	; 0xff
 800418e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8004190:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <mpu_run_self_test+0x1a4>)
 8004192:	2201      	movs	r2, #1
 8004194:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8004196:	89bb      	ldrh	r3, [r7, #12]
 8004198:	4618      	mov	r0, r3
 800419a:	f7fe fe0f 	bl	8002dbc <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7fe fe97 	bl	8002ed4 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 80041a6:	893b      	ldrh	r3, [r7, #8]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fe ff37 	bl	800301c <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80041ae:	897b      	ldrh	r3, [r7, #10]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fe ff99 	bl	80030e8 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80041b6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff f8d2 	bl	8003364 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80041c0:	7bbb      	ldrb	r3, [r7, #14]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff f87c 	bl	80032c0 <mpu_configure_fifo>

    if (dmp_was_on)
 80041c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80041d0:	2001      	movs	r0, #1
 80041d2:	f000 f929 	bl	8004428 <mpu_set_dmp_state>

    return result;
 80041d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3738      	adds	r7, #56	; 0x38
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20000030 	.word	0x20000030

080041e4 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	603a      	str	r2, [r7, #0]
 80041ee:	80fb      	strh	r3, [r7, #6]
 80041f0:	460b      	mov	r3, r1
 80041f2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d102      	bne.n	8004200 <mpu_write_mem+0x1c>
        return -1;
 80041fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80041fe:	e03d      	b.n	800427c <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8004200:	4b20      	ldr	r3, [pc, #128]	; (8004284 <mpu_write_mem+0xa0>)
 8004202:	7a9b      	ldrb	r3, [r3, #10]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d102      	bne.n	800420e <mpu_write_mem+0x2a>
        return -1;
 8004208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800420c:	e036      	b.n	800427c <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800420e:	88fb      	ldrh	r3, [r7, #6]
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	b29b      	uxth	r3, r3
 8004214:	b2db      	uxtb	r3, r3
 8004216:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800421e:	7b7b      	ldrb	r3, [r7, #13]
 8004220:	461a      	mov	r2, r3
 8004222:	88bb      	ldrh	r3, [r7, #4]
 8004224:	4413      	add	r3, r2
 8004226:	4a17      	ldr	r2, [pc, #92]	; (8004284 <mpu_write_mem+0xa0>)
 8004228:	6852      	ldr	r2, [r2, #4]
 800422a:	8952      	ldrh	r2, [r2, #10]
 800422c:	4293      	cmp	r3, r2
 800422e:	dd02      	ble.n	8004236 <mpu_write_mem+0x52>
        return -1;
 8004230:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004234:	e022      	b.n	800427c <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004236:	4b13      	ldr	r3, [pc, #76]	; (8004284 <mpu_write_mem+0xa0>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	7818      	ldrb	r0, [r3, #0]
 800423c:	4b11      	ldr	r3, [pc, #68]	; (8004284 <mpu_write_mem+0xa0>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	7e19      	ldrb	r1, [r3, #24]
 8004242:	f107 030c 	add.w	r3, r7, #12
 8004246:	2202      	movs	r2, #2
 8004248:	f001 f81c 	bl	8005284 <i2c_write>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <mpu_write_mem+0x74>
        return -1;
 8004252:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004256:	e011      	b.n	800427c <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8004258:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <mpu_write_mem+0xa0>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	7818      	ldrb	r0, [r3, #0]
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <mpu_write_mem+0xa0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	7d59      	ldrb	r1, [r3, #21]
 8004264:	88bb      	ldrh	r3, [r7, #4]
 8004266:	b2da      	uxtb	r2, r3
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	f001 f80b 	bl	8005284 <i2c_write>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <mpu_write_mem+0x96>
        return -1;
 8004274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004278:	e000      	b.n	800427c <mpu_write_mem+0x98>
    return 0;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20000030 	.word	0x20000030

08004288 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	603a      	str	r2, [r7, #0]
 8004292:	80fb      	strh	r3, [r7, #6]
 8004294:	460b      	mov	r3, r1
 8004296:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <mpu_read_mem+0x1c>
        return -1;
 800429e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042a2:	e03d      	b.n	8004320 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 80042a4:	4b20      	ldr	r3, [pc, #128]	; (8004328 <mpu_read_mem+0xa0>)
 80042a6:	7a9b      	ldrb	r3, [r3, #10]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <mpu_read_mem+0x2a>
        return -1;
 80042ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042b0:	e036      	b.n	8004320 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80042b2:	88fb      	ldrh	r3, [r7, #6]
 80042b4:	0a1b      	lsrs	r3, r3, #8
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80042bc:	88fb      	ldrh	r3, [r7, #6]
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80042c2:	7b7b      	ldrb	r3, [r7, #13]
 80042c4:	461a      	mov	r2, r3
 80042c6:	88bb      	ldrh	r3, [r7, #4]
 80042c8:	4413      	add	r3, r2
 80042ca:	4a17      	ldr	r2, [pc, #92]	; (8004328 <mpu_read_mem+0xa0>)
 80042cc:	6852      	ldr	r2, [r2, #4]
 80042ce:	8952      	ldrh	r2, [r2, #10]
 80042d0:	4293      	cmp	r3, r2
 80042d2:	dd02      	ble.n	80042da <mpu_read_mem+0x52>
        return -1;
 80042d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042d8:	e022      	b.n	8004320 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80042da:	4b13      	ldr	r3, [pc, #76]	; (8004328 <mpu_read_mem+0xa0>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	7818      	ldrb	r0, [r3, #0]
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <mpu_read_mem+0xa0>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	7e19      	ldrb	r1, [r3, #24]
 80042e6:	f107 030c 	add.w	r3, r7, #12
 80042ea:	2202      	movs	r2, #2
 80042ec:	f000 ffca 	bl	8005284 <i2c_write>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <mpu_read_mem+0x74>
        return -1;
 80042f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042fa:	e011      	b.n	8004320 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80042fc:	4b0a      	ldr	r3, [pc, #40]	; (8004328 <mpu_read_mem+0xa0>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	7818      	ldrb	r0, [r3, #0]
 8004302:	4b09      	ldr	r3, [pc, #36]	; (8004328 <mpu_read_mem+0xa0>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	7d59      	ldrb	r1, [r3, #21]
 8004308:	88bb      	ldrh	r3, [r7, #4]
 800430a:	b2da      	uxtb	r2, r3
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	f000 ffdf 	bl	80052d0 <i2c_read>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <mpu_read_mem+0x96>
        return -1;
 8004318:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800431c:	e000      	b.n	8004320 <mpu_read_mem+0x98>
    return 0;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	20000030 	.word	0x20000030

0800432c <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08a      	sub	sp, #40	; 0x28
 8004330:	af00      	add	r7, sp, #0
 8004332:	60b9      	str	r1, [r7, #8]
 8004334:	4611      	mov	r1, r2
 8004336:	461a      	mov	r2, r3
 8004338:	4603      	mov	r3, r0
 800433a:	81fb      	strh	r3, [r7, #14]
 800433c:	460b      	mov	r3, r1
 800433e:	81bb      	strh	r3, [r7, #12]
 8004340:	4613      	mov	r3, r2
 8004342:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8004344:	4b37      	ldr	r3, [pc, #220]	; (8004424 <mpu_load_firmware+0xf8>)
 8004346:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800434e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004352:	e062      	b.n	800441a <mpu_load_firmware+0xee>

    if (!firmware)
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d102      	bne.n	8004360 <mpu_load_firmware+0x34>
        return -1;
 800435a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800435e:	e05c      	b.n	800441a <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8004360:	2300      	movs	r3, #0
 8004362:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004364:	e034      	b.n	80043d0 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8004366:	89fa      	ldrh	r2, [r7, #14]
 8004368:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b10      	cmp	r3, #16
 800436e:	bfa8      	it	ge
 8004370:	2310      	movge	r3, #16
 8004372:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8004374:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	441a      	add	r2, r3
 800437a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800437c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff ff30 	bl	80041e4 <mpu_write_mem>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <mpu_load_firmware+0x64>
            return -1;
 800438a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800438e:	e044      	b.n	800441a <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8004390:	f107 0214 	add.w	r2, r7, #20
 8004394:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004396:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff ff75 	bl	8004288 <mpu_read_mem>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <mpu_load_firmware+0x7e>
            return -1;
 80043a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043a8:	e037      	b.n	800441a <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 80043aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	4413      	add	r3, r2
 80043b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043b2:	f107 0114 	add.w	r1, r7, #20
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fb ff24 	bl	8000204 <memcmp>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <mpu_load_firmware+0x9c>
            return -2;
 80043c2:	f06f 0301 	mvn.w	r3, #1
 80043c6:	e028      	b.n	800441a <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 80043c8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80043ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80043cc:	4413      	add	r3, r2
 80043ce:	84fb      	strh	r3, [r7, #38]	; 0x26
 80043d0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80043d2:	89fb      	ldrh	r3, [r7, #14]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d3c6      	bcc.n	8004366 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80043d8:	89bb      	ldrh	r3, [r7, #12]
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	b29b      	uxth	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80043e2:	89bb      	ldrh	r3, [r7, #12]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80043e8:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <mpu_load_firmware+0xf8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	7818      	ldrb	r0, [r3, #0]
 80043ee:	4b0d      	ldr	r3, [pc, #52]	; (8004424 <mpu_load_firmware+0xf8>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	7e99      	ldrb	r1, [r3, #26]
 80043f4:	f107 0310 	add.w	r3, r7, #16
 80043f8:	2202      	movs	r2, #2
 80043fa:	f000 ff43 	bl	8005284 <i2c_write>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <mpu_load_firmware+0xde>
        return -1;
 8004404:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004408:	e007      	b.n	800441a <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 800440a:	4b06      	ldr	r3, [pc, #24]	; (8004424 <mpu_load_firmware+0xf8>)
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8004412:	4a04      	ldr	r2, [pc, #16]	; (8004424 <mpu_load_firmware+0xf8>)
 8004414:	88fb      	ldrh	r3, [r7, #6]
 8004416:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3728      	adds	r7, #40	; 0x28
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	20000030 	.word	0x20000030

08004428 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8004432:	4b26      	ldr	r3, [pc, #152]	; (80044cc <mpu_set_dmp_state+0xa4>)
 8004434:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004438:	79fa      	ldrb	r2, [r7, #7]
 800443a:	429a      	cmp	r2, r3
 800443c:	d101      	bne.n	8004442 <mpu_set_dmp_state+0x1a>
        return 0;
 800443e:	2300      	movs	r3, #0
 8004440:	e040      	b.n	80044c4 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d027      	beq.n	8004498 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8004448:	4b20      	ldr	r3, [pc, #128]	; (80044cc <mpu_set_dmp_state+0xa4>)
 800444a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800444e:	2b00      	cmp	r3, #0
 8004450:	d102      	bne.n	8004458 <mpu_set_dmp_state+0x30>
            return -1;
 8004452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004456:	e035      	b.n	80044c4 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8004458:	2000      	movs	r0, #0
 800445a:	f7fe f9a5 	bl	80027a8 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800445e:	2000      	movs	r0, #0
 8004460:	f7ff f806 	bl	8003470 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8004464:	4b19      	ldr	r3, [pc, #100]	; (80044cc <mpu_set_dmp_state+0xa4>)
 8004466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe fe3d 	bl	80030e8 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004472:	4b16      	ldr	r3, [pc, #88]	; (80044cc <mpu_set_dmp_state+0xa4>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	7818      	ldrb	r0, [r3, #0]
 8004478:	f107 030f 	add.w	r3, r7, #15
 800447c:	2201      	movs	r2, #1
 800447e:	2123      	movs	r1, #35	; 0x23
 8004480:	f000 ff00 	bl	8005284 <i2c_write>
        st.chip_cfg.dmp_on = 1;
 8004484:	4b11      	ldr	r3, [pc, #68]	; (80044cc <mpu_set_dmp_state+0xa4>)
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800448c:	2001      	movs	r0, #1
 800448e:	f7fe f98b 	bl	80027a8 <set_int_enable>
        mpu_reset_fifo();
 8004492:	f7fe fb61 	bl	8002b58 <mpu_reset_fifo>
 8004496:	e014      	b.n	80044c2 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8004498:	2000      	movs	r0, #0
 800449a:	f7fe f985 	bl	80027a8 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800449e:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <mpu_set_dmp_state+0xa4>)
 80044a0:	7c1b      	ldrb	r3, [r3, #16]
 80044a2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80044a4:	4b09      	ldr	r3, [pc, #36]	; (80044cc <mpu_set_dmp_state+0xa4>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	7818      	ldrb	r0, [r3, #0]
 80044aa:	f107 030f 	add.w	r3, r7, #15
 80044ae:	2201      	movs	r2, #1
 80044b0:	2123      	movs	r1, #35	; 0x23
 80044b2:	f000 fee7 	bl	8005284 <i2c_write>
        st.chip_cfg.dmp_on = 0;
 80044b6:	4b05      	ldr	r3, [pc, #20]	; (80044cc <mpu_set_dmp_state+0xa4>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 80044be:	f7fe fb4b 	bl	8002b58 <mpu_reset_fifo>
    }
    return 0;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000030 	.word	0x20000030

080044d0 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 80044d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044d8:	23c8      	movs	r3, #200	; 0xc8
 80044da:	4904      	ldr	r1, [pc, #16]	; (80044ec <dmp_load_motion_driver_firmware+0x1c>)
 80044dc:	f640 30f6 	movw	r0, #3062	; 0xbf6
 80044e0:	f7ff ff24 	bl	800432c <mpu_load_firmware>
 80044e4:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	0800c150 	.word	0x0800c150

080044f0 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80044fa:	4a71      	ldr	r2, [pc, #452]	; (80046c0 <dmp_set_orientation+0x1d0>)
 80044fc:	f107 0314 	add.w	r3, r7, #20
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	4611      	mov	r1, r2
 8004504:	8019      	strh	r1, [r3, #0]
 8004506:	3302      	adds	r3, #2
 8004508:	0c12      	lsrs	r2, r2, #16
 800450a:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 800450c:	4a6d      	ldr	r2, [pc, #436]	; (80046c4 <dmp_set_orientation+0x1d4>)
 800450e:	f107 0310 	add.w	r3, r7, #16
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	4611      	mov	r1, r2
 8004516:	8019      	strh	r1, [r3, #0]
 8004518:	3302      	adds	r3, #2
 800451a:	0c12      	lsrs	r2, r2, #16
 800451c:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 800451e:	4a6a      	ldr	r2, [pc, #424]	; (80046c8 <dmp_set_orientation+0x1d8>)
 8004520:	f107 030c 	add.w	r3, r7, #12
 8004524:	6812      	ldr	r2, [r2, #0]
 8004526:	4611      	mov	r1, r2
 8004528:	8019      	strh	r1, [r3, #0]
 800452a:	3302      	adds	r3, #2
 800452c:	0c12      	lsrs	r2, r2, #16
 800452e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8004530:	4a66      	ldr	r2, [pc, #408]	; (80046cc <dmp_set_orientation+0x1dc>)
 8004532:	f107 0308 	add.w	r3, r7, #8
 8004536:	6812      	ldr	r2, [r2, #0]
 8004538:	4611      	mov	r1, r2
 800453a:	8019      	strh	r1, [r3, #0]
 800453c:	3302      	adds	r3, #2
 800453e:	0c12      	lsrs	r2, r2, #16
 8004540:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	f107 0220 	add.w	r2, r7, #32
 800454c:	4413      	add	r3, r2
 800454e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004552:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	08db      	lsrs	r3, r3, #3
 8004558:	b29b      	uxth	r3, r3
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	f107 0220 	add.w	r2, r7, #32
 8004562:	4413      	add	r3, r2
 8004564:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004568:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	099b      	lsrs	r3, r3, #6
 800456e:	b29b      	uxth	r3, r3
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	f107 0220 	add.w	r2, r7, #32
 8004578:	4413      	add	r3, r2
 800457a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800457e:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	f107 0220 	add.w	r2, r7, #32
 800458a:	4413      	add	r3, r2
 800458c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004590:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8004592:	88fb      	ldrh	r3, [r7, #6]
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	b29b      	uxth	r3, r3
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	f107 0220 	add.w	r2, r7, #32
 80045a0:	4413      	add	r3, r2
 80045a2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80045a6:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80045a8:	88fb      	ldrh	r3, [r7, #6]
 80045aa:	099b      	lsrs	r3, r3, #6
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	f107 0220 	add.w	r2, r7, #32
 80045b6:	4413      	add	r3, r2
 80045b8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80045bc:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80045be:	f107 031c 	add.w	r3, r7, #28
 80045c2:	461a      	mov	r2, r3
 80045c4:	2103      	movs	r1, #3
 80045c6:	f240 4026 	movw	r0, #1062	; 0x426
 80045ca:	f7ff fe0b 	bl	80041e4 <mpu_write_mem>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <dmp_set_orientation+0xea>
        return -1;
 80045d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045d8:	e06e      	b.n	80046b8 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 80045da:	f107 0318 	add.w	r3, r7, #24
 80045de:	461a      	mov	r2, r3
 80045e0:	2103      	movs	r1, #3
 80045e2:	f240 402a 	movw	r0, #1066	; 0x42a
 80045e6:	f7ff fdfd 	bl	80041e4 <mpu_write_mem>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <dmp_set_orientation+0x106>
        return -1;
 80045f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045f4:	e060      	b.n	80046b8 <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 80045f6:	f107 031c 	add.w	r3, r7, #28
 80045fa:	f107 020c 	add.w	r2, r7, #12
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	4611      	mov	r1, r2
 8004602:	8019      	strh	r1, [r3, #0]
 8004604:	3302      	adds	r3, #2
 8004606:	0c12      	lsrs	r2, r2, #16
 8004608:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800460a:	f107 0318 	add.w	r3, r7, #24
 800460e:	f107 0208 	add.w	r2, r7, #8
 8004612:	6812      	ldr	r2, [r2, #0]
 8004614:	4611      	mov	r1, r2
 8004616:	8019      	strh	r1, [r3, #0]
 8004618:	3302      	adds	r3, #2
 800461a:	0c12      	lsrs	r2, r2, #16
 800461c:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800461e:	88fb      	ldrh	r3, [r7, #6]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 8004628:	7f3b      	ldrb	r3, [r7, #28]
 800462a:	f043 0301 	orr.w	r3, r3, #1
 800462e:	b2db      	uxtb	r3, r3
 8004630:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8004632:	7e3b      	ldrb	r3, [r7, #24]
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	b2db      	uxtb	r3, r3
 800463a:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 800463c:	88fb      	ldrh	r3, [r7, #6]
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 8004646:	7f7b      	ldrb	r3, [r7, #29]
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	b2db      	uxtb	r3, r3
 800464e:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8004650:	7e7b      	ldrb	r3, [r7, #25]
 8004652:	f043 0301 	orr.w	r3, r3, #1
 8004656:	b2db      	uxtb	r3, r3
 8004658:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004660:	2b00      	cmp	r3, #0
 8004662:	d009      	beq.n	8004678 <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 8004664:	7fbb      	ldrb	r3, [r7, #30]
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	b2db      	uxtb	r3, r3
 800466c:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800466e:	7ebb      	ldrb	r3, [r7, #26]
 8004670:	f043 0301 	orr.w	r3, r3, #1
 8004674:	b2db      	uxtb	r3, r3
 8004676:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004678:	f107 031c 	add.w	r3, r7, #28
 800467c:	461a      	mov	r2, r3
 800467e:	2103      	movs	r1, #3
 8004680:	f44f 6088 	mov.w	r0, #1088	; 0x440
 8004684:	f7ff fdae 	bl	80041e4 <mpu_write_mem>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <dmp_set_orientation+0x1a4>
        return -1;
 800468e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004692:	e011      	b.n	80046b8 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8004694:	f107 0318 	add.w	r3, r7, #24
 8004698:	461a      	mov	r2, r3
 800469a:	2103      	movs	r1, #3
 800469c:	f240 4031 	movw	r0, #1073	; 0x431
 80046a0:	f7ff fda0 	bl	80041e4 <mpu_write_mem>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <dmp_set_orientation+0x1c0>
        return -1;
 80046aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046ae:	e003      	b.n	80046b8 <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 80046b0:	4a07      	ldr	r2, [pc, #28]	; (80046d0 <dmp_set_orientation+0x1e0>)
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	8113      	strh	r3, [r2, #8]
    return 0;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3720      	adds	r7, #32
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	0800c040 	.word	0x0800c040
 80046c4:	0800c044 	.word	0x0800c044
 80046c8:	0800c048 	.word	0x0800c048
 80046cc:	0800c04c 	.word	0x0800c04c
 80046d0:	200002f0 	.word	0x200002f0

080046d4 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 80046d4:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80046d8:	b086      	sub	sp, #24
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 80046de:	4b6a      	ldr	r3, [pc, #424]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 80046e0:	891b      	ldrh	r3, [r3, #8]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4403      	add	r3, r0
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 80046f0:	4b65      	ldr	r3, [pc, #404]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 80046f2:	891b      	ldrh	r3, [r3, #8]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d002      	beq.n	8004702 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	425b      	negs	r3, r3
 8004700:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004702:	4b61      	ldr	r3, [pc, #388]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 8004704:	891b      	ldrh	r3, [r3, #8]
 8004706:	08db      	lsrs	r3, r3, #3
 8004708:	b29b      	uxth	r3, r3
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	4403      	add	r3, r0
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 8004718:	4b5b      	ldr	r3, [pc, #364]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 800471a:	891b      	ldrh	r3, [r3, #8]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	d002      	beq.n	800472a <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	425b      	negs	r3, r3
 8004728:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800472a:	4b57      	ldr	r3, [pc, #348]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 800472c:	891b      	ldrh	r3, [r3, #8]
 800472e:	099b      	lsrs	r3, r3, #6
 8004730:	b29b      	uxth	r3, r3
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	4403      	add	r3, r0
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 8004740:	4b51      	ldr	r3, [pc, #324]	; (8004888 <dmp_set_gyro_bias+0x1b4>)
 8004742:	891b      	ldrh	r3, [r3, #8]
 8004744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	425b      	negs	r3, r3
 8004750:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8004758:	484c      	ldr	r0, [pc, #304]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 800475a:	fb00 fe04 	mul.w	lr, r0, r4
 800475e:	2000      	movs	r0, #0
 8004760:	fb00 f003 	mul.w	r0, r0, r3
 8004764:	4470      	add	r0, lr
 8004766:	4a49      	ldr	r2, [pc, #292]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 8004768:	fba3 3402 	umull	r3, r4, r3, r2
 800476c:	4420      	add	r0, r4
 800476e:	4604      	mov	r4, r0
 8004770:	ea4f 7893 	mov.w	r8, r3, lsr #30
 8004774:	ea48 0884 	orr.w	r8, r8, r4, lsl #2
 8004778:	ea4f 79a4 	mov.w	r9, r4, asr #30
 800477c:	4643      	mov	r3, r8
 800477e:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8004786:	4841      	ldr	r0, [pc, #260]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 8004788:	fb00 fe04 	mul.w	lr, r0, r4
 800478c:	2000      	movs	r0, #0
 800478e:	fb00 f003 	mul.w	r0, r0, r3
 8004792:	4470      	add	r0, lr
 8004794:	4a3d      	ldr	r2, [pc, #244]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 8004796:	fba3 3402 	umull	r3, r4, r3, r2
 800479a:	4420      	add	r0, r4
 800479c:	4604      	mov	r4, r0
 800479e:	0f9d      	lsrs	r5, r3, #30
 80047a0:	ea45 0584 	orr.w	r5, r5, r4, lsl #2
 80047a4:	17a6      	asrs	r6, r4, #30
 80047a6:	462b      	mov	r3, r5
 80047a8:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80047b0:	4836      	ldr	r0, [pc, #216]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 80047b2:	fb00 f504 	mul.w	r5, r0, r4
 80047b6:	2000      	movs	r0, #0
 80047b8:	fb00 f003 	mul.w	r0, r0, r3
 80047bc:	4428      	add	r0, r5
 80047be:	4d33      	ldr	r5, [pc, #204]	; (800488c <dmp_set_gyro_bias+0x1b8>)
 80047c0:	fba3 3405 	umull	r3, r4, r3, r5
 80047c4:	4420      	add	r0, r4
 80047c6:	4604      	mov	r4, r0
 80047c8:	ea4f 7b93 	mov.w	fp, r3, lsr #30
 80047cc:	ea4b 0b84 	orr.w	fp, fp, r4, lsl #2
 80047d0:	ea4f 7ca4 	mov.w	ip, r4, asr #30
 80047d4:	465b      	mov	r3, fp
 80047d6:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	161b      	asrs	r3, r3, #24
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	141b      	asrs	r3, r3, #16
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	121b      	asrs	r3, r3, #8
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80047f6:	f107 0308 	add.w	r3, r7, #8
 80047fa:	461a      	mov	r2, r3
 80047fc:	2104      	movs	r1, #4
 80047fe:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 8004802:	f7ff fcef 	bl	80041e4 <mpu_write_mem>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <dmp_set_gyro_bias+0x13e>
        return -1;
 800480c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004810:	e034      	b.n	800487c <dmp_set_gyro_bias+0x1a8>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	161b      	asrs	r3, r3, #24
 8004816:	b2db      	uxtb	r3, r3
 8004818:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	141b      	asrs	r3, r3, #16
 800481e:	b2db      	uxtb	r3, r3
 8004820:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	121b      	asrs	r3, r3, #8
 8004826:	b2db      	uxtb	r3, r3
 8004828:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	b2db      	uxtb	r3, r3
 800482e:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8004830:	f107 0308 	add.w	r3, r7, #8
 8004834:	461a      	mov	r2, r3
 8004836:	2104      	movs	r1, #4
 8004838:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 800483c:	f7ff fcd2 	bl	80041e4 <mpu_write_mem>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d002      	beq.n	800484c <dmp_set_gyro_bias+0x178>
        return -1;
 8004846:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800484a:	e017      	b.n	800487c <dmp_set_gyro_bias+0x1a8>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	161b      	asrs	r3, r3, #24
 8004850:	b2db      	uxtb	r3, r3
 8004852:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	141b      	asrs	r3, r3, #16
 8004858:	b2db      	uxtb	r3, r3
 800485a:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	121b      	asrs	r3, r3, #8
 8004860:	b2db      	uxtb	r3, r3
 8004862:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800486a:	f107 0308 	add.w	r3, r7, #8
 800486e:	461a      	mov	r2, r3
 8004870:	2104      	movs	r1, #4
 8004872:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 8004876:	f7ff fcb5 	bl	80041e4 <mpu_write_mem>
 800487a:	4603      	mov	r3, r0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 8004886:	bf00      	nop
 8004888:	200002f0 	.word	0x200002f0
 800488c:	02cae309 	.word	0x02cae309

08004890 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004894:	b08e      	sub	sp, #56	; 0x38
 8004896:	af00      	add	r7, sp, #0
 8004898:	60f8      	str	r0, [r7, #12]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800489a:	f107 0316 	add.w	r3, r7, #22
 800489e:	4618      	mov	r0, r3
 80048a0:	f7fe fcc0 	bl	8003224 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 80048a4:	8afb      	ldrh	r3, [r7, #22]
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	f04f 0300 	mov.w	r3, #0
 80048ac:	03dd      	lsls	r5, r3, #15
 80048ae:	ea45 4552 	orr.w	r5, r5, r2, lsr #17
 80048b2:	03d4      	lsls	r4, r2, #15
 80048b4:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 80048b8:	4b5f      	ldr	r3, [pc, #380]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 80048ba:	891b      	ldrh	r3, [r3, #8]
 80048bc:	f003 0303 	and.w	r3, r3, #3
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4413      	add	r3, r2
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 4)
 80048ca:	4b5b      	ldr	r3, [pc, #364]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 80048cc:	891b      	ldrh	r3, [r3, #8]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d002      	beq.n	80048dc <dmp_set_accel_bias+0x4c>
        accel_bias_body[0] *= -1;
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	425b      	negs	r3, r3
 80048da:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80048dc:	4b56      	ldr	r3, [pc, #344]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 80048de:	891b      	ldrh	r3, [r3, #8]
 80048e0:	08db      	lsrs	r3, r3, #3
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	f003 0303 	and.w	r3, r3, #3
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4413      	add	r3, r2
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	62bb      	str	r3, [r7, #40]	; 0x28
    if (dmp.orient & 0x20)
 80048f2:	4b51      	ldr	r3, [pc, #324]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 80048f4:	891b      	ldrh	r3, [r3, #8]
 80048f6:	f003 0320 	and.w	r3, r3, #32
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <dmp_set_accel_bias+0x74>
        accel_bias_body[1] *= -1;
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	425b      	negs	r3, r3
 8004902:	62bb      	str	r3, [r7, #40]	; 0x28
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004904:	4b4c      	ldr	r3, [pc, #304]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 8004906:	891b      	ldrh	r3, [r3, #8]
 8004908:	099b      	lsrs	r3, r3, #6
 800490a:	b29b      	uxth	r3, r3
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4413      	add	r3, r2
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (dmp.orient & 0x100)
 800491a:	4b47      	ldr	r3, [pc, #284]	; (8004a38 <dmp_set_accel_bias+0x1a8>)
 800491c:	891b      	ldrh	r3, [r3, #8]
 800491e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d002      	beq.n	800492c <dmp_set_accel_bias+0x9c>
        accel_bias_body[2] *= -1;
 8004926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004928:	425b      	negs	r3, r3
 800492a:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8004932:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004934:	fb04 f102 	mul.w	r1, r4, r2
 8004938:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800493a:	fb03 f202 	mul.w	r2, r3, r2
 800493e:	440a      	add	r2, r1
 8004940:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004942:	fba1 3403 	umull	r3, r4, r1, r3
 8004946:	4422      	add	r2, r4
 8004948:	4614      	mov	r4, r2
 800494a:	0f9a      	lsrs	r2, r3, #30
 800494c:	603a      	str	r2, [r7, #0]
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8004954:	603a      	str	r2, [r7, #0]
 8004956:	17a3      	asrs	r3, r4, #30
 8004958:	607b      	str	r3, [r7, #4]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 800495e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004960:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8004964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004966:	fb04 f102 	mul.w	r1, r4, r2
 800496a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800496c:	fb03 f202 	mul.w	r2, r3, r2
 8004970:	440a      	add	r2, r1
 8004972:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004974:	fba1 3403 	umull	r3, r4, r1, r3
 8004978:	4422      	add	r2, r4
 800497a:	4614      	mov	r4, r2
 800497c:	ea4f 7a93 	mov.w	sl, r3, lsr #30
 8004980:	ea4a 0a84 	orr.w	sl, sl, r4, lsl #2
 8004984:	ea4f 7ba4 	mov.w	fp, r4, asr #30
 8004988:	4653      	mov	r3, sl
 800498a:	62bb      	str	r3, [r7, #40]	; 0x28
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 800498c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800498e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8004992:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004994:	fb04 f102 	mul.w	r1, r4, r2
 8004998:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800499a:	fb03 f202 	mul.w	r2, r3, r2
 800499e:	440a      	add	r2, r1
 80049a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049a2:	fba1 3403 	umull	r3, r4, r1, r3
 80049a6:	4422      	add	r2, r4
 80049a8:	4614      	mov	r4, r2
 80049aa:	ea4f 7893 	mov.w	r8, r3, lsr #30
 80049ae:	ea48 0884 	orr.w	r8, r8, r4, lsl #2
 80049b2:	ea4f 79a4 	mov.w	r9, r4, asr #30
 80049b6:	4643      	mov	r3, r8
 80049b8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	161b      	asrs	r3, r3, #24
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	763b      	strb	r3, [r7, #24]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	141b      	asrs	r3, r3, #16
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	767b      	strb	r3, [r7, #25]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80049ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049cc:	121b      	asrs	r3, r3, #8
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	76bb      	strb	r3, [r7, #26]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80049d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	76fb      	strb	r3, [r7, #27]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	161b      	asrs	r3, r3, #24
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	773b      	strb	r3, [r7, #28]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80049e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e2:	141b      	asrs	r3, r3, #16
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	777b      	strb	r3, [r7, #29]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80049e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ea:	121b      	asrs	r3, r3, #8
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	77bb      	strb	r3, [r7, #30]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80049f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	77fb      	strb	r3, [r7, #31]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80049f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f8:	161b      	asrs	r3, r3, #24
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	f887 3020 	strb.w	r3, [r7, #32]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a02:	141b      	asrs	r3, r3, #16
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0c:	121b      	asrs	r3, r3, #8
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8004a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004a1c:	f107 0318 	add.w	r3, r7, #24
 8004a20:	461a      	mov	r2, r3
 8004a22:	210c      	movs	r1, #12
 8004a24:	f44f 7025 	mov.w	r0, #660	; 0x294
 8004a28:	f7ff fbdc 	bl	80041e4 <mpu_write_mem>
 8004a2c:	4603      	mov	r3, r0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3738      	adds	r7, #56	; 0x38
 8004a32:	46bd      	mov	sp, r7
 8004a34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a38:	200002f0 	.word	0x200002f0

08004a3c <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8004a46:	4a1f      	ldr	r2, [pc, #124]	; (8004ac4 <dmp_set_fifo_rate+0x88>)
 8004a48:	f107 0310 	add.w	r3, r7, #16
 8004a4c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8004a52:	88fb      	ldrh	r3, [r7, #6]
 8004a54:	2bc8      	cmp	r3, #200	; 0xc8
 8004a56:	d902      	bls.n	8004a5e <dmp_set_fifo_rate+0x22>
        return -1;
 8004a58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a5c:	e02e      	b.n	8004abc <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004a5e:	88fb      	ldrh	r3, [r7, #6]
 8004a60:	22c8      	movs	r2, #200	; 0xc8
 8004a62:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004a6c:	8bfb      	ldrh	r3, [r7, #30]
 8004a6e:	0a1b      	lsrs	r3, r3, #8
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8004a76:	8bfb      	ldrh	r3, [r7, #30]
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004a7c:	f107 0308 	add.w	r3, r7, #8
 8004a80:	461a      	mov	r2, r3
 8004a82:	2102      	movs	r1, #2
 8004a84:	f240 2016 	movw	r0, #534	; 0x216
 8004a88:	f7ff fbac 	bl	80041e4 <mpu_write_mem>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <dmp_set_fifo_rate+0x5c>
        return -1;
 8004a92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a96:	e011      	b.n	8004abc <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004a98:	f107 0310 	add.w	r3, r7, #16
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	210c      	movs	r1, #12
 8004aa0:	f640 20c1 	movw	r0, #2753	; 0xac1
 8004aa4:	f7ff fb9e 	bl	80041e4 <mpu_write_mem>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d002      	beq.n	8004ab4 <dmp_set_fifo_rate+0x78>
        return -1;
 8004aae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ab2:	e003      	b.n	8004abc <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004ab4:	4a04      	ldr	r2, [pc, #16]	; (8004ac8 <dmp_set_fifo_rate+0x8c>)
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	8193      	strh	r3, [r2, #12]
    return 0;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3720      	adds	r7, #32
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	0800c050 	.word	0x0800c050
 8004ac8:	200002f0 	.word	0x200002f0

08004acc <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	460a      	mov	r2, r1
 8004ad6:	71fb      	strb	r3, [r7, #7]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <dmp_set_tap_thresh+0x22>
 8004ae6:	88bb      	ldrh	r3, [r7, #4]
 8004ae8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8004aec:	d902      	bls.n	8004af4 <dmp_set_tap_thresh+0x28>
        return -1;
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004af2:	e107      	b.n	8004d04 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004af4:	88bb      	ldrh	r3, [r7, #4]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fc fc16 	bl	8001328 <__aeabi_ui2f>
 8004afc:	4603      	mov	r3, r0
 8004afe:	4983      	ldr	r1, [pc, #524]	; (8004d0c <dmp_set_tap_thresh+0x240>)
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fc fd1d 	bl	8001540 <__aeabi_fdiv>
 8004b06:	4603      	mov	r3, r0
 8004b08:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004b0a:	f107 030b 	add.w	r3, r7, #11
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe f9a6 	bl	8002e60 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004b14:	7afb      	ldrb	r3, [r7, #11]
 8004b16:	3b02      	subs	r3, #2
 8004b18:	2b0e      	cmp	r3, #14
 8004b1a:	d879      	bhi.n	8004c10 <dmp_set_tap_thresh+0x144>
 8004b1c:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <dmp_set_tap_thresh+0x58>)
 8004b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b22:	bf00      	nop
 8004b24:	08004b61 	.word	0x08004b61
 8004b28:	08004c11 	.word	0x08004c11
 8004b2c:	08004b8d 	.word	0x08004b8d
 8004b30:	08004c11 	.word	0x08004c11
 8004b34:	08004c11 	.word	0x08004c11
 8004b38:	08004c11 	.word	0x08004c11
 8004b3c:	08004bb9 	.word	0x08004bb9
 8004b40:	08004c11 	.word	0x08004c11
 8004b44:	08004c11 	.word	0x08004c11
 8004b48:	08004c11 	.word	0x08004c11
 8004b4c:	08004c11 	.word	0x08004c11
 8004b50:	08004c11 	.word	0x08004c11
 8004b54:	08004c11 	.word	0x08004c11
 8004b58:	08004c11 	.word	0x08004c11
 8004b5c:	08004be5 	.word	0x08004be5
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004b60:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8004b64:	6938      	ldr	r0, [r7, #16]
 8004b66:	f7fc fc37 	bl	80013d8 <__aeabi_fmul>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7fc fe1f 	bl	80017b0 <__aeabi_f2uiz>
 8004b72:	4603      	mov	r3, r0
 8004b74:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8004b76:	4966      	ldr	r1, [pc, #408]	; (8004d10 <dmp_set_tap_thresh+0x244>)
 8004b78:	6938      	ldr	r0, [r7, #16]
 8004b7a:	f7fc fc2d 	bl	80013d8 <__aeabi_fmul>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fc fe15 	bl	80017b0 <__aeabi_f2uiz>
 8004b86:	4603      	mov	r3, r0
 8004b88:	82bb      	strh	r3, [r7, #20]
        break;
 8004b8a:	e044      	b.n	8004c16 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004b8c:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8004b90:	6938      	ldr	r0, [r7, #16]
 8004b92:	f7fc fc21 	bl	80013d8 <__aeabi_fmul>
 8004b96:	4603      	mov	r3, r0
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7fc fe09 	bl	80017b0 <__aeabi_f2uiz>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004ba2:	495c      	ldr	r1, [pc, #368]	; (8004d14 <dmp_set_tap_thresh+0x248>)
 8004ba4:	6938      	ldr	r0, [r7, #16]
 8004ba6:	f7fc fc17 	bl	80013d8 <__aeabi_fmul>
 8004baa:	4603      	mov	r3, r0
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fc fdff 	bl	80017b0 <__aeabi_f2uiz>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	82bb      	strh	r3, [r7, #20]
        break;
 8004bb6:	e02e      	b.n	8004c16 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004bb8:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8004bbc:	6938      	ldr	r0, [r7, #16]
 8004bbe:	f7fc fc0b 	bl	80013d8 <__aeabi_fmul>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fc fdf3 	bl	80017b0 <__aeabi_f2uiz>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004bce:	4952      	ldr	r1, [pc, #328]	; (8004d18 <dmp_set_tap_thresh+0x24c>)
 8004bd0:	6938      	ldr	r0, [r7, #16]
 8004bd2:	f7fc fc01 	bl	80013d8 <__aeabi_fmul>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fc fde9 	bl	80017b0 <__aeabi_f2uiz>
 8004bde:	4603      	mov	r3, r0
 8004be0:	82bb      	strh	r3, [r7, #20]
        break;
 8004be2:	e018      	b.n	8004c16 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004be4:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8004be8:	6938      	ldr	r0, [r7, #16]
 8004bea:	f7fc fbf5 	bl	80013d8 <__aeabi_fmul>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fc fddd 	bl	80017b0 <__aeabi_f2uiz>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004bfa:	4948      	ldr	r1, [pc, #288]	; (8004d1c <dmp_set_tap_thresh+0x250>)
 8004bfc:	6938      	ldr	r0, [r7, #16]
 8004bfe:	f7fc fbeb 	bl	80013d8 <__aeabi_fmul>
 8004c02:	4603      	mov	r3, r0
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7fc fdd3 	bl	80017b0 <__aeabi_f2uiz>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	82bb      	strh	r3, [r7, #20]
        break;
 8004c0e:	e002      	b.n	8004c16 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c14:	e076      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004c16:	8afb      	ldrh	r3, [r7, #22]
 8004c18:	0a1b      	lsrs	r3, r3, #8
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004c20:	8afb      	ldrh	r3, [r7, #22]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004c26:	8abb      	ldrh	r3, [r7, #20]
 8004c28:	0a1b      	lsrs	r3, r3, #8
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004c30:	8abb      	ldrh	r3, [r7, #20]
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d01c      	beq.n	8004c7a <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004c40:	f107 030c 	add.w	r3, r7, #12
 8004c44:	461a      	mov	r2, r3
 8004c46:	2102      	movs	r1, #2
 8004c48:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 8004c4c:	f7ff faca 	bl	80041e4 <mpu_write_mem>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <dmp_set_tap_thresh+0x190>
            return -1;
 8004c56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c5a:	e053      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004c5c:	f107 030c 	add.w	r3, r7, #12
 8004c60:	3302      	adds	r3, #2
 8004c62:	461a      	mov	r2, r3
 8004c64:	2102      	movs	r1, #2
 8004c66:	f44f 7092 	mov.w	r0, #292	; 0x124
 8004c6a:	f7ff fabb 	bl	80041e4 <mpu_write_mem>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004c74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c78:	e044      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01c      	beq.n	8004cbe <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004c84:	f107 030c 	add.w	r3, r7, #12
 8004c88:	461a      	mov	r2, r3
 8004c8a:	2102      	movs	r1, #2
 8004c8c:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 8004c90:	f7ff faa8 	bl	80041e4 <mpu_write_mem>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d002      	beq.n	8004ca0 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c9e:	e031      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004ca0:	f107 030c 	add.w	r3, r7, #12
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	2102      	movs	r1, #2
 8004caa:	f44f 7094 	mov.w	r0, #296	; 0x128
 8004cae:	f7ff fa99 	bl	80041e4 <mpu_write_mem>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d002      	beq.n	8004cbe <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004cb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cbc:	e022      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01c      	beq.n	8004d02 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004cc8:	f107 030c 	add.w	r3, r7, #12
 8004ccc:	461a      	mov	r2, r3
 8004cce:	2102      	movs	r1, #2
 8004cd0:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8004cd4:	f7ff fa86 	bl	80041e4 <mpu_write_mem>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <dmp_set_tap_thresh+0x218>
            return -1;
 8004cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ce2:	e00f      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004ce4:	f107 030c 	add.w	r3, r7, #12
 8004ce8:	3302      	adds	r3, #2
 8004cea:	461a      	mov	r2, r3
 8004cec:	2102      	movs	r1, #2
 8004cee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004cf2:	f7ff fa77 	bl	80041e4 <mpu_write_mem>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <dmp_set_tap_thresh+0x236>
            return -1;
 8004cfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d00:	e000      	b.n	8004d04 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	43480000 	.word	0x43480000
 8004d10:	46400000 	.word	0x46400000
 8004d14:	45c00000 	.word	0x45c00000
 8004d18:	45400000 	.word	0x45400000
 8004d1c:	44c00000 	.word	0x44c00000

08004d20 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004d2e:	79fb      	ldrb	r3, [r7, #7]
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d004      	beq.n	8004d42 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004d42:	79fb      	ldrb	r3, [r7, #7]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d004      	beq.n	8004d56 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	f043 030c 	orr.w	r3, r3, #12
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d004      	beq.n	8004d6a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
 8004d62:	f043 0303 	orr.w	r3, r3, #3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004d6a:	f107 030f 	add.w	r3, r7, #15
 8004d6e:	461a      	mov	r2, r3
 8004d70:	2101      	movs	r1, #1
 8004d72:	f44f 70a4 	mov.w	r0, #328	; 0x148
 8004d76:	f7ff fa35 	bl	80041e4 <mpu_write_mem>
 8004d7a:	4603      	mov	r3, r0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d102      	bne.n	8004d9a <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004d94:	2301      	movs	r3, #1
 8004d96:	71fb      	strb	r3, [r7, #7]
 8004d98:	e004      	b.n	8004da4 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004d9a:	79fb      	ldrb	r3, [r7, #7]
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d901      	bls.n	8004da4 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004da0:	2304      	movs	r3, #4
 8004da2:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004da4:	79fb      	ldrb	r3, [r7, #7]
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004dac:	f107 030f 	add.w	r3, r7, #15
 8004db0:	461a      	mov	r2, r3
 8004db2:	2101      	movs	r1, #1
 8004db4:	f240 104f 	movw	r0, #335	; 0x14f
 8004db8:	f7ff fa14 	bl	80041e4 <mpu_write_mem>
 8004dbc:	4603      	mov	r3, r0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	4603      	mov	r3, r0
 8004dd0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004dd2:	88fb      	ldrh	r3, [r7, #6]
 8004dd4:	4a0c      	ldr	r2, [pc, #48]	; (8004e08 <dmp_set_tap_time+0x40>)
 8004dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dda:	089b      	lsrs	r3, r3, #2
 8004ddc:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004dde:	89fb      	ldrh	r3, [r7, #14]
 8004de0:	0a1b      	lsrs	r3, r3, #8
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004de8:	89fb      	ldrh	r3, [r7, #14]
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004dee:	f107 030c 	add.w	r3, r7, #12
 8004df2:	461a      	mov	r2, r3
 8004df4:	2102      	movs	r1, #2
 8004df6:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 8004dfa:	f7ff f9f3 	bl	80041e4 <mpu_write_mem>
 8004dfe:	4603      	mov	r3, r0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	cccccccd 	.word	0xcccccccd

08004e0c <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4603      	mov	r3, r0
 8004e14:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004e16:	88fb      	ldrh	r3, [r7, #6]
 8004e18:	4a0c      	ldr	r2, [pc, #48]	; (8004e4c <dmp_set_tap_time_multi+0x40>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	089b      	lsrs	r3, r3, #2
 8004e20:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004e22:	89fb      	ldrh	r3, [r7, #14]
 8004e24:	0a1b      	lsrs	r3, r3, #8
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004e2c:	89fb      	ldrh	r3, [r7, #14]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004e32:	f107 030c 	add.w	r3, r7, #12
 8004e36:	461a      	mov	r2, r3
 8004e38:	2102      	movs	r1, #2
 8004e3a:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 8004e3e:	f7ff f9d1 	bl	80041e4 <mpu_write_mem>
 8004e42:	4603      	mov	r3, r0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	cccccccd 	.word	0xcccccccd

08004e50 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a13      	ldr	r2, [pc, #76]	; (8004eac <dmp_set_shake_reject_thresh+0x5c>)
 8004e60:	fb82 1203 	smull	r1, r2, r2, r3
 8004e64:	1192      	asrs	r2, r2, #6
 8004e66:	17db      	asrs	r3, r3, #31
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	887a      	ldrh	r2, [r7, #2]
 8004e6c:	fb02 f303 	mul.w	r3, r2, r3
 8004e70:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	161b      	asrs	r3, r3, #24
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	141b      	asrs	r3, r3, #16
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	121b      	asrs	r3, r3, #8
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004e90:	f107 0308 	add.w	r3, r7, #8
 8004e94:	461a      	mov	r2, r3
 8004e96:	2104      	movs	r1, #4
 8004e98:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 8004e9c:	f7ff f9a2 	bl	80041e4 <mpu_write_mem>
 8004ea0:	4603      	mov	r3, r0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	10624dd3 	.word	0x10624dd3

08004eb0 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004eba:	88fb      	ldrh	r3, [r7, #6]
 8004ebc:	4a0c      	ldr	r2, [pc, #48]	; (8004ef0 <dmp_set_shake_reject_time+0x40>)
 8004ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec2:	089b      	lsrs	r3, r3, #2
 8004ec4:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004ec6:	88fb      	ldrh	r3, [r7, #6]
 8004ec8:	0a1b      	lsrs	r3, r3, #8
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8004ed6:	f107 030c 	add.w	r3, r7, #12
 8004eda:	461a      	mov	r2, r3
 8004edc:	2102      	movs	r1, #2
 8004ede:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 8004ee2:	f7ff f97f 	bl	80041e4 <mpu_write_mem>
 8004ee6:	4603      	mov	r3, r0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	cccccccd 	.word	0xcccccccd

08004ef4 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	4603      	mov	r3, r0
 8004efc:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004efe:	88fb      	ldrh	r3, [r7, #6]
 8004f00:	4a0c      	ldr	r2, [pc, #48]	; (8004f34 <dmp_set_shake_reject_timeout+0x40>)
 8004f02:	fba2 2303 	umull	r2, r3, r2, r3
 8004f06:	089b      	lsrs	r3, r3, #2
 8004f08:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004f0a:	88fb      	ldrh	r3, [r7, #6]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004f14:	88fb      	ldrh	r3, [r7, #6]
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004f1a:	f107 030c 	add.w	r3, r7, #12
 8004f1e:	461a      	mov	r2, r3
 8004f20:	2102      	movs	r1, #2
 8004f22:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004f26:	f7ff f95d 	bl	80041e4 <mpu_write_mem>
 8004f2a:	4603      	mov	r3, r0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	cccccccd 	.word	0xcccccccd

08004f38 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	4603      	mov	r3, r0
 8004f40:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004f42:	2302      	movs	r3, #2
 8004f44:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004f46:	23ca      	movs	r3, #202	; 0xca
 8004f48:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004f4a:	23e3      	movs	r3, #227	; 0xe3
 8004f4c:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004f4e:	2309      	movs	r3, #9
 8004f50:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004f52:	f107 030c 	add.w	r3, r7, #12
 8004f56:	461a      	mov	r2, r3
 8004f58:	2104      	movs	r1, #4
 8004f5a:	2068      	movs	r0, #104	; 0x68
 8004f5c:	f7ff f942 	bl	80041e4 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004f60:	23a3      	movs	r3, #163	; 0xa3
 8004f62:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004f64:	88fb      	ldrh	r3, [r7, #6]
 8004f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d006      	beq.n	8004f7c <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004f6e:	23c0      	movs	r3, #192	; 0xc0
 8004f70:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004f72:	23c8      	movs	r3, #200	; 0xc8
 8004f74:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004f76:	23c2      	movs	r3, #194	; 0xc2
 8004f78:	73fb      	strb	r3, [r7, #15]
 8004f7a:	e005      	b.n	8004f88 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004f7c:	23a3      	movs	r3, #163	; 0xa3
 8004f7e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004f80:	23a3      	movs	r3, #163	; 0xa3
 8004f82:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004f84:	23a3      	movs	r3, #163	; 0xa3
 8004f86:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004f88:	88fb      	ldrh	r3, [r7, #6]
 8004f8a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d006      	beq.n	8004fa0 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8004f92:	23c4      	movs	r3, #196	; 0xc4
 8004f94:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8004f96:	23cc      	movs	r3, #204	; 0xcc
 8004f98:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004f9a:	23c6      	movs	r3, #198	; 0xc6
 8004f9c:	74bb      	strb	r3, [r7, #18]
 8004f9e:	e005      	b.n	8004fac <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004fa0:	23a3      	movs	r3, #163	; 0xa3
 8004fa2:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004fa4:	23a3      	movs	r3, #163	; 0xa3
 8004fa6:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004fa8:	23a3      	movs	r3, #163	; 0xa3
 8004faa:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004fac:	23a3      	movs	r3, #163	; 0xa3
 8004fae:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004fb0:	23a3      	movs	r3, #163	; 0xa3
 8004fb2:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004fb4:	23a3      	movs	r3, #163	; 0xa3
 8004fb6:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004fb8:	f107 030c 	add.w	r3, r7, #12
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	210a      	movs	r1, #10
 8004fc0:	f640 20a7 	movw	r0, #2727	; 0xaa7
 8004fc4:	f7ff f90e 	bl	80041e4 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004fc8:	88fb      	ldrh	r3, [r7, #6]
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d002      	beq.n	8004fd8 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8004fd2:	2320      	movs	r3, #32
 8004fd4:	733b      	strb	r3, [r7, #12]
 8004fd6:	e001      	b.n	8004fdc <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004fd8:	23d8      	movs	r3, #216	; 0xd8
 8004fda:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004fdc:	f107 030c 	add.w	r3, r7, #12
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	f640 20b6 	movw	r0, #2742	; 0xab6
 8004fe8:	f7ff f8fc 	bl	80041e4 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004fec:	88fb      	ldrh	r3, [r7, #6]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004ff6:	2001      	movs	r0, #1
 8004ff8:	f000 f8c6 	bl	8005188 <dmp_enable_gyro_cal>
 8004ffc:	e002      	b.n	8005004 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004ffe:	2000      	movs	r0, #0
 8005000:	f000 f8c2 	bl	8005188 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8005004:	88fb      	ldrh	r3, [r7, #6]
 8005006:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800500a:	2b00      	cmp	r3, #0
 800500c:	d01d      	beq.n	800504a <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800500e:	88fb      	ldrh	r3, [r7, #6]
 8005010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d008      	beq.n	800502a <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8005018:	23b2      	movs	r3, #178	; 0xb2
 800501a:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800501c:	238b      	movs	r3, #139	; 0x8b
 800501e:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8005020:	23b6      	movs	r3, #182	; 0xb6
 8005022:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8005024:	239b      	movs	r3, #155	; 0x9b
 8005026:	73fb      	strb	r3, [r7, #15]
 8005028:	e007      	b.n	800503a <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800502a:	23b0      	movs	r3, #176	; 0xb0
 800502c:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800502e:	2380      	movs	r3, #128	; 0x80
 8005030:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8005032:	23b4      	movs	r3, #180	; 0xb4
 8005034:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8005036:	2390      	movs	r3, #144	; 0x90
 8005038:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800503a:	f107 030c 	add.w	r3, r7, #12
 800503e:	461a      	mov	r2, r3
 8005040:	2104      	movs	r1, #4
 8005042:	f640 20a2 	movw	r0, #2722	; 0xaa2
 8005046:	f7ff f8cd 	bl	80041e4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800504a:	88fb      	ldrh	r3, [r7, #6]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	d025      	beq.n	80050a0 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8005054:	23f8      	movs	r3, #248	; 0xf8
 8005056:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8005058:	f107 030c 	add.w	r3, r7, #12
 800505c:	461a      	mov	r2, r3
 800505e:	2101      	movs	r1, #1
 8005060:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 8005064:	f7ff f8be 	bl	80041e4 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8005068:	21fa      	movs	r1, #250	; 0xfa
 800506a:	2007      	movs	r0, #7
 800506c:	f7ff fd2e 	bl	8004acc <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8005070:	2007      	movs	r0, #7
 8005072:	f7ff fe55 	bl	8004d20 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8005076:	2001      	movs	r0, #1
 8005078:	f7ff fe84 	bl	8004d84 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800507c:	2064      	movs	r0, #100	; 0x64
 800507e:	f7ff fea3 	bl	8004dc8 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8005082:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005086:	f7ff fec1 	bl	8004e0c <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800508a:	21c8      	movs	r1, #200	; 0xc8
 800508c:	483c      	ldr	r0, [pc, #240]	; (8005180 <dmp_enable_feature+0x248>)
 800508e:	f7ff fedf 	bl	8004e50 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8005092:	2028      	movs	r0, #40	; 0x28
 8005094:	f7ff ff0c 	bl	8004eb0 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8005098:	200a      	movs	r0, #10
 800509a:	f7ff ff2b 	bl	8004ef4 <dmp_set_shake_reject_timeout>
 800509e:	e009      	b.n	80050b4 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80050a0:	23d8      	movs	r3, #216	; 0xd8
 80050a2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80050a4:	f107 030c 	add.w	r3, r7, #12
 80050a8:	461a      	mov	r2, r3
 80050aa:	2101      	movs	r1, #1
 80050ac:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 80050b0:	f7ff f898 	bl	80041e4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80050b4:	88fb      	ldrh	r3, [r7, #6]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80050be:	23d9      	movs	r3, #217	; 0xd9
 80050c0:	733b      	strb	r3, [r7, #12]
 80050c2:	e001      	b.n	80050c8 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80050c4:	23d8      	movs	r3, #216	; 0xd8
 80050c6:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80050c8:	f107 030c 	add.w	r3, r7, #12
 80050cc:	461a      	mov	r2, r3
 80050ce:	2101      	movs	r1, #1
 80050d0:	f240 703d 	movw	r0, #1853	; 0x73d
 80050d4:	f7ff f886 	bl	80041e4 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80050d8:	88fb      	ldrh	r3, [r7, #6]
 80050da:	f003 0304 	and.w	r3, r3, #4
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 80050e2:	2001      	movs	r0, #1
 80050e4:	f000 f880 	bl	80051e8 <dmp_enable_lp_quat>
 80050e8:	e002      	b.n	80050f0 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 80050ea:	2000      	movs	r0, #0
 80050ec:	f000 f87c 	bl	80051e8 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 80050f0:	88fb      	ldrh	r3, [r7, #6]
 80050f2:	f003 0310 	and.w	r3, r3, #16
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 80050fa:	2001      	movs	r0, #1
 80050fc:	f000 f89b 	bl	8005236 <dmp_enable_6x_lp_quat>
 8005100:	e002      	b.n	8005108 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8005102:	2000      	movs	r0, #0
 8005104:	f000 f897 	bl	8005236 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8005108:	88fb      	ldrh	r3, [r7, #6]
 800510a:	f043 0308 	orr.w	r3, r3, #8
 800510e:	b29a      	uxth	r2, r3
 8005110:	4b1c      	ldr	r3, [pc, #112]	; (8005184 <dmp_enable_feature+0x24c>)
 8005112:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8005114:	f7fd fd20 	bl	8002b58 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8005118:	4b1a      	ldr	r3, [pc, #104]	; (8005184 <dmp_enable_feature+0x24c>)
 800511a:	2200      	movs	r2, #0
 800511c:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d005      	beq.n	8005134 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8005128:	4b16      	ldr	r3, [pc, #88]	; (8005184 <dmp_enable_feature+0x24c>)
 800512a:	7b9b      	ldrb	r3, [r3, #14]
 800512c:	3306      	adds	r3, #6
 800512e:	b2da      	uxtb	r2, r3
 8005130:	4b14      	ldr	r3, [pc, #80]	; (8005184 <dmp_enable_feature+0x24c>)
 8005132:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8005134:	88fb      	ldrh	r3, [r7, #6]
 8005136:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800513a:	2b00      	cmp	r3, #0
 800513c:	d005      	beq.n	800514a <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800513e:	4b11      	ldr	r3, [pc, #68]	; (8005184 <dmp_enable_feature+0x24c>)
 8005140:	7b9b      	ldrb	r3, [r3, #14]
 8005142:	3306      	adds	r3, #6
 8005144:	b2da      	uxtb	r2, r3
 8005146:	4b0f      	ldr	r3, [pc, #60]	; (8005184 <dmp_enable_feature+0x24c>)
 8005148:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	f003 0314 	and.w	r3, r3, #20
 8005150:	2b00      	cmp	r3, #0
 8005152:	d005      	beq.n	8005160 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <dmp_enable_feature+0x24c>)
 8005156:	7b9b      	ldrb	r3, [r3, #14]
 8005158:	3310      	adds	r3, #16
 800515a:	b2da      	uxtb	r2, r3
 800515c:	4b09      	ldr	r3, [pc, #36]	; (8005184 <dmp_enable_feature+0x24c>)
 800515e:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005160:	88fb      	ldrh	r3, [r7, #6]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <dmp_enable_feature+0x24c>)
 800516c:	7b9b      	ldrb	r3, [r3, #14]
 800516e:	3304      	adds	r3, #4
 8005170:	b2da      	uxtb	r2, r3
 8005172:	4b04      	ldr	r3, [pc, #16]	; (8005184 <dmp_enable_feature+0x24c>)
 8005174:	739a      	strb	r2, [r3, #14]

    return 0;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3718      	adds	r7, #24
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	02cae309 	.word	0x02cae309
 8005184:	200002f0 	.word	0x200002f0

08005188 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b088      	sub	sp, #32
 800518c:	af00      	add	r7, sp, #0
 800518e:	4603      	mov	r3, r0
 8005190:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8005192:	79fb      	ldrb	r3, [r7, #7]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00f      	beq.n	80051b8 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8005198:	4a11      	ldr	r2, [pc, #68]	; (80051e0 <dmp_enable_gyro_cal+0x58>)
 800519a:	f107 0314 	add.w	r3, r7, #20
 800519e:	ca07      	ldmia	r2, {r0, r1, r2}
 80051a0:	c303      	stmia	r3!, {r0, r1}
 80051a2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80051a4:	f107 0314 	add.w	r3, r7, #20
 80051a8:	461a      	mov	r2, r3
 80051aa:	2109      	movs	r1, #9
 80051ac:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 80051b0:	f7ff f818 	bl	80041e4 <mpu_write_mem>
 80051b4:	4603      	mov	r3, r0
 80051b6:	e00e      	b.n	80051d6 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80051b8:	4a0a      	ldr	r2, [pc, #40]	; (80051e4 <dmp_enable_gyro_cal+0x5c>)
 80051ba:	f107 0308 	add.w	r3, r7, #8
 80051be:	ca07      	ldmia	r2, {r0, r1, r2}
 80051c0:	c303      	stmia	r3!, {r0, r1}
 80051c2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80051c4:	f107 0308 	add.w	r3, r7, #8
 80051c8:	461a      	mov	r2, r3
 80051ca:	2109      	movs	r1, #9
 80051cc:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 80051d0:	f7ff f808 	bl	80041e4 <mpu_write_mem>
 80051d4:	4603      	mov	r3, r0
    }
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3720      	adds	r7, #32
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	0800c05c 	.word	0x0800c05c
 80051e4:	0800c068 	.word	0x0800c068

080051e8 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	4603      	mov	r3, r0
 80051f0:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d008      	beq.n	800520a <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 80051f8:	23c0      	movs	r3, #192	; 0xc0
 80051fa:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 80051fc:	23c2      	movs	r3, #194	; 0xc2
 80051fe:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8005200:	23c4      	movs	r3, #196	; 0xc4
 8005202:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8005204:	23c6      	movs	r3, #198	; 0xc6
 8005206:	73fb      	strb	r3, [r7, #15]
 8005208:	e006      	b.n	8005218 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800520a:	f107 030c 	add.w	r3, r7, #12
 800520e:	2204      	movs	r2, #4
 8005210:	218b      	movs	r1, #139	; 0x8b
 8005212:	4618      	mov	r0, r3
 8005214:	f7fb f826 	bl	8000264 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8005218:	f107 030c 	add.w	r3, r7, #12
 800521c:	461a      	mov	r2, r3
 800521e:	2104      	movs	r1, #4
 8005220:	f640 2098 	movw	r0, #2712	; 0xa98
 8005224:	f7fe ffde 	bl	80041e4 <mpu_write_mem>

    return mpu_reset_fifo();
 8005228:	f7fd fc96 	bl	8002b58 <mpu_reset_fifo>
 800522c:	4603      	mov	r3, r0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b084      	sub	sp, #16
 800523a:	af00      	add	r7, sp, #0
 800523c:	4603      	mov	r3, r0
 800523e:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005240:	79fb      	ldrb	r3, [r7, #7]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 8005246:	2320      	movs	r3, #32
 8005248:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800524a:	2328      	movs	r3, #40	; 0x28
 800524c:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800524e:	2330      	movs	r3, #48	; 0x30
 8005250:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8005252:	2338      	movs	r3, #56	; 0x38
 8005254:	73fb      	strb	r3, [r7, #15]
 8005256:	e006      	b.n	8005266 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	2204      	movs	r2, #4
 800525e:	21a3      	movs	r1, #163	; 0xa3
 8005260:	4618      	mov	r0, r3
 8005262:	f7fa ffff 	bl	8000264 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8005266:	f107 030c 	add.w	r3, r7, #12
 800526a:	461a      	mov	r2, r3
 800526c:	2104      	movs	r1, #4
 800526e:	f640 209e 	movw	r0, #2718	; 0xa9e
 8005272:	f7fe ffb7 	bl	80041e4 <mpu_write_mem>

    return mpu_reset_fifo();
 8005276:	f7fd fc6f 	bl	8002b58 <mpu_reset_fifo>
 800527a:	4603      	mov	r3, r0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <i2c_write>:
#include "layerCompati_i2c.h"

int i2c_write(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af04      	add	r7, sp, #16
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	4603      	mov	r3, r0
 800528e:	71fb      	strb	r3, [r7, #7]
 8005290:	460b      	mov	r3, r1
 8005292:	71bb      	strb	r3, [r7, #6]
 8005294:	4613      	mov	r3, r2
 8005296:	717b      	strb	r3, [r7, #5]
    return HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, data, len, 10) != HAL_OK ? 1 : 0;
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	b299      	uxth	r1, r3
 800529c:	79bb      	ldrb	r3, [r7, #6]
 800529e:	b298      	uxth	r0, r3
 80052a0:	797b      	ldrb	r3, [r7, #5]
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	220a      	movs	r2, #10
 80052a6:	9202      	str	r2, [sp, #8]
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	2301      	movs	r3, #1
 80052b0:	4602      	mov	r2, r0
 80052b2:	4806      	ldr	r0, [pc, #24]	; (80052cc <i2c_write+0x48>)
 80052b4:	f002 fb94 	bl	80079e0 <HAL_I2C_Mem_Write>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	bf14      	ite	ne
 80052be:	2301      	movne	r3, #1
 80052c0:	2300      	moveq	r3, #0
 80052c2:	b2db      	uxtb	r3, r3
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	200010cc 	.word	0x200010cc

080052d0 <i2c_read>:

int i2c_read(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af04      	add	r7, sp, #16
 80052d6:	603b      	str	r3, [r7, #0]
 80052d8:	4603      	mov	r3, r0
 80052da:	71fb      	strb	r3, [r7, #7]
 80052dc:	460b      	mov	r3, r1
 80052de:	71bb      	strb	r3, [r7, #6]
 80052e0:	4613      	mov	r3, r2
 80052e2:	717b      	strb	r3, [r7, #5]
    return HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 10) != HAL_OK ? 1 : 0;
 80052e4:	79fb      	ldrb	r3, [r7, #7]
 80052e6:	b299      	uxth	r1, r3
 80052e8:	79bb      	ldrb	r3, [r7, #6]
 80052ea:	b298      	uxth	r0, r3
 80052ec:	797b      	ldrb	r3, [r7, #5]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	220a      	movs	r2, #10
 80052f2:	9202      	str	r2, [sp, #8]
 80052f4:	9301      	str	r3, [sp, #4]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	2301      	movs	r3, #1
 80052fc:	4602      	mov	r2, r0
 80052fe:	4806      	ldr	r0, [pc, #24]	; (8005318 <i2c_read+0x48>)
 8005300:	f002 fc68 	bl	8007bd4 <HAL_I2C_Mem_Read>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	bf14      	ite	ne
 800530a:	2301      	movne	r3, #1
 800530c:	2300      	moveq	r3, #0
 800530e:	b2db      	uxtb	r3, r3
}
 8005310:	4618      	mov	r0, r3
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	200010cc 	.word	0x200010cc

0800531c <IICwriteBit>:

uint8_t IICwriteBit(uint8_t dev, uint8_t reg, uint8_t bitNum, uint8_t data)
{
 800531c:	b590      	push	{r4, r7, lr}
 800531e:	b089      	sub	sp, #36	; 0x24
 8005320:	af04      	add	r7, sp, #16
 8005322:	4604      	mov	r4, r0
 8005324:	4608      	mov	r0, r1
 8005326:	4611      	mov	r1, r2
 8005328:	461a      	mov	r2, r3
 800532a:	4623      	mov	r3, r4
 800532c:	71fb      	strb	r3, [r7, #7]
 800532e:	4603      	mov	r3, r0
 8005330:	71bb      	strb	r3, [r7, #6]
 8005332:	460b      	mov	r3, r1
 8005334:	717b      	strb	r3, [r7, #5]
 8005336:	4613      	mov	r3, r2
 8005338:	713b      	strb	r3, [r7, #4]
    uint8_t b;
    HAL_I2C_Mem_Read(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, &b, 1, 10);
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	b299      	uxth	r1, r3
 800533e:	79bb      	ldrb	r3, [r7, #6]
 8005340:	b29a      	uxth	r2, r3
 8005342:	230a      	movs	r3, #10
 8005344:	9302      	str	r3, [sp, #8]
 8005346:	2301      	movs	r3, #1
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	f107 030f 	add.w	r3, r7, #15
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	2301      	movs	r3, #1
 8005352:	4819      	ldr	r0, [pc, #100]	; (80053b8 <IICwriteBit+0x9c>)
 8005354:	f002 fc3e 	bl	8007bd4 <HAL_I2C_Mem_Read>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8005358:	793b      	ldrb	r3, [r7, #4]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00a      	beq.n	8005374 <IICwriteBit+0x58>
 800535e:	797b      	ldrb	r3, [r7, #5]
 8005360:	2201      	movs	r2, #1
 8005362:	fa02 f303 	lsl.w	r3, r2, r3
 8005366:	b25a      	sxtb	r2, r3
 8005368:	7bfb      	ldrb	r3, [r7, #15]
 800536a:	b25b      	sxtb	r3, r3
 800536c:	4313      	orrs	r3, r2
 800536e:	b25b      	sxtb	r3, r3
 8005370:	b2db      	uxtb	r3, r3
 8005372:	e00b      	b.n	800538c <IICwriteBit+0x70>
 8005374:	797b      	ldrb	r3, [r7, #5]
 8005376:	2201      	movs	r2, #1
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	b25b      	sxtb	r3, r3
 800537e:	43db      	mvns	r3, r3
 8005380:	b25a      	sxtb	r2, r3
 8005382:	7bfb      	ldrb	r3, [r7, #15]
 8005384:	b25b      	sxtb	r3, r3
 8005386:	4013      	ands	r3, r2
 8005388:	b25b      	sxtb	r3, r3
 800538a:	b2db      	uxtb	r3, r3
 800538c:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Mem_Write(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, &b, 1, 10);
 800538e:	79fb      	ldrb	r3, [r7, #7]
 8005390:	b299      	uxth	r1, r3
 8005392:	79bb      	ldrb	r3, [r7, #6]
 8005394:	b29a      	uxth	r2, r3
 8005396:	230a      	movs	r3, #10
 8005398:	9302      	str	r3, [sp, #8]
 800539a:	2301      	movs	r3, #1
 800539c:	9301      	str	r3, [sp, #4]
 800539e:	f107 030f 	add.w	r3, r7, #15
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	2301      	movs	r3, #1
 80053a6:	4804      	ldr	r0, [pc, #16]	; (80053b8 <IICwriteBit+0x9c>)
 80053a8:	f002 fb1a 	bl	80079e0 <HAL_I2C_Mem_Write>
 80053ac:	4603      	mov	r3, r0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3714      	adds	r7, #20
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd90      	pop	{r4, r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200010cc 	.word	0x200010cc

080053bc <IICwriteBits>:

uint8_t IICwriteBits(uint8_t dev, uint8_t reg, uint8_t bitStart, uint8_t length, uint8_t data)
{
 80053bc:	b590      	push	{r4, r7, lr}
 80053be:	b089      	sub	sp, #36	; 0x24
 80053c0:	af04      	add	r7, sp, #16
 80053c2:	4604      	mov	r4, r0
 80053c4:	4608      	mov	r0, r1
 80053c6:	4611      	mov	r1, r2
 80053c8:	461a      	mov	r2, r3
 80053ca:	4623      	mov	r3, r4
 80053cc:	71fb      	strb	r3, [r7, #7]
 80053ce:	4603      	mov	r3, r0
 80053d0:	71bb      	strb	r3, [r7, #6]
 80053d2:	460b      	mov	r3, r1
 80053d4:	717b      	strb	r3, [r7, #5]
 80053d6:	4613      	mov	r3, r2
 80053d8:	713b      	strb	r3, [r7, #4]
    uint8_t b;
    if (HAL_I2C_Mem_Read(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, &b, 1, 10) != 0)
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	b299      	uxth	r1, r3
 80053de:	79bb      	ldrb	r3, [r7, #6]
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	230a      	movs	r3, #10
 80053e4:	9302      	str	r3, [sp, #8]
 80053e6:	2301      	movs	r3, #1
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	f107 030e 	add.w	r3, r7, #14
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	2301      	movs	r3, #1
 80053f2:	4826      	ldr	r0, [pc, #152]	; (800548c <IICwriteBits+0xd0>)
 80053f4:	f002 fbee 	bl	8007bd4 <HAL_I2C_Mem_Read>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d040      	beq.n	8005480 <IICwriteBits+0xc4>
    {
        uint8_t mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
 80053fe:	797b      	ldrb	r3, [r7, #5]
 8005400:	3301      	adds	r3, #1
 8005402:	22ff      	movs	r2, #255	; 0xff
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	b25a      	sxtb	r2, r3
 800540a:	797b      	ldrb	r3, [r7, #5]
 800540c:	f1c3 0108 	rsb	r1, r3, #8
 8005410:	793b      	ldrb	r3, [r7, #4]
 8005412:	440b      	add	r3, r1
 8005414:	3b01      	subs	r3, #1
 8005416:	21ff      	movs	r1, #255	; 0xff
 8005418:	fa41 f303 	asr.w	r3, r1, r3
 800541c:	b25b      	sxtb	r3, r3
 800541e:	4313      	orrs	r3, r2
 8005420:	b25b      	sxtb	r3, r3
 8005422:	73fb      	strb	r3, [r7, #15]
        data <<= (8 - length);
 8005424:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005428:	793b      	ldrb	r3, [r7, #4]
 800542a:	f1c3 0308 	rsb	r3, r3, #8
 800542e:	fa02 f303 	lsl.w	r3, r2, r3
 8005432:	f887 3020 	strb.w	r3, [r7, #32]
        data >>= (7 - bitStart);
 8005436:	f897 2020 	ldrb.w	r2, [r7, #32]
 800543a:	797b      	ldrb	r3, [r7, #5]
 800543c:	f1c3 0307 	rsb	r3, r3, #7
 8005440:	fa42 f303 	asr.w	r3, r2, r3
 8005444:	f887 3020 	strb.w	r3, [r7, #32]
        b &= mask;
 8005448:	7bba      	ldrb	r2, [r7, #14]
 800544a:	7bfb      	ldrb	r3, [r7, #15]
 800544c:	4013      	ands	r3, r2
 800544e:	b2db      	uxtb	r3, r3
 8005450:	73bb      	strb	r3, [r7, #14]
        b |= data;
 8005452:	7bba      	ldrb	r2, [r7, #14]
 8005454:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005458:	4313      	orrs	r3, r2
 800545a:	b2db      	uxtb	r3, r3
 800545c:	73bb      	strb	r3, [r7, #14]
        return HAL_I2C_Mem_Write(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, &b, 1, 10);
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	b299      	uxth	r1, r3
 8005462:	79bb      	ldrb	r3, [r7, #6]
 8005464:	b29a      	uxth	r2, r3
 8005466:	230a      	movs	r3, #10
 8005468:	9302      	str	r3, [sp, #8]
 800546a:	2301      	movs	r3, #1
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	f107 030e 	add.w	r3, r7, #14
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	2301      	movs	r3, #1
 8005476:	4805      	ldr	r0, [pc, #20]	; (800548c <IICwriteBits+0xd0>)
 8005478:	f002 fab2 	bl	80079e0 <HAL_I2C_Mem_Write>
 800547c:	4603      	mov	r3, r0
 800547e:	e000      	b.n	8005482 <IICwriteBits+0xc6>
    }
    else
    {
        return 1;
 8005480:	2301      	movs	r3, #1
    }
}
 8005482:	4618      	mov	r0, r3
 8005484:	3714      	adds	r7, #20
 8005486:	46bd      	mov	sp, r7
 8005488:	bd90      	pop	{r4, r7, pc}
 800548a:	bf00      	nop
 800548c:	200010cc 	.word	0x200010cc

08005490 <I2C_ReadOneByte>:

uint8_t I2C_ReadOneByte(uint8_t I2C_Addr, uint8_t addr)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b088      	sub	sp, #32
 8005494:	af04      	add	r7, sp, #16
 8005496:	4603      	mov	r3, r0
 8005498:	460a      	mov	r2, r1
 800549a:	71fb      	strb	r3, [r7, #7]
 800549c:	4613      	mov	r3, r2
 800549e:	71bb      	strb	r3, [r7, #6]
    uint8_t b;
    HAL_I2C_Mem_Read(&hi2c1, I2C_Addr, addr, I2C_MEMADD_SIZE_8BIT, &b, 1, 10);
 80054a0:	79fb      	ldrb	r3, [r7, #7]
 80054a2:	b299      	uxth	r1, r3
 80054a4:	79bb      	ldrb	r3, [r7, #6]
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	230a      	movs	r3, #10
 80054aa:	9302      	str	r3, [sp, #8]
 80054ac:	2301      	movs	r3, #1
 80054ae:	9301      	str	r3, [sp, #4]
 80054b0:	f107 030f 	add.w	r3, r7, #15
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	2301      	movs	r3, #1
 80054b8:	4803      	ldr	r0, [pc, #12]	; (80054c8 <I2C_ReadOneByte+0x38>)
 80054ba:	f002 fb8b 	bl	8007bd4 <HAL_I2C_Mem_Read>
    return b;
 80054be:	7bfb      	ldrb	r3, [r7, #15]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	200010cc 	.word	0x200010cc

080054cc <set_Pwm>:
uint16_t Target_Velocity, Turn_Amplitude;

uint8_t Flag_Qian, Flag_Hou, Flag_Left, Flag_Right;

void set_Pwm(int32_t motor1, int32_t motor2)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
    if (motor1 > 0)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	dd0c      	ble.n	80054f6 <set_Pwm+0x2a>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);   //AIN1
 80054dc:	2201      	movs	r2, #1
 80054de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80054e2:	482e      	ldr	r0, [pc, #184]	; (800559c <set_Pwm+0xd0>)
 80054e4:	f002 f913 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); //AIN2
 80054e8:	2200      	movs	r2, #0
 80054ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80054ee:	482b      	ldr	r0, [pc, #172]	; (800559c <set_Pwm+0xd0>)
 80054f0:	f002 f90d 	bl	800770e <HAL_GPIO_WritePin>
 80054f4:	e00b      	b.n	800550e <set_Pwm+0x42>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); //AIN1
 80054f6:	2200      	movs	r2, #0
 80054f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80054fc:	4827      	ldr	r0, [pc, #156]	; (800559c <set_Pwm+0xd0>)
 80054fe:	f002 f906 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);   //AIN2
 8005502:	2201      	movs	r2, #1
 8005504:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005508:	4824      	ldr	r0, [pc, #144]	; (800559c <set_Pwm+0xd0>)
 800550a:	f002 f900 	bl	800770e <HAL_GPIO_WritePin>
    }
    motor1 = (motor1 < -PWM_Amplitude) ? -PWM_Amplitude : motor1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a23      	ldr	r2, [pc, #140]	; (80055a0 <set_Pwm+0xd4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	bfb8      	it	lt
 8005516:	4613      	movlt	r3, r2
 8005518:	607b      	str	r3, [r7, #4]
    motor1 = (motor1 > PWM_Amplitude) ? PWM_Amplitude : motor1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f641 22f4 	movw	r2, #6900	; 0x1af4
 8005520:	4293      	cmp	r3, r2
 8005522:	bfa8      	it	ge
 8005524:	4613      	movge	r3, r2
 8005526:	607b      	str	r3, [r7, #4]
    PWMA = abs(motor1);
 8005528:	4a1e      	ldr	r2, [pc, #120]	; (80055a4 <set_Pwm+0xd8>)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	bfb8      	it	lt
 8005530:	425b      	neglt	r3, r3
 8005532:	6353      	str	r3, [r2, #52]	; 0x34
    if (motor2 > 0)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	dd0c      	ble.n	8005554 <set_Pwm+0x88>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);   //BIN2
 800553a:	2201      	movs	r2, #1
 800553c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005540:	4816      	ldr	r0, [pc, #88]	; (800559c <set_Pwm+0xd0>)
 8005542:	f002 f8e4 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET); //BIN1
 8005546:	2200      	movs	r2, #0
 8005548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800554c:	4813      	ldr	r0, [pc, #76]	; (800559c <set_Pwm+0xd0>)
 800554e:	f002 f8de 	bl	800770e <HAL_GPIO_WritePin>
 8005552:	e00b      	b.n	800556c <set_Pwm+0xa0>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); //BIN2
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800555a:	4810      	ldr	r0, [pc, #64]	; (800559c <set_Pwm+0xd0>)
 800555c:	f002 f8d7 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);   //BIN1
 8005560:	2201      	movs	r2, #1
 8005562:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005566:	480d      	ldr	r0, [pc, #52]	; (800559c <set_Pwm+0xd0>)
 8005568:	f002 f8d1 	bl	800770e <HAL_GPIO_WritePin>
    }
    motor2 = (motor2 < -PWM_Amplitude) ? -PWM_Amplitude : motor2;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	4a0c      	ldr	r2, [pc, #48]	; (80055a0 <set_Pwm+0xd4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	bfb8      	it	lt
 8005574:	4613      	movlt	r3, r2
 8005576:	603b      	str	r3, [r7, #0]
    motor2 = (motor2 > PWM_Amplitude) ? PWM_Amplitude : motor2;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	f641 22f4 	movw	r2, #6900	; 0x1af4
 800557e:	4293      	cmp	r3, r2
 8005580:	bfa8      	it	ge
 8005582:	4613      	movge	r3, r2
 8005584:	603b      	str	r3, [r7, #0]
    PWMB = abs(motor2);
 8005586:	4a07      	ldr	r2, [pc, #28]	; (80055a4 <set_Pwm+0xd8>)
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	bfb8      	it	lt
 800558e:	425b      	neglt	r3, r3
 8005590:	6413      	str	r3, [r2, #64]	; 0x40
}
 8005592:	bf00      	nop
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	40010c00 	.word	0x40010c00
 80055a0:	ffffe50c 	.word	0xffffe50c
 80055a4:	40012c00 	.word	0x40012c00

080055a8 <pid_Balance_Velocity>:


float Encoder_Integral;
// PID PID
int pid_Balance_Velocity(float angle, float gyro, int encoder_left, int encoder_right)
{
 80055a8:	b5b0      	push	{r4, r5, r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
 80055b4:	603b      	str	r3, [r7, #0]
    int balance;
    static float Velocity, Encoder, Movement;
    
    Target_Velocity = 110;
 80055b6:	4b5c      	ldr	r3, [pc, #368]	; (8005728 <pid_Balance_Velocity+0x180>)
 80055b8:	226e      	movs	r2, #110	; 0x6e
 80055ba:	801a      	strh	r2, [r3, #0]

    // 
    balance = Balance_Kp * (angle - ZHONGZHI) + Balance_Kd * (gyro + Gyro_Banlance); //===PWM  PD
 80055bc:	495b      	ldr	r1, [pc, #364]	; (800572c <pid_Balance_Velocity+0x184>)
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f7fb ff0a 	bl	80013d8 <__aeabi_fmul>
 80055c4:	4603      	mov	r3, r0
 80055c6:	461c      	mov	r4, r3
 80055c8:	4959      	ldr	r1, [pc, #356]	; (8005730 <pid_Balance_Velocity+0x188>)
 80055ca:	68b8      	ldr	r0, [r7, #8]
 80055cc:	f7fb fdfc 	bl	80011c8 <__addsf3>
 80055d0:	4603      	mov	r3, r0
 80055d2:	4619      	mov	r1, r3
 80055d4:	4620      	mov	r0, r4
 80055d6:	f7fb fdf7 	bl	80011c8 <__addsf3>
 80055da:	4603      	mov	r3, r0
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fc f8c1 	bl	8001764 <__aeabi_f2iz>
 80055e2:	4603      	mov	r3, r0
 80055e4:	617b      	str	r3, [r7, #20]

    if (1 == Flag_Qian)
 80055e6:	4b53      	ldr	r3, [pc, #332]	; (8005734 <pid_Balance_Velocity+0x18c>)
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d109      	bne.n	8005602 <pid_Balance_Velocity+0x5a>
        Movement = -Target_Velocity; //===1
 80055ee:	4b4e      	ldr	r3, [pc, #312]	; (8005728 <pid_Balance_Velocity+0x180>)
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	425b      	negs	r3, r3
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7fb fe9b 	bl	8001330 <__aeabi_i2f>
 80055fa:	4602      	mov	r2, r0
 80055fc:	4b4e      	ldr	r3, [pc, #312]	; (8005738 <pid_Balance_Velocity+0x190>)
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	e010      	b.n	8005624 <pid_Balance_Velocity+0x7c>
    else if (1 == Flag_Hou)
 8005602:	4b4e      	ldr	r3, [pc, #312]	; (800573c <pid_Balance_Velocity+0x194>)
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d108      	bne.n	800561c <pid_Balance_Velocity+0x74>
        Movement = Target_Velocity;
 800560a:	4b47      	ldr	r3, [pc, #284]	; (8005728 <pid_Balance_Velocity+0x180>)
 800560c:	881b      	ldrh	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f7fb fe8a 	bl	8001328 <__aeabi_ui2f>
 8005614:	4602      	mov	r2, r0
 8005616:	4b48      	ldr	r3, [pc, #288]	; (8005738 <pid_Balance_Velocity+0x190>)
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	e003      	b.n	8005624 <pid_Balance_Velocity+0x7c>
    else
        Movement = 0;
 800561c:	4b46      	ldr	r3, [pc, #280]	; (8005738 <pid_Balance_Velocity+0x190>)
 800561e:	f04f 0200 	mov.w	r2, #0
 8005622:	601a      	str	r2, [r3, #0]

    Encoder = 0.8 * Encoder + 0.2 * (encoder_left + encoder_right);
 8005624:	4b46      	ldr	r3, [pc, #280]	; (8005740 <pid_Balance_Velocity+0x198>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4618      	mov	r0, r3
 800562a:	f7fb fa61 	bl	8000af0 <__aeabi_f2d>
 800562e:	a33a      	add	r3, pc, #232	; (adr r3, 8005718 <pid_Balance_Velocity+0x170>)
 8005630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005634:	f7fb fab0 	bl	8000b98 <__aeabi_dmul>
 8005638:	4603      	mov	r3, r0
 800563a:	460c      	mov	r4, r1
 800563c:	4625      	mov	r5, r4
 800563e:	461c      	mov	r4, r3
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	4413      	add	r3, r2
 8005646:	4618      	mov	r0, r3
 8005648:	f7fb fa40 	bl	8000acc <__aeabi_i2d>
 800564c:	a334      	add	r3, pc, #208	; (adr r3, 8005720 <pid_Balance_Velocity+0x178>)
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	f7fb faa1 	bl	8000b98 <__aeabi_dmul>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	4620      	mov	r0, r4
 800565c:	4629      	mov	r1, r5
 800565e:	f7fb f8e9 	bl	8000834 <__adddf3>
 8005662:	4603      	mov	r3, r0
 8005664:	460c      	mov	r4, r1
 8005666:	4618      	mov	r0, r3
 8005668:	4621      	mov	r1, r4
 800566a:	f7fb fd57 	bl	800111c <__aeabi_d2f>
 800566e:	4602      	mov	r2, r0
 8005670:	4b33      	ldr	r3, [pc, #204]	; (8005740 <pid_Balance_Velocity+0x198>)
 8005672:	601a      	str	r2, [r3, #0]
    Encoder_Integral = Encoder_Integral + Encoder - Movement;
 8005674:	4b33      	ldr	r3, [pc, #204]	; (8005744 <pid_Balance_Velocity+0x19c>)
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	4b31      	ldr	r3, [pc, #196]	; (8005740 <pid_Balance_Velocity+0x198>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4619      	mov	r1, r3
 800567e:	4610      	mov	r0, r2
 8005680:	f7fb fda2 	bl	80011c8 <__addsf3>
 8005684:	4603      	mov	r3, r0
 8005686:	461a      	mov	r2, r3
 8005688:	4b2b      	ldr	r3, [pc, #172]	; (8005738 <pid_Balance_Velocity+0x190>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4619      	mov	r1, r3
 800568e:	4610      	mov	r0, r2
 8005690:	f7fb fd98 	bl	80011c4 <__aeabi_fsub>
 8005694:	4603      	mov	r3, r0
 8005696:	461a      	mov	r2, r3
 8005698:	4b2a      	ldr	r3, [pc, #168]	; (8005744 <pid_Balance_Velocity+0x19c>)
 800569a:	601a      	str	r2, [r3, #0]

    if (Encoder_Integral > MAX_Encoder_Integral)
 800569c:	4b29      	ldr	r3, [pc, #164]	; (8005744 <pid_Balance_Velocity+0x19c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4929      	ldr	r1, [pc, #164]	; (8005748 <pid_Balance_Velocity+0x1a0>)
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fc f854 	bl	8001750 <__aeabi_fcmpgt>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d002      	beq.n	80056b4 <pid_Balance_Velocity+0x10c>
        Encoder_Integral = MAX_Encoder_Integral;
 80056ae:	4b25      	ldr	r3, [pc, #148]	; (8005744 <pid_Balance_Velocity+0x19c>)
 80056b0:	4a25      	ldr	r2, [pc, #148]	; (8005748 <pid_Balance_Velocity+0x1a0>)
 80056b2:	601a      	str	r2, [r3, #0]
    if (Encoder_Integral < -MAX_Encoder_Integral)
 80056b4:	4b23      	ldr	r3, [pc, #140]	; (8005744 <pid_Balance_Velocity+0x19c>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4924      	ldr	r1, [pc, #144]	; (800574c <pid_Balance_Velocity+0x1a4>)
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7fc f82a 	bl	8001714 <__aeabi_fcmplt>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <pid_Balance_Velocity+0x124>
        Encoder_Integral = -MAX_Encoder_Integral;
 80056c6:	4b1f      	ldr	r3, [pc, #124]	; (8005744 <pid_Balance_Velocity+0x19c>)
 80056c8:	4a20      	ldr	r2, [pc, #128]	; (800574c <pid_Balance_Velocity+0x1a4>)
 80056ca:	601a      	str	r2, [r3, #0]

    Velocity = Encoder * Velocity_Kp + Encoder_Integral * Velocity_Ki; //===
 80056cc:	4b1c      	ldr	r3, [pc, #112]	; (8005740 <pid_Balance_Velocity+0x198>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	491f      	ldr	r1, [pc, #124]	; (8005750 <pid_Balance_Velocity+0x1a8>)
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fb fe80 	bl	80013d8 <__aeabi_fmul>
 80056d8:	4603      	mov	r3, r0
 80056da:	461a      	mov	r2, r3
 80056dc:	4b19      	ldr	r3, [pc, #100]	; (8005744 <pid_Balance_Velocity+0x19c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f7fb fd70 	bl	80011c8 <__addsf3>
 80056e8:	4603      	mov	r3, r0
 80056ea:	461a      	mov	r2, r3
 80056ec:	4b19      	ldr	r3, [pc, #100]	; (8005754 <pid_Balance_Velocity+0x1ac>)
 80056ee:	601a      	str	r2, [r3, #0]

    return balance + Velocity;
 80056f0:	6978      	ldr	r0, [r7, #20]
 80056f2:	f7fb fe1d 	bl	8001330 <__aeabi_i2f>
 80056f6:	4602      	mov	r2, r0
 80056f8:	4b16      	ldr	r3, [pc, #88]	; (8005754 <pid_Balance_Velocity+0x1ac>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4619      	mov	r1, r3
 80056fe:	4610      	mov	r0, r2
 8005700:	f7fb fd62 	bl	80011c8 <__addsf3>
 8005704:	4603      	mov	r3, r0
 8005706:	4618      	mov	r0, r3
 8005708:	f7fc f82c 	bl	8001764 <__aeabi_f2iz>
 800570c:	4603      	mov	r3, r0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bdb0      	pop	{r4, r5, r7, pc}
 8005716:	bf00      	nop
 8005718:	9999999a 	.word	0x9999999a
 800571c:	3fe99999 	.word	0x3fe99999
 8005720:	9999999a 	.word	0x9999999a
 8005724:	3fc99999 	.word	0x3fc99999
 8005728:	2000112a 	.word	0x2000112a
 800572c:	43e10000 	.word	0x43e10000
 8005730:	429a0000 	.word	0x429a0000
 8005734:	20001120 	.word	0x20001120
 8005738:	20000300 	.word	0x20000300
 800573c:	20001130 	.word	0x20001130
 8005740:	20000304 	.word	0x20000304
 8005744:	20001124 	.word	0x20001124
 8005748:	461c4000 	.word	0x461c4000
 800574c:	c61c4000 	.word	0xc61c4000
 8005750:	42a00000 	.word	0x42a00000
 8005754:	20000308 	.word	0x20000308

08005758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800575c:	f000 feda 	bl	8006514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005760:	f000 f836 	bl	80057d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005764:	f7fc ff26 	bl	80025b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005768:	f7fc ffa0 	bl	80026ac <MX_I2C1_Init>
  MX_TIM2_Init();
 800576c:	f000 fba4 	bl	8005eb8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8005770:	f000 fbf6 	bl	8005f60 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8005774:	f000 fd0c 	bl	8006190 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005778:	f000 fd34 	bl	80061e4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800577c:	f000 fd5c 	bl	8006238 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8005780:	f7fc fbc2 	bl	8001f08 <MX_ADC1_Init>
  MX_DMA_Init();
 8005784:	f7fc fc3a 	bl	8001ffc <MX_DMA_Init>
  MX_TIM1_Init();
 8005788:	f000 faea 	bl	8005d60 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800578c:	213c      	movs	r1, #60	; 0x3c
 800578e:	480d      	ldr	r0, [pc, #52]	; (80057c4 <main+0x6c>)
 8005790:	f003 ffd6 	bl	8009740 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8005794:	213c      	movs	r1, #60	; 0x3c
 8005796:	480c      	ldr	r0, [pc, #48]	; (80057c8 <main+0x70>)
 8005798:	f003 ffd2 	bl	8009740 <HAL_TIM_Encoder_Start>
	
	MPU6050_initialize();
 800579c:	f7fc fb29 	bl	8001df2 <MPU6050_initialize>
	DMP_Init();	
 80057a0:	f7fc fb3e 	bl	8001e20 <DMP_Init>
	
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80057a4:	2100      	movs	r1, #0
 80057a6:	4809      	ldr	r0, [pc, #36]	; (80057cc <main+0x74>)
 80057a8:	f003 fe86 	bl	80094b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80057ac:	210c      	movs	r1, #12
 80057ae:	4807      	ldr	r0, [pc, #28]	; (80057cc <main+0x74>)
 80057b0:	f003 fe82 	bl	80094b8 <HAL_TIM_PWM_Start>
	
	HAL_TIM_Base_Start_IT(&htim1);
 80057b4:	4805      	ldr	r0, [pc, #20]	; (80057cc <main+0x74>)
 80057b6:	f003 fdd5 	bl	8009364 <HAL_TIM_Base_Start_IT>
 	
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80057ba:	f7fc fe11 	bl	80023e0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80057be:	f005 fa68 	bl	800ac92 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80057c2:	e7fe      	b.n	80057c2 <main+0x6a>
 80057c4:	20001230 	.word	0x20001230
 80057c8:	200011a0 	.word	0x200011a0
 80057cc:	200011e8 	.word	0x200011e8

080057d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b094      	sub	sp, #80	; 0x50
 80057d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80057d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057da:	2228      	movs	r2, #40	; 0x28
 80057dc:	2100      	movs	r1, #0
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fa fd40 	bl	8000264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80057e4:	f107 0314 	add.w	r3, r7, #20
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	609a      	str	r2, [r3, #8]
 80057f0:	60da      	str	r2, [r3, #12]
 80057f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80057f4:	1d3b      	adds	r3, r7, #4
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	605a      	str	r2, [r3, #4]
 80057fc:	609a      	str	r2, [r3, #8]
 80057fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005800:	2301      	movs	r3, #1
 8005802:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005804:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005808:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800580a:	2300      	movs	r3, #0
 800580c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800580e:	2301      	movs	r3, #1
 8005810:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005812:	2302      	movs	r3, #2
 8005814:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800581a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800581c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005820:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005822:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005826:	4618      	mov	r0, r3
 8005828:	f002 ff8e 	bl	8008748 <HAL_RCC_OscConfig>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8005832:	f000 f9b3 	bl	8005b9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005836:	230f      	movs	r3, #15
 8005838:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800583a:	2302      	movs	r3, #2
 800583c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800583e:	2300      	movs	r3, #0
 8005840:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005846:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005848:	2300      	movs	r3, #0
 800584a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800584c:	f107 0314 	add.w	r3, r7, #20
 8005850:	2102      	movs	r1, #2
 8005852:	4618      	mov	r0, r3
 8005854:	f003 f9f8 	bl	8008c48 <HAL_RCC_ClockConfig>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800585e:	f000 f99d 	bl	8005b9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005862:	2302      	movs	r3, #2
 8005864:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8005866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800586a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800586c:	1d3b      	adds	r3, r7, #4
 800586e:	4618      	mov	r0, r3
 8005870:	f003 fbb6 	bl	8008fe0 <HAL_RCCEx_PeriphCLKConfig>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800587a:	f000 f98f 	bl	8005b9c <Error_Handler>
  }
}
 800587e:	bf00      	nop
 8005880:	3750      	adds	r7, #80	; 0x50
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <Read_Encoder>:
/* USER CODE BEGIN 4 */
int32_t Balance_Pwm, Moto1, Moto2;
int32_t Encoder_Left, Encoder_Right;

int Read_Encoder(uint8_t timx)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	4603      	mov	r3, r0
 8005890:	71fb      	strb	r3, [r7, #7]
  int Encoder_TIM;
  switch (timx)
 8005892:	79fb      	ldrb	r3, [r7, #7]
 8005894:	2b02      	cmp	r3, #2
 8005896:	d002      	beq.n	800589e <Read_Encoder+0x16>
 8005898:	2b04      	cmp	r3, #4
 800589a:	d00a      	beq.n	80058b2 <Read_Encoder+0x2a>
 800589c:	e011      	b.n	80058c2 <Read_Encoder+0x3a>
  {
  case 2:
    Encoder_TIM = (short)TIM2->CNT;
 800589e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	b21b      	sxth	r3, r3
 80058a6:	60fb      	str	r3, [r7, #12]
    TIM2->CNT = 0;
 80058a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058ac:	2200      	movs	r2, #0
 80058ae:	625a      	str	r2, [r3, #36]	; 0x24
    break;
 80058b0:	e009      	b.n	80058c6 <Read_Encoder+0x3e>
  case 4:
    Encoder_TIM = (short)TIM4->CNT;
 80058b2:	4b08      	ldr	r3, [pc, #32]	; (80058d4 <Read_Encoder+0x4c>)
 80058b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b6:	b21b      	sxth	r3, r3
 80058b8:	60fb      	str	r3, [r7, #12]
    TIM4->CNT = 0;
 80058ba:	4b06      	ldr	r3, [pc, #24]	; (80058d4 <Read_Encoder+0x4c>)
 80058bc:	2200      	movs	r2, #0
 80058be:	625a      	str	r2, [r3, #36]	; 0x24
    break;
 80058c0:	e001      	b.n	80058c6 <Read_Encoder+0x3e>
  default:
    Encoder_TIM = 0;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
  }
  return Encoder_TIM;
 80058c6:	68fb      	ldr	r3, [r7, #12]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bc80      	pop	{r7}
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40000800 	.word	0x40000800

080058d8 <Get_Angle>:

void Get_Angle(void)
{
 80058d8:	b5b0      	push	{r4, r5, r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
    Gyro_Turn = gyro[2];       //===?
    Acceleration_Z = accel[2]; //===Z???
  }
  else
  {
    Gyro_X = (I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_XOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_XOUT_L);    //Y
 80058de:	2143      	movs	r1, #67	; 0x43
 80058e0:	20d0      	movs	r0, #208	; 0xd0
 80058e2:	f7ff fdd5 	bl	8005490 <I2C_ReadOneByte>
 80058e6:	4603      	mov	r3, r0
 80058e8:	021c      	lsls	r4, r3, #8
 80058ea:	2144      	movs	r1, #68	; 0x44
 80058ec:	20d0      	movs	r0, #208	; 0xd0
 80058ee:	f7ff fdcf 	bl	8005490 <I2C_ReadOneByte>
 80058f2:	4603      	mov	r3, r0
 80058f4:	4423      	add	r3, r4
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7fb fd1a 	bl	8001330 <__aeabi_i2f>
 80058fc:	4603      	mov	r3, r0
 80058fe:	60fb      	str	r3, [r7, #12]
    Gyro_Z = (I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_ZOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_ZOUT_L);    //Z
 8005900:	2147      	movs	r1, #71	; 0x47
 8005902:	20d0      	movs	r0, #208	; 0xd0
 8005904:	f7ff fdc4 	bl	8005490 <I2C_ReadOneByte>
 8005908:	4603      	mov	r3, r0
 800590a:	021c      	lsls	r4, r3, #8
 800590c:	2148      	movs	r1, #72	; 0x48
 800590e:	20d0      	movs	r0, #208	; 0xd0
 8005910:	f7ff fdbe 	bl	8005490 <I2C_ReadOneByte>
 8005914:	4603      	mov	r3, r0
 8005916:	4423      	add	r3, r4
 8005918:	4618      	mov	r0, r3
 800591a:	f7fb fd09 	bl	8001330 <__aeabi_i2f>
 800591e:	4603      	mov	r3, r0
 8005920:	60bb      	str	r3, [r7, #8]
    Accel_Y = (I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_YOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_YOUT_L); //X???
 8005922:	213d      	movs	r1, #61	; 0x3d
 8005924:	20d0      	movs	r0, #208	; 0xd0
 8005926:	f7ff fdb3 	bl	8005490 <I2C_ReadOneByte>
 800592a:	4603      	mov	r3, r0
 800592c:	021c      	lsls	r4, r3, #8
 800592e:	213e      	movs	r1, #62	; 0x3e
 8005930:	20d0      	movs	r0, #208	; 0xd0
 8005932:	f7ff fdad 	bl	8005490 <I2C_ReadOneByte>
 8005936:	4603      	mov	r3, r0
 8005938:	4423      	add	r3, r4
 800593a:	4618      	mov	r0, r3
 800593c:	f7fb fcf8 	bl	8001330 <__aeabi_i2f>
 8005940:	4603      	mov	r3, r0
 8005942:	617b      	str	r3, [r7, #20]
    Accel_Z = (I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_ZOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_ZOUT_L); //Z???
 8005944:	213f      	movs	r1, #63	; 0x3f
 8005946:	20d0      	movs	r0, #208	; 0xd0
 8005948:	f7ff fda2 	bl	8005490 <I2C_ReadOneByte>
 800594c:	4603      	mov	r3, r0
 800594e:	021c      	lsls	r4, r3, #8
 8005950:	2140      	movs	r1, #64	; 0x40
 8005952:	20d0      	movs	r0, #208	; 0xd0
 8005954:	f7ff fd9c 	bl	8005490 <I2C_ReadOneByte>
 8005958:	4603      	mov	r3, r0
 800595a:	4423      	add	r3, r4
 800595c:	4618      	mov	r0, r3
 800595e:	f7fb fce7 	bl	8001330 <__aeabi_i2f>
 8005962:	4603      	mov	r3, r0
 8005964:	613b      	str	r3, [r7, #16]
    if (Gyro_X > 32768)
 8005966:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f7fb fef0 	bl	8001750 <__aeabi_fcmpgt>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d006      	beq.n	8005984 <Get_Angle+0xac>
      Gyro_X -= 65536; //  short
 8005976:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	f7fb fc22 	bl	80011c4 <__aeabi_fsub>
 8005980:	4603      	mov	r3, r0
 8005982:	60fb      	str	r3, [r7, #12]
    if (Gyro_Z > 32768)
 8005984:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8005988:	68b8      	ldr	r0, [r7, #8]
 800598a:	f7fb fee1 	bl	8001750 <__aeabi_fcmpgt>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d006      	beq.n	80059a2 <Get_Angle+0xca>
      Gyro_Z -= 65536; //
 8005994:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8005998:	68b8      	ldr	r0, [r7, #8]
 800599a:	f7fb fc13 	bl	80011c4 <__aeabi_fsub>
 800599e:	4603      	mov	r3, r0
 80059a0:	60bb      	str	r3, [r7, #8]
    if (Accel_Y > 32768)
 80059a2:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80059a6:	6978      	ldr	r0, [r7, #20]
 80059a8:	f7fb fed2 	bl	8001750 <__aeabi_fcmpgt>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d006      	beq.n	80059c0 <Get_Angle+0xe8>
      Accel_Y -= 65536; //
 80059b2:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80059b6:	6978      	ldr	r0, [r7, #20]
 80059b8:	f7fb fc04 	bl	80011c4 <__aeabi_fsub>
 80059bc:	4603      	mov	r3, r0
 80059be:	617b      	str	r3, [r7, #20]
    if (Accel_Z > 32768)
 80059c0:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80059c4:	6938      	ldr	r0, [r7, #16]
 80059c6:	f7fb fec3 	bl	8001750 <__aeabi_fcmpgt>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d006      	beq.n	80059de <Get_Angle+0x106>
      Accel_Z -= 65536; //
 80059d0:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80059d4:	6938      	ldr	r0, [r7, #16]
 80059d6:	f7fb fbf5 	bl	80011c4 <__aeabi_fsub>
 80059da:	4603      	mov	r3, r0
 80059dc:	613b      	str	r3, [r7, #16]
    Gyro_Balance = Gyro_X;
 80059de:	4a28      	ldr	r2, [pc, #160]	; (8005a80 <Get_Angle+0x1a8>)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6013      	str	r3, [r2, #0]
    Accel_Angle = atan2(Accel_Y, Accel_Z) * 180 / PI; //
 80059e4:	6978      	ldr	r0, [r7, #20]
 80059e6:	f7fb f883 	bl	8000af0 <__aeabi_f2d>
 80059ea:	4604      	mov	r4, r0
 80059ec:	460d      	mov	r5, r1
 80059ee:	6938      	ldr	r0, [r7, #16]
 80059f0:	f7fb f87e 	bl	8000af0 <__aeabi_f2d>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4620      	mov	r0, r4
 80059fa:	4629      	mov	r1, r5
 80059fc:	f7fa fc80 	bl	8000300 <atan2>
 8005a00:	f04f 0200 	mov.w	r2, #0
 8005a04:	4b1f      	ldr	r3, [pc, #124]	; (8005a84 <Get_Angle+0x1ac>)
 8005a06:	f7fb f8c7 	bl	8000b98 <__aeabi_dmul>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	460c      	mov	r4, r1
 8005a0e:	4618      	mov	r0, r3
 8005a10:	4621      	mov	r1, r4
 8005a12:	a317      	add	r3, pc, #92	; (adr r3, 8005a70 <Get_Angle+0x198>)
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	f7fb f9e8 	bl	8000dec <__aeabi_ddiv>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	460c      	mov	r4, r1
 8005a20:	4618      	mov	r0, r3
 8005a22:	4621      	mov	r1, r4
 8005a24:	f7fb fb7a 	bl	800111c <__aeabi_d2f>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	607b      	str	r3, [r7, #4]
    Gyro_X = Gyro_X / 16.4;                           //
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f7fb f85f 	bl	8000af0 <__aeabi_f2d>
 8005a32:	a311      	add	r3, pc, #68	; (adr r3, 8005a78 <Get_Angle+0x1a0>)
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	f7fb f9d8 	bl	8000dec <__aeabi_ddiv>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	460c      	mov	r4, r1
 8005a40:	4618      	mov	r0, r3
 8005a42:	4621      	mov	r1, r4
 8005a44:	f7fb fb6a 	bl	800111c <__aeabi_d2f>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	60fb      	str	r3, [r7, #12]
    if (IMU_FILTER_WAY == 2)
      Kalman_Filter(Accel_Angle, Gyro_X);
 8005a4c:	68f9      	ldr	r1, [r7, #12]
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7fc fafa 	bl	8002048 <Kalman_Filter>
    else if (IMU_FILTER_WAY == 3)
      Yijielvbo(Accel_Angle, Gyro_X); //
    Angle_Balance = angle;            //
 8005a54:	4b0c      	ldr	r3, [pc, #48]	; (8005a88 <Get_Angle+0x1b0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a0c      	ldr	r2, [pc, #48]	; (8005a8c <Get_Angle+0x1b4>)
 8005a5a:	6013      	str	r3, [r2, #0]
    Gyro_Turn = Gyro_Z;
 8005a5c:	4a0c      	ldr	r2, [pc, #48]	; (8005a90 <Get_Angle+0x1b8>)
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	6013      	str	r3, [r2, #0]
    Acceleration_Z = Accel_Z;
 8005a62:	4a0c      	ldr	r2, [pc, #48]	; (8005a94 <Get_Angle+0x1bc>)
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	6013      	str	r3, [r2, #0]
  }
}
 8005a68:	bf00      	nop
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8005a70:	54442d18 	.word	0x54442d18
 8005a74:	400921fb 	.word	0x400921fb
 8005a78:	66666666 	.word	0x66666666
 8005a7c:	40306666 	.word	0x40306666
 8005a80:	20001150 	.word	0x20001150
 8005a84:	40668000 	.word	0x40668000
 8005a88:	200010a0 	.word	0x200010a0
 8005a8c:	20001144 	.word	0x20001144
 8005a90:	20001138 	.word	0x20001138
 8005a94:	2000114c 	.word	0x2000114c

08005a98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  static uint16_t div_cnt;
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a31      	ldr	r2, [pc, #196]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d102      	bne.n	8005ab0 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8005aaa:	f000 fd49 	bl	8006540 <HAL_IncTick>
      }

    }
	}
  /* USER CODE END Callback 1 */
}
 8005aae:	e059      	b.n	8005b64 <HAL_TIM_PeriodElapsedCallback+0xcc>
	else if(htim->Instance == TIM1){		
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a2e      	ldr	r2, [pc, #184]	; (8005b70 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d154      	bne.n	8005b64 <HAL_TIM_PeriodElapsedCallback+0xcc>
    if(++div_cnt > 25){
 8005aba:	4b2e      	ldr	r3, [pc, #184]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8005abc:	881b      	ldrh	r3, [r3, #0]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	4b2c      	ldr	r3, [pc, #176]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8005ac4:	801a      	strh	r2, [r3, #0]
 8005ac6:	4b2b      	ldr	r3, [pc, #172]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	2b19      	cmp	r3, #25
 8005acc:	d94a      	bls.n	8005b64 <HAL_TIM_PeriodElapsedCallback+0xcc>
      div_cnt = 0;
 8005ace:	4b29      	ldr	r3, [pc, #164]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	801a      	strh	r2, [r3, #0]
      Encoder_Left = Read_Encoder(2);
 8005ad4:	2002      	movs	r0, #2
 8005ad6:	f7ff fed7 	bl	8005888 <Read_Encoder>
 8005ada:	4602      	mov	r2, r0
 8005adc:	4b26      	ldr	r3, [pc, #152]	; (8005b78 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8005ade:	601a      	str	r2, [r3, #0]
      Encoder_Right = Read_Encoder(4);
 8005ae0:	2004      	movs	r0, #4
 8005ae2:	f7ff fed1 	bl	8005888 <Read_Encoder>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	4b24      	ldr	r3, [pc, #144]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8005aea:	601a      	str	r2, [r3, #0]
      Get_Angle();
 8005aec:	f7ff fef4 	bl	80058d8 <Get_Angle>
      Balance_Pwm = pid_Balance_Velocity(Angle_Balance, Gyro_Balance, Encoder_Left, Encoder_Right);
 8005af0:	4b23      	ldr	r3, [pc, #140]	; (8005b80 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8005af2:	6818      	ldr	r0, [r3, #0]
 8005af4:	4b23      	ldr	r3, [pc, #140]	; (8005b84 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8005af6:	6819      	ldr	r1, [r3, #0]
 8005af8:	4b1f      	ldr	r3, [pc, #124]	; (8005b78 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	4b1f      	ldr	r3, [pc, #124]	; (8005b7c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f7ff fd52 	bl	80055a8 <pid_Balance_Velocity>
 8005b04:	4602      	mov	r2, r0
 8005b06:	4b20      	ldr	r3, [pc, #128]	; (8005b88 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8005b08:	601a      	str	r2, [r3, #0]
      Moto1 = Balance_Pwm;
 8005b0a:	4b1f      	ldr	r3, [pc, #124]	; (8005b88 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a1f      	ldr	r2, [pc, #124]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8005b10:	6013      	str	r3, [r2, #0]
      Moto2 = Balance_Pwm;
 8005b12:	4b1d      	ldr	r3, [pc, #116]	; (8005b88 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1e      	ldr	r2, [pc, #120]	; (8005b90 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8005b18:	6013      	str	r3, [r2, #0]
      if(flag_stop == 0){
 8005b1a:	4b1e      	ldr	r3, [pc, #120]	; (8005b94 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d108      	bne.n	8005b34 <HAL_TIM_PeriodElapsedCallback+0x9c>
        set_Pwm(Moto1, Moto2);
 8005b22:	4b1a      	ldr	r3, [pc, #104]	; (8005b8c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	4b1a      	ldr	r3, [pc, #104]	; (8005b90 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	4610      	mov	r0, r2
 8005b2e:	f7ff fccd 	bl	80054cc <set_Pwm>
}
 8005b32:	e017      	b.n	8005b64 <HAL_TIM_PeriodElapsedCallback+0xcc>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);   //AIN1
 8005b34:	2200      	movs	r2, #0
 8005b36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b3a:	4817      	ldr	r0, [pc, #92]	; (8005b98 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005b3c:	f001 fde7 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); //AIN2
 8005b40:	2200      	movs	r2, #0
 8005b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b46:	4814      	ldr	r0, [pc, #80]	; (8005b98 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005b48:	f001 fde1 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); //BIN2
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005b52:	4811      	ldr	r0, [pc, #68]	; (8005b98 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005b54:	f001 fddb 	bl	800770e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);   //BIN1
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b5e:	480e      	ldr	r0, [pc, #56]	; (8005b98 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005b60:	f001 fdd5 	bl	800770e <HAL_GPIO_WritePin>
}
 8005b64:	bf00      	nop
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40000400 	.word	0x40000400
 8005b70:	40012c00 	.word	0x40012c00
 8005b74:	2000030c 	.word	0x2000030c
 8005b78:	20001148 	.word	0x20001148
 8005b7c:	2000113c 	.word	0x2000113c
 8005b80:	20001144 	.word	0x20001144
 8005b84:	20001150 	.word	0x20001150
 8005b88:	20001154 	.word	0x20001154
 8005b8c:	20001134 	.word	0x20001134
 8005b90:	20001140 	.word	0x20001140
 8005b94:	2000005c 	.word	0x2000005c
 8005b98:	40010c00 	.word	0x40010c00

08005b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005ba0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005ba2:	e7fe      	b.n	8005ba2 <Error_Handler+0x6>

08005ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005baa:	4a18      	ldr	r2, [pc, #96]	; (8005c0c <HAL_MspInit+0x68>)
 8005bac:	4b17      	ldr	r3, [pc, #92]	; (8005c0c <HAL_MspInit+0x68>)
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	f043 0301 	orr.w	r3, r3, #1
 8005bb4:	6193      	str	r3, [r2, #24]
 8005bb6:	4b15      	ldr	r3, [pc, #84]	; (8005c0c <HAL_MspInit+0x68>)
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	60bb      	str	r3, [r7, #8]
 8005bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bc2:	4a12      	ldr	r2, [pc, #72]	; (8005c0c <HAL_MspInit+0x68>)
 8005bc4:	4b11      	ldr	r3, [pc, #68]	; (8005c0c <HAL_MspInit+0x68>)
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bcc:	61d3      	str	r3, [r2, #28]
 8005bce:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <HAL_MspInit+0x68>)
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bd6:	607b      	str	r3, [r7, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005bda:	2200      	movs	r2, #0
 8005bdc:	210f      	movs	r1, #15
 8005bde:	f06f 0001 	mvn.w	r0, #1
 8005be2:	f001 f9d6 	bl	8006f92 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005be6:	4b0a      	ldr	r3, [pc, #40]	; (8005c10 <HAL_MspInit+0x6c>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005bfa:	60fb      	str	r3, [r7, #12]
 8005bfc:	4a04      	ldr	r2, [pc, #16]	; (8005c10 <HAL_MspInit+0x6c>)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c02:	bf00      	nop
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	40010000 	.word	0x40010000

08005c14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08c      	sub	sp, #48	; 0x30
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005c20:	2300      	movs	r3, #0
 8005c22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8005c24:	2200      	movs	r2, #0
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	201d      	movs	r0, #29
 8005c2a:	f001 f9b2 	bl	8006f92 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005c2e:	201d      	movs	r0, #29
 8005c30:	f001 f9cb 	bl	8006fca <HAL_NVIC_EnableIRQ>

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8005c34:	4a1f      	ldr	r2, [pc, #124]	; (8005cb4 <HAL_InitTick+0xa0>)
 8005c36:	4b1f      	ldr	r3, [pc, #124]	; (8005cb4 <HAL_InitTick+0xa0>)
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	f043 0302 	orr.w	r3, r3, #2
 8005c3e:	61d3      	str	r3, [r2, #28]
 8005c40:	4b1c      	ldr	r3, [pc, #112]	; (8005cb4 <HAL_InitTick+0xa0>)
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	60fb      	str	r3, [r7, #12]
 8005c4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005c4c:	f107 0210 	add.w	r2, r7, #16
 8005c50:	f107 0314 	add.w	r3, r7, #20
 8005c54:	4611      	mov	r1, r2
 8005c56:	4618      	mov	r0, r3
 8005c58:	f003 f974 	bl	8008f44 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005c5c:	f003 f94a 	bl	8008ef4 <HAL_RCC_GetPCLK1Freq>
 8005c60:	4603      	mov	r3, r0
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c68:	4a13      	ldr	r2, [pc, #76]	; (8005cb8 <HAL_InitTick+0xa4>)
 8005c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6e:	0c9b      	lsrs	r3, r3, #18
 8005c70:	3b01      	subs	r3, #1
 8005c72:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8005c74:	4b11      	ldr	r3, [pc, #68]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c76:	4a12      	ldr	r2, [pc, #72]	; (8005cc0 <HAL_InitTick+0xac>)
 8005c78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8005c7a:	4b10      	ldr	r3, [pc, #64]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005c80:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8005c82:	4a0e      	ldr	r2, [pc, #56]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c86:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8005c88:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c8e:	4b0b      	ldr	r3, [pc, #44]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8005c94:	4809      	ldr	r0, [pc, #36]	; (8005cbc <HAL_InitTick+0xa8>)
 8005c96:	f003 fb15 	bl	80092c4 <HAL_TIM_Base_Init>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d104      	bne.n	8005caa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8005ca0:	4806      	ldr	r0, [pc, #24]	; (8005cbc <HAL_InitTick+0xa8>)
 8005ca2:	f003 fb5f 	bl	8009364 <HAL_TIM_Base_Start_IT>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	e000      	b.n	8005cac <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3730      	adds	r7, #48	; 0x30
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	40021000 	.word	0x40021000
 8005cb8:	431bde83 	.word	0x431bde83
 8005cbc:	20001158 	.word	0x20001158
 8005cc0:	40000400 	.word	0x40000400

08005cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005cc8:	e7fe      	b.n	8005cc8 <NMI_Handler+0x4>

08005cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cce:	e7fe      	b.n	8005cce <HardFault_Handler+0x4>

08005cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005cd4:	e7fe      	b.n	8005cd4 <MemManage_Handler+0x4>

08005cd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005cda:	e7fe      	b.n	8005cda <BusFault_Handler+0x4>

08005cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ce0:	e7fe      	b.n	8005ce0 <UsageFault_Handler+0x4>

08005ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005ce6:	bf00      	nop
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bc80      	pop	{r7}
 8005cec:	4770      	bx	lr
	...

08005cf0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005cf4:	4802      	ldr	r0, [pc, #8]	; (8005d00 <DMA1_Channel4_IRQHandler+0x10>)
 8005cf6:	f001 fa87 	bl	8007208 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005cfa:	bf00      	nop
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	200012bc 	.word	0x200012bc

08005d04 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005d08:	4802      	ldr	r0, [pc, #8]	; (8005d14 <DMA1_Channel5_IRQHandler+0x10>)
 8005d0a:	f001 fa7d 	bl	8007208 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005d0e:	bf00      	nop
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20001300 	.word	0x20001300

08005d18 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005d1c:	4802      	ldr	r0, [pc, #8]	; (8005d28 <TIM1_UP_IRQHandler+0x10>)
 8005d1e:	f003 fd9c 	bl	800985a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8005d22:	bf00      	nop
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	200011e8 	.word	0x200011e8

08005d2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005d30:	4802      	ldr	r0, [pc, #8]	; (8005d3c <TIM3_IRQHandler+0x10>)
 8005d32:	f003 fd92 	bl	800985a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005d36:	bf00      	nop
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20001158 	.word	0x20001158

08005d40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005d44:	4802      	ldr	r0, [pc, #8]	; (8005d50 <USART1_IRQHandler+0x10>)
 8005d46:	f004 fbdd 	bl	800a504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005d4a:	bf00      	nop
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	20001344 	.word	0x20001344

08005d54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005d54:	b480      	push	{r7}
 8005d56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005d58:	bf00      	nop
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bc80      	pop	{r7}
 8005d5e:	4770      	bx	lr

08005d60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b096      	sub	sp, #88	; 0x58
 8005d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	605a      	str	r2, [r3, #4]
 8005d70:	609a      	str	r2, [r3, #8]
 8005d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d82:	2200      	movs	r2, #0
 8005d84:	601a      	str	r2, [r3, #0]
 8005d86:	605a      	str	r2, [r3, #4]
 8005d88:	609a      	str	r2, [r3, #8]
 8005d8a:	60da      	str	r2, [r3, #12]
 8005d8c:	611a      	str	r2, [r3, #16]
 8005d8e:	615a      	str	r2, [r3, #20]
 8005d90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005d92:	1d3b      	adds	r3, r7, #4
 8005d94:	2220      	movs	r2, #32
 8005d96:	2100      	movs	r1, #0
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fa fa63 	bl	8000264 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005d9e:	4b44      	ldr	r3, [pc, #272]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005da0:	4a44      	ldr	r2, [pc, #272]	; (8005eb4 <MX_TIM1_Init+0x154>)
 8005da2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005da4:	4b42      	ldr	r3, [pc, #264]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005daa:	4b41      	ldr	r3, [pc, #260]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8005db0:	4b3f      	ldr	r3, [pc, #252]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005db2:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8005db6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005db8:	4b3d      	ldr	r3, [pc, #244]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005dbe:	4b3c      	ldr	r3, [pc, #240]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dc4:	4b3a      	ldr	r3, [pc, #232]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005dc6:	2280      	movs	r2, #128	; 0x80
 8005dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005dca:	4839      	ldr	r0, [pc, #228]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005dcc:	f003 fa7a 	bl	80092c4 <HAL_TIM_Base_Init>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8005dd6:	f7ff fee1 	bl	8005b9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005dda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dde:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005de0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005de4:	4619      	mov	r1, r3
 8005de6:	4832      	ldr	r0, [pc, #200]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005de8:	f003 fefe 	bl	8009be8 <HAL_TIM_ConfigClockSource>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8005df2:	f7ff fed3 	bl	8005b9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005df6:	482e      	ldr	r0, [pc, #184]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005df8:	f003 fb06 	bl	8009408 <HAL_TIM_PWM_Init>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8005e02:	f7ff fecb 	bl	8005b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e06:	2300      	movs	r3, #0
 8005e08:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005e12:	4619      	mov	r1, r3
 8005e14:	4826      	ldr	r0, [pc, #152]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005e16:	f004 fa67 	bl	800a2e8 <HAL_TIMEx_MasterConfigSynchronization>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8005e20:	f7ff febc 	bl	8005b9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e24:	2360      	movs	r3, #96	; 0x60
 8005e26:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005e30:	2300      	movs	r3, #0
 8005e32:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e34:	2300      	movs	r3, #0
 8005e36:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e44:	2200      	movs	r2, #0
 8005e46:	4619      	mov	r1, r3
 8005e48:	4819      	ldr	r0, [pc, #100]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005e4a:	f003 fe0f 	bl	8009a6c <HAL_TIM_PWM_ConfigChannel>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8005e54:	f7ff fea2 	bl	8005b9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e5c:	220c      	movs	r2, #12
 8005e5e:	4619      	mov	r1, r3
 8005e60:	4813      	ldr	r0, [pc, #76]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005e62:	f003 fe03 	bl	8009a6c <HAL_TIM_PWM_ConfigChannel>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8005e6c:	f7ff fe96 	bl	8005b9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e70:	2300      	movs	r3, #0
 8005e72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005e74:	2300      	movs	r3, #0
 8005e76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005e84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005e8e:	1d3b      	adds	r3, r7, #4
 8005e90:	4619      	mov	r1, r3
 8005e92:	4807      	ldr	r0, [pc, #28]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005e94:	f004 fa86 	bl	800a3a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8005e9e:	f7ff fe7d 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005ea2:	4803      	ldr	r0, [pc, #12]	; (8005eb0 <MX_TIM1_Init+0x150>)
 8005ea4:	f000 f940 	bl	8006128 <HAL_TIM_MspPostInit>

}
 8005ea8:	bf00      	nop
 8005eaa:	3758      	adds	r7, #88	; 0x58
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	200011e8 	.word	0x200011e8
 8005eb4:	40012c00 	.word	0x40012c00

08005eb8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b08c      	sub	sp, #48	; 0x30
 8005ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005ebe:	f107 030c 	add.w	r3, r7, #12
 8005ec2:	2224      	movs	r2, #36	; 0x24
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fa f9cc 	bl	8000264 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ecc:	1d3b      	adds	r3, r7, #4
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
 8005ed2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005ed4:	4b21      	ldr	r3, [pc, #132]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005ed6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005eda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005edc:	4b1f      	ldr	r3, [pc, #124]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005ede:	2200      	movs	r2, #0
 8005ee0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ee2:	4b1e      	ldr	r3, [pc, #120]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005ee8:	4b1c      	ldr	r3, [pc, #112]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005eea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005eee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ef0:	4b1a      	ldr	r3, [pc, #104]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ef6:	4b19      	ldr	r3, [pc, #100]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005efc:	2303      	movs	r3, #3
 8005efe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005f00:	2300      	movs	r3, #0
 8005f02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005f04:	2301      	movs	r3, #1
 8005f06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005f10:	2300      	movs	r3, #0
 8005f12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005f14:	2301      	movs	r3, #1
 8005f16:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005f20:	f107 030c 	add.w	r3, r7, #12
 8005f24:	4619      	mov	r1, r3
 8005f26:	480d      	ldr	r0, [pc, #52]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005f28:	f003 fb68 	bl	80095fc <HAL_TIM_Encoder_Init>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8005f32:	f7ff fe33 	bl	8005b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f36:	2300      	movs	r3, #0
 8005f38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f3e:	1d3b      	adds	r3, r7, #4
 8005f40:	4619      	mov	r1, r3
 8005f42:	4806      	ldr	r0, [pc, #24]	; (8005f5c <MX_TIM2_Init+0xa4>)
 8005f44:	f004 f9d0 	bl	800a2e8 <HAL_TIMEx_MasterConfigSynchronization>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005f4e:	f7ff fe25 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005f52:	bf00      	nop
 8005f54:	3730      	adds	r7, #48	; 0x30
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20001230 	.word	0x20001230

08005f60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08c      	sub	sp, #48	; 0x30
 8005f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005f66:	f107 030c 	add.w	r3, r7, #12
 8005f6a:	2224      	movs	r2, #36	; 0x24
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7fa f978 	bl	8000264 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f74:	1d3b      	adds	r3, r7, #4
 8005f76:	2200      	movs	r2, #0
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005f7c:	4b20      	ldr	r3, [pc, #128]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f7e:	4a21      	ldr	r2, [pc, #132]	; (8006004 <MX_TIM4_Init+0xa4>)
 8005f80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005f82:	4b1f      	ldr	r3, [pc, #124]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f88:	4b1d      	ldr	r3, [pc, #116]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005f8e:	4b1c      	ldr	r3, [pc, #112]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f94:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f96:	4b1a      	ldr	r3, [pc, #104]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f9c:	4b18      	ldr	r3, [pc, #96]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005faa:	2301      	movs	r3, #1
 8005fac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8005fb2:	230f      	movs	r3, #15
 8005fb4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8005fc2:	230f      	movs	r3, #15
 8005fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005fc6:	f107 030c 	add.w	r3, r7, #12
 8005fca:	4619      	mov	r1, r3
 8005fcc:	480c      	ldr	r0, [pc, #48]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005fce:	f003 fb15 	bl	80095fc <HAL_TIM_Encoder_Init>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8005fd8:	f7ff fde0 	bl	8005b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005fe4:	1d3b      	adds	r3, r7, #4
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	4805      	ldr	r0, [pc, #20]	; (8006000 <MX_TIM4_Init+0xa0>)
 8005fea:	f004 f97d 	bl	800a2e8 <HAL_TIMEx_MasterConfigSynchronization>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8005ff4:	f7ff fdd2 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005ff8:	bf00      	nop
 8005ffa:	3730      	adds	r7, #48	; 0x30
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	200011a0 	.word	0x200011a0
 8006004:	40000800 	.word	0x40000800

08006008 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a0d      	ldr	r2, [pc, #52]	; (800604c <HAL_TIM_Base_MspInit+0x44>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d113      	bne.n	8006042 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800601a:	4a0d      	ldr	r2, [pc, #52]	; (8006050 <HAL_TIM_Base_MspInit+0x48>)
 800601c:	4b0c      	ldr	r3, [pc, #48]	; (8006050 <HAL_TIM_Base_MspInit+0x48>)
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006024:	6193      	str	r3, [r2, #24]
 8006026:	4b0a      	ldr	r3, [pc, #40]	; (8006050 <HAL_TIM_Base_MspInit+0x48>)
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8006032:	2200      	movs	r2, #0
 8006034:	2105      	movs	r1, #5
 8006036:	2019      	movs	r0, #25
 8006038:	f000 ffab 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800603c:	2019      	movs	r0, #25
 800603e:	f000 ffc4 	bl	8006fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006042:	bf00      	nop
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	40012c00 	.word	0x40012c00
 8006050:	40021000 	.word	0x40021000

08006054 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b08a      	sub	sp, #40	; 0x28
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800605c:	f107 0318 	add.w	r3, r7, #24
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	605a      	str	r2, [r3, #4]
 8006066:	609a      	str	r2, [r3, #8]
 8006068:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006072:	d124      	bne.n	80060be <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006074:	4a28      	ldr	r2, [pc, #160]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006076:	4b28      	ldr	r3, [pc, #160]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	61d3      	str	r3, [r2, #28]
 8006080:	4b25      	ldr	r3, [pc, #148]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800608c:	4a22      	ldr	r2, [pc, #136]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 800608e:	4b22      	ldr	r3, [pc, #136]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f043 0304 	orr.w	r3, r3, #4
 8006096:	6193      	str	r3, [r2, #24]
 8006098:	4b1f      	ldr	r3, [pc, #124]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	f003 0304 	and.w	r3, r3, #4
 80060a0:	613b      	str	r3, [r7, #16]
 80060a2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80060a4:	2303      	movs	r3, #3
 80060a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ac:	2300      	movs	r3, #0
 80060ae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060b0:	f107 0318 	add.w	r3, r7, #24
 80060b4:	4619      	mov	r1, r3
 80060b6:	4819      	ldr	r0, [pc, #100]	; (800611c <HAL_TIM_Encoder_MspInit+0xc8>)
 80060b8:	f001 f9b8 	bl	800742c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80060bc:	e028      	b.n	8006110 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a17      	ldr	r2, [pc, #92]	; (8006120 <HAL_TIM_Encoder_MspInit+0xcc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d123      	bne.n	8006110 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80060c8:	4a13      	ldr	r2, [pc, #76]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060ca:	4b13      	ldr	r3, [pc, #76]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	f043 0304 	orr.w	r3, r3, #4
 80060d2:	61d3      	str	r3, [r2, #28]
 80060d4:	4b10      	ldr	r3, [pc, #64]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060d6:	69db      	ldr	r3, [r3, #28]
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060e0:	4a0d      	ldr	r2, [pc, #52]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060e2:	4b0d      	ldr	r3, [pc, #52]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	f043 0308 	orr.w	r3, r3, #8
 80060ea:	6193      	str	r3, [r2, #24]
 80060ec:	4b0a      	ldr	r3, [pc, #40]	; (8006118 <HAL_TIM_Encoder_MspInit+0xc4>)
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	f003 0308 	and.w	r3, r3, #8
 80060f4:	60bb      	str	r3, [r7, #8]
 80060f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80060f8:	23c0      	movs	r3, #192	; 0xc0
 80060fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060fc:	2300      	movs	r3, #0
 80060fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006100:	2300      	movs	r3, #0
 8006102:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006104:	f107 0318 	add.w	r3, r7, #24
 8006108:	4619      	mov	r1, r3
 800610a:	4806      	ldr	r0, [pc, #24]	; (8006124 <HAL_TIM_Encoder_MspInit+0xd0>)
 800610c:	f001 f98e 	bl	800742c <HAL_GPIO_Init>
}
 8006110:	bf00      	nop
 8006112:	3728      	adds	r7, #40	; 0x28
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40021000 	.word	0x40021000
 800611c:	40010800 	.word	0x40010800
 8006120:	40000800 	.word	0x40000800
 8006124:	40010c00 	.word	0x40010c00

08006128 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b088      	sub	sp, #32
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006130:	f107 0310 	add.w	r3, r7, #16
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	605a      	str	r2, [r3, #4]
 800613a:	609a      	str	r2, [r3, #8]
 800613c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a10      	ldr	r2, [pc, #64]	; (8006184 <HAL_TIM_MspPostInit+0x5c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d118      	bne.n	800617a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006148:	4a0f      	ldr	r2, [pc, #60]	; (8006188 <HAL_TIM_MspPostInit+0x60>)
 800614a:	4b0f      	ldr	r3, [pc, #60]	; (8006188 <HAL_TIM_MspPostInit+0x60>)
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	f043 0304 	orr.w	r3, r3, #4
 8006152:	6193      	str	r3, [r2, #24]
 8006154:	4b0c      	ldr	r3, [pc, #48]	; (8006188 <HAL_TIM_MspPostInit+0x60>)
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	f003 0304 	and.w	r3, r3, #4
 800615c:	60fb      	str	r3, [r7, #12]
 800615e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8006160:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8006164:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006166:	2302      	movs	r3, #2
 8006168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800616a:	2302      	movs	r3, #2
 800616c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800616e:	f107 0310 	add.w	r3, r7, #16
 8006172:	4619      	mov	r1, r3
 8006174:	4805      	ldr	r0, [pc, #20]	; (800618c <HAL_TIM_MspPostInit+0x64>)
 8006176:	f001 f959 	bl	800742c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800617a:	bf00      	nop
 800617c:	3720      	adds	r7, #32
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40021000 	.word	0x40021000
 800618c:	40010800 	.word	0x40010800

08006190 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006194:	4b11      	ldr	r3, [pc, #68]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 8006196:	4a12      	ldr	r2, [pc, #72]	; (80061e0 <MX_USART1_UART_Init+0x50>)
 8006198:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800619a:	4b10      	ldr	r3, [pc, #64]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 800619c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80061a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80061a2:	4b0e      	ldr	r3, [pc, #56]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80061a8:	4b0c      	ldr	r3, [pc, #48]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80061ae:	4b0b      	ldr	r3, [pc, #44]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80061b4:	4b09      	ldr	r3, [pc, #36]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061b6:	220c      	movs	r2, #12
 80061b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061ba:	4b08      	ldr	r3, [pc, #32]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061bc:	2200      	movs	r2, #0
 80061be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80061c0:	4b06      	ldr	r3, [pc, #24]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80061c6:	4805      	ldr	r0, [pc, #20]	; (80061dc <MX_USART1_UART_Init+0x4c>)
 80061c8:	f004 f94f 	bl	800a46a <HAL_UART_Init>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80061d2:	f7ff fce3 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80061d6:	bf00      	nop
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	20001344 	.word	0x20001344
 80061e0:	40013800 	.word	0x40013800

080061e4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80061e8:	4b11      	ldr	r3, [pc, #68]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 80061ea:	4a12      	ldr	r2, [pc, #72]	; (8006234 <MX_USART2_UART_Init+0x50>)
 80061ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80061ee:	4b10      	ldr	r3, [pc, #64]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 80061f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80061f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80061f6:	4b0e      	ldr	r3, [pc, #56]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80061fc:	4b0c      	ldr	r3, [pc, #48]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 80061fe:	2200      	movs	r2, #0
 8006200:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006202:	4b0b      	ldr	r3, [pc, #44]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 8006204:	2200      	movs	r2, #0
 8006206:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006208:	4b09      	ldr	r3, [pc, #36]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 800620a:	220c      	movs	r2, #12
 800620c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800620e:	4b08      	ldr	r3, [pc, #32]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 8006210:	2200      	movs	r2, #0
 8006212:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006214:	4b06      	ldr	r3, [pc, #24]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 8006216:	2200      	movs	r2, #0
 8006218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800621a:	4805      	ldr	r0, [pc, #20]	; (8006230 <MX_USART2_UART_Init+0x4c>)
 800621c:	f004 f925 	bl	800a46a <HAL_UART_Init>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006226:	f7ff fcb9 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800622a:	bf00      	nop
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20001388 	.word	0x20001388
 8006234:	40004400 	.word	0x40004400

08006238 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800623c:	4b11      	ldr	r3, [pc, #68]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 800623e:	4a12      	ldr	r2, [pc, #72]	; (8006288 <MX_USART3_UART_Init+0x50>)
 8006240:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006242:	4b10      	ldr	r3, [pc, #64]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 8006244:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006248:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800624a:	4b0e      	ldr	r3, [pc, #56]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 800624c:	2200      	movs	r2, #0
 800624e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006250:	4b0c      	ldr	r3, [pc, #48]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 8006252:	2200      	movs	r2, #0
 8006254:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006256:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 8006258:	2200      	movs	r2, #0
 800625a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800625c:	4b09      	ldr	r3, [pc, #36]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 800625e:	220c      	movs	r2, #12
 8006260:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006262:	4b08      	ldr	r3, [pc, #32]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 8006264:	2200      	movs	r2, #0
 8006266:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006268:	4b06      	ldr	r3, [pc, #24]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 800626a:	2200      	movs	r2, #0
 800626c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800626e:	4805      	ldr	r0, [pc, #20]	; (8006284 <MX_USART3_UART_Init+0x4c>)
 8006270:	f004 f8fb 	bl	800a46a <HAL_UART_Init>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800627a:	f7ff fc8f 	bl	8005b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800627e:	bf00      	nop
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20001278 	.word	0x20001278
 8006288:	40004800 	.word	0x40004800

0800628c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b08c      	sub	sp, #48	; 0x30
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006294:	f107 0320 	add.w	r3, r7, #32
 8006298:	2200      	movs	r2, #0
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	605a      	str	r2, [r3, #4]
 800629e:	609a      	str	r2, [r3, #8]
 80062a0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a7e      	ldr	r2, [pc, #504]	; (80064a0 <HAL_UART_MspInit+0x214>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	f040 8087 	bne.w	80063bc <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80062ae:	4a7d      	ldr	r2, [pc, #500]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062b0:	4b7c      	ldr	r3, [pc, #496]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062b8:	6193      	str	r3, [r2, #24]
 80062ba:	4b7a      	ldr	r3, [pc, #488]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062c2:	61fb      	str	r3, [r7, #28]
 80062c4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062c6:	4a77      	ldr	r2, [pc, #476]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062c8:	4b76      	ldr	r3, [pc, #472]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f043 0304 	orr.w	r3, r3, #4
 80062d0:	6193      	str	r3, [r2, #24]
 80062d2:	4b74      	ldr	r3, [pc, #464]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	f003 0304 	and.w	r3, r3, #4
 80062da:	61bb      	str	r3, [r7, #24]
 80062dc:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80062de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062e4:	2302      	movs	r3, #2
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80062e8:	2303      	movs	r3, #3
 80062ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062ec:	f107 0320 	add.w	r3, r7, #32
 80062f0:	4619      	mov	r1, r3
 80062f2:	486d      	ldr	r0, [pc, #436]	; (80064a8 <HAL_UART_MspInit+0x21c>)
 80062f4:	f001 f89a 	bl	800742c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80062f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80062fe:	2300      	movs	r3, #0
 8006300:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006302:	2300      	movs	r3, #0
 8006304:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006306:	f107 0320 	add.w	r3, r7, #32
 800630a:	4619      	mov	r1, r3
 800630c:	4866      	ldr	r0, [pc, #408]	; (80064a8 <HAL_UART_MspInit+0x21c>)
 800630e:	f001 f88d 	bl	800742c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8006312:	4b66      	ldr	r3, [pc, #408]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006314:	4a66      	ldr	r2, [pc, #408]	; (80064b0 <HAL_UART_MspInit+0x224>)
 8006316:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006318:	4b64      	ldr	r3, [pc, #400]	; (80064ac <HAL_UART_MspInit+0x220>)
 800631a:	2200      	movs	r2, #0
 800631c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800631e:	4b63      	ldr	r3, [pc, #396]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006320:	2200      	movs	r2, #0
 8006322:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006324:	4b61      	ldr	r3, [pc, #388]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006326:	2280      	movs	r2, #128	; 0x80
 8006328:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800632a:	4b60      	ldr	r3, [pc, #384]	; (80064ac <HAL_UART_MspInit+0x220>)
 800632c:	2200      	movs	r2, #0
 800632e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006330:	4b5e      	ldr	r3, [pc, #376]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006332:	2200      	movs	r2, #0
 8006334:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8006336:	4b5d      	ldr	r3, [pc, #372]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006338:	2200      	movs	r2, #0
 800633a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800633c:	4b5b      	ldr	r3, [pc, #364]	; (80064ac <HAL_UART_MspInit+0x220>)
 800633e:	2200      	movs	r2, #0
 8006340:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006342:	485a      	ldr	r0, [pc, #360]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006344:	f000 fe50 	bl	8006fe8 <HAL_DMA_Init>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800634e:	f7ff fc25 	bl	8005b9c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a55      	ldr	r2, [pc, #340]	; (80064ac <HAL_UART_MspInit+0x220>)
 8006356:	639a      	str	r2, [r3, #56]	; 0x38
 8006358:	4a54      	ldr	r2, [pc, #336]	; (80064ac <HAL_UART_MspInit+0x220>)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800635e:	4b55      	ldr	r3, [pc, #340]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006360:	4a55      	ldr	r2, [pc, #340]	; (80064b8 <HAL_UART_MspInit+0x22c>)
 8006362:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006364:	4b53      	ldr	r3, [pc, #332]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006366:	2210      	movs	r2, #16
 8006368:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800636a:	4b52      	ldr	r3, [pc, #328]	; (80064b4 <HAL_UART_MspInit+0x228>)
 800636c:	2200      	movs	r2, #0
 800636e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006370:	4b50      	ldr	r3, [pc, #320]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006372:	2280      	movs	r2, #128	; 0x80
 8006374:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006376:	4b4f      	ldr	r3, [pc, #316]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006378:	2200      	movs	r2, #0
 800637a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800637c:	4b4d      	ldr	r3, [pc, #308]	; (80064b4 <HAL_UART_MspInit+0x228>)
 800637e:	2200      	movs	r2, #0
 8006380:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8006382:	4b4c      	ldr	r3, [pc, #304]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006384:	2200      	movs	r2, #0
 8006386:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006388:	4b4a      	ldr	r3, [pc, #296]	; (80064b4 <HAL_UART_MspInit+0x228>)
 800638a:	2200      	movs	r2, #0
 800638c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800638e:	4849      	ldr	r0, [pc, #292]	; (80064b4 <HAL_UART_MspInit+0x228>)
 8006390:	f000 fe2a 	bl	8006fe8 <HAL_DMA_Init>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d001      	beq.n	800639e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800639a:	f7ff fbff 	bl	8005b9c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a44      	ldr	r2, [pc, #272]	; (80064b4 <HAL_UART_MspInit+0x228>)
 80063a2:	635a      	str	r2, [r3, #52]	; 0x34
 80063a4:	4a43      	ldr	r2, [pc, #268]	; (80064b4 <HAL_UART_MspInit+0x228>)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80063aa:	2200      	movs	r2, #0
 80063ac:	2105      	movs	r1, #5
 80063ae:	2025      	movs	r0, #37	; 0x25
 80063b0:	f000 fdef 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80063b4:	2025      	movs	r0, #37	; 0x25
 80063b6:	f000 fe08 	bl	8006fca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80063ba:	e06c      	b.n	8006496 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART2)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a3e      	ldr	r2, [pc, #248]	; (80064bc <HAL_UART_MspInit+0x230>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d130      	bne.n	8006428 <HAL_UART_MspInit+0x19c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80063c6:	4a37      	ldr	r2, [pc, #220]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063c8:	4b36      	ldr	r3, [pc, #216]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063ca:	69db      	ldr	r3, [r3, #28]
 80063cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063d0:	61d3      	str	r3, [r2, #28]
 80063d2:	4b34      	ldr	r3, [pc, #208]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063d4:	69db      	ldr	r3, [r3, #28]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063de:	4a31      	ldr	r2, [pc, #196]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063e0:	4b30      	ldr	r3, [pc, #192]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	f043 0304 	orr.w	r3, r3, #4
 80063e8:	6193      	str	r3, [r2, #24]
 80063ea:	4b2e      	ldr	r3, [pc, #184]	; (80064a4 <HAL_UART_MspInit+0x218>)
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	613b      	str	r3, [r7, #16]
 80063f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80063f6:	2304      	movs	r3, #4
 80063f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063fa:	2302      	movs	r3, #2
 80063fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80063fe:	2303      	movs	r3, #3
 8006400:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006402:	f107 0320 	add.w	r3, r7, #32
 8006406:	4619      	mov	r1, r3
 8006408:	4827      	ldr	r0, [pc, #156]	; (80064a8 <HAL_UART_MspInit+0x21c>)
 800640a:	f001 f80f 	bl	800742c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800640e:	2308      	movs	r3, #8
 8006410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006412:	2300      	movs	r3, #0
 8006414:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006416:	2300      	movs	r3, #0
 8006418:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800641a:	f107 0320 	add.w	r3, r7, #32
 800641e:	4619      	mov	r1, r3
 8006420:	4821      	ldr	r0, [pc, #132]	; (80064a8 <HAL_UART_MspInit+0x21c>)
 8006422:	f001 f803 	bl	800742c <HAL_GPIO_Init>
}
 8006426:	e036      	b.n	8006496 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART3)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a24      	ldr	r2, [pc, #144]	; (80064c0 <HAL_UART_MspInit+0x234>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d131      	bne.n	8006496 <HAL_UART_MspInit+0x20a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006432:	4a1c      	ldr	r2, [pc, #112]	; (80064a4 <HAL_UART_MspInit+0x218>)
 8006434:	4b1b      	ldr	r3, [pc, #108]	; (80064a4 <HAL_UART_MspInit+0x218>)
 8006436:	69db      	ldr	r3, [r3, #28]
 8006438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800643c:	61d3      	str	r3, [r2, #28]
 800643e:	4b19      	ldr	r3, [pc, #100]	; (80064a4 <HAL_UART_MspInit+0x218>)
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800644a:	4a16      	ldr	r2, [pc, #88]	; (80064a4 <HAL_UART_MspInit+0x218>)
 800644c:	4b15      	ldr	r3, [pc, #84]	; (80064a4 <HAL_UART_MspInit+0x218>)
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	f043 0308 	orr.w	r3, r3, #8
 8006454:	6193      	str	r3, [r2, #24]
 8006456:	4b13      	ldr	r3, [pc, #76]	; (80064a4 <HAL_UART_MspInit+0x218>)
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	f003 0308 	and.w	r3, r3, #8
 800645e:	60bb      	str	r3, [r7, #8]
 8006460:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006468:	2302      	movs	r3, #2
 800646a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800646c:	2303      	movs	r3, #3
 800646e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006470:	f107 0320 	add.w	r3, r7, #32
 8006474:	4619      	mov	r1, r3
 8006476:	4813      	ldr	r0, [pc, #76]	; (80064c4 <HAL_UART_MspInit+0x238>)
 8006478:	f000 ffd8 	bl	800742c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800647c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006482:	2300      	movs	r3, #0
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006486:	2300      	movs	r3, #0
 8006488:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800648a:	f107 0320 	add.w	r3, r7, #32
 800648e:	4619      	mov	r1, r3
 8006490:	480c      	ldr	r0, [pc, #48]	; (80064c4 <HAL_UART_MspInit+0x238>)
 8006492:	f000 ffcb 	bl	800742c <HAL_GPIO_Init>
}
 8006496:	bf00      	nop
 8006498:	3730      	adds	r7, #48	; 0x30
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	40013800 	.word	0x40013800
 80064a4:	40021000 	.word	0x40021000
 80064a8:	40010800 	.word	0x40010800
 80064ac:	20001300 	.word	0x20001300
 80064b0:	40020058 	.word	0x40020058
 80064b4:	200012bc 	.word	0x200012bc
 80064b8:	40020044 	.word	0x40020044
 80064bc:	40004400 	.word	0x40004400
 80064c0:	40004800 	.word	0x40004800
 80064c4:	40010c00 	.word	0x40010c00

080064c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80064c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80064ca:	e003      	b.n	80064d4 <LoopCopyDataInit>

080064cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80064cc:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80064ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80064d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80064d2:	3104      	adds	r1, #4

080064d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80064d4:	480a      	ldr	r0, [pc, #40]	; (8006500 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80064d6:	4b0b      	ldr	r3, [pc, #44]	; (8006504 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80064d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80064da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80064dc:	d3f6      	bcc.n	80064cc <CopyDataInit>
  ldr r2, =_sbss
 80064de:	4a0a      	ldr	r2, [pc, #40]	; (8006508 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80064e0:	e002      	b.n	80064e8 <LoopFillZerobss>

080064e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80064e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80064e4:	f842 3b04 	str.w	r3, [r2], #4

080064e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80064e8:	4b08      	ldr	r3, [pc, #32]	; (800650c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80064ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80064ec:	d3f9      	bcc.n	80064e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80064ee:	f7ff fc31 	bl	8005d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80064f2:	f7f9 fe5f 	bl	80001b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80064f6:	f7ff f92f 	bl	8005758 <main>
  bx lr
 80064fa:	4770      	bx	lr
  ldr r3, =_sidata
 80064fc:	0800cd70 	.word	0x0800cd70
  ldr r0, =_sdata
 8006500:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006504:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8006508:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800650c:	200013d0 	.word	0x200013d0

08006510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006510:	e7fe      	b.n	8006510 <ADC1_2_IRQHandler>
	...

08006514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006518:	4a08      	ldr	r2, [pc, #32]	; (800653c <HAL_Init+0x28>)
 800651a:	4b08      	ldr	r3, [pc, #32]	; (800653c <HAL_Init+0x28>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f043 0310 	orr.w	r3, r3, #16
 8006522:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006524:	2003      	movs	r0, #3
 8006526:	f000 fd29 	bl	8006f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800652a:	2000      	movs	r0, #0
 800652c:	f7ff fb72 	bl	8005c14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006530:	f7ff fb38 	bl	8005ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	40022000 	.word	0x40022000

08006540 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006544:	4b05      	ldr	r3, [pc, #20]	; (800655c <HAL_IncTick+0x1c>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	461a      	mov	r2, r3
 800654a:	4b05      	ldr	r3, [pc, #20]	; (8006560 <HAL_IncTick+0x20>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4413      	add	r3, r2
 8006550:	4a03      	ldr	r2, [pc, #12]	; (8006560 <HAL_IncTick+0x20>)
 8006552:	6013      	str	r3, [r2, #0]
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr
 800655c:	20000068 	.word	0x20000068
 8006560:	200013cc 	.word	0x200013cc

08006564 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
  return uwTick;
 8006568:	4b02      	ldr	r3, [pc, #8]	; (8006574 <HAL_GetTick+0x10>)
 800656a:	681b      	ldr	r3, [r3, #0]
}
 800656c:	4618      	mov	r0, r3
 800656e:	46bd      	mov	sp, r7
 8006570:	bc80      	pop	{r7}
 8006572:	4770      	bx	lr
 8006574:	200013cc 	.word	0x200013cc

08006578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006580:	f7ff fff0 	bl	8006564 <HAL_GetTick>
 8006584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006590:	d005      	beq.n	800659e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006592:	4b09      	ldr	r3, [pc, #36]	; (80065b8 <HAL_Delay+0x40>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	461a      	mov	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800659e:	bf00      	nop
 80065a0:	f7ff ffe0 	bl	8006564 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	1ad2      	subs	r2, r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d3f7      	bcc.n	80065a0 <HAL_Delay+0x28>
  {
  }
}
 80065b0:	bf00      	nop
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	20000068 	.word	0x20000068

080065bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065c4:	2300      	movs	r3, #0
 80065c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80065cc:	2300      	movs	r3, #0
 80065ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80065d0:	2300      	movs	r3, #0
 80065d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e0be      	b.n	800675c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d109      	bne.n	8006600 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7fb fcc2 	bl	8001f84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 fbd1 	bl	8006da8 <ADC_ConversionStop_Disable>
 8006606:	4603      	mov	r3, r0
 8006608:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660e:	f003 0310 	and.w	r3, r3, #16
 8006612:	2b00      	cmp	r3, #0
 8006614:	f040 8099 	bne.w	800674a <HAL_ADC_Init+0x18e>
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	2b00      	cmp	r3, #0
 800661c:	f040 8095 	bne.w	800674a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006624:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006628:	f023 0302 	bic.w	r3, r3, #2
 800662c:	f043 0202 	orr.w	r2, r3, #2
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800663c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	7b1b      	ldrb	r3, [r3, #12]
 8006642:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006644:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	4313      	orrs	r3, r2
 800664a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006654:	d003      	beq.n	800665e <HAL_ADC_Init+0xa2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	2b01      	cmp	r3, #1
 800665c:	d102      	bne.n	8006664 <HAL_ADC_Init+0xa8>
 800665e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006662:	e000      	b.n	8006666 <HAL_ADC_Init+0xaa>
 8006664:	2300      	movs	r3, #0
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4313      	orrs	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	7d1b      	ldrb	r3, [r3, #20]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d119      	bne.n	80066a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	7b1b      	ldrb	r3, [r3, #12]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d109      	bne.n	8006690 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	3b01      	subs	r3, #1
 8006682:	035a      	lsls	r2, r3, #13
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	4313      	orrs	r3, r2
 8006688:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	e00b      	b.n	80066a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006694:	f043 0220 	orr.w	r2, r3, #32
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a0:	f043 0201 	orr.w	r2, r3, #1
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	6852      	ldr	r2, [r2, #4]
 80066b2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6899      	ldr	r1, [r3, #8]
 80066c6:	4b27      	ldr	r3, [pc, #156]	; (8006764 <HAL_ADC_Init+0x1a8>)
 80066c8:	400b      	ands	r3, r1
 80066ca:	68b9      	ldr	r1, [r7, #8]
 80066cc:	430b      	orrs	r3, r1
 80066ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066d8:	d003      	beq.n	80066e2 <HAL_ADC_Init+0x126>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d104      	bne.n	80066ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	051b      	lsls	r3, r3, #20
 80066ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80066f6:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	430a      	orrs	r2, r1
 80066fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	4b18      	ldr	r3, [pc, #96]	; (8006768 <HAL_ADC_Init+0x1ac>)
 8006708:	4013      	ands	r3, r2
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	4293      	cmp	r3, r2
 800670e:	d10b      	bne.n	8006728 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671a:	f023 0303 	bic.w	r3, r3, #3
 800671e:	f043 0201 	orr.w	r2, r3, #1
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006726:	e018      	b.n	800675a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672c:	f023 0312 	bic.w	r3, r3, #18
 8006730:	f043 0210 	orr.w	r2, r3, #16
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673c:	f043 0201 	orr.w	r2, r3, #1
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006748:	e007      	b.n	800675a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674e:	f043 0210 	orr.w	r2, r3, #16
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800675a:	7dfb      	ldrb	r3, [r7, #23]
}
 800675c:	4618      	mov	r0, r3
 800675e:	3718      	adds	r7, #24
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	ffe1f7fd 	.word	0xffe1f7fd
 8006768:	ff1f0efe 	.word	0xff1f0efe

0800676c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006774:	2300      	movs	r3, #0
 8006776:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800677e:	2b01      	cmp	r3, #1
 8006780:	d101      	bne.n	8006786 <HAL_ADC_Start+0x1a>
 8006782:	2302      	movs	r3, #2
 8006784:	e098      	b.n	80068b8 <HAL_ADC_Start+0x14c>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fab0 	bl	8006cf4 <ADC_Enable>
 8006794:	4603      	mov	r3, r0
 8006796:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f040 8087 	bne.w	80068ae <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a8:	f023 0301 	bic.w	r3, r3, #1
 80067ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a41      	ldr	r2, [pc, #260]	; (80068c0 <HAL_ADC_Start+0x154>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d105      	bne.n	80067ca <HAL_ADC_Start+0x5e>
 80067be:	4b41      	ldr	r3, [pc, #260]	; (80068c4 <HAL_ADC_Start+0x158>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d115      	bne.n	80067f6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d026      	beq.n	8006832 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80067ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80067f4:	e01d      	b.n	8006832 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a2f      	ldr	r2, [pc, #188]	; (80068c4 <HAL_ADC_Start+0x158>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d004      	beq.n	8006816 <HAL_ADC_Start+0xaa>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a2b      	ldr	r2, [pc, #172]	; (80068c0 <HAL_ADC_Start+0x154>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d10d      	bne.n	8006832 <HAL_ADC_Start+0xc6>
 8006816:	4b2b      	ldr	r3, [pc, #172]	; (80068c4 <HAL_ADC_Start+0x158>)
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800681e:	2b00      	cmp	r3, #0
 8006820:	d007      	beq.n	8006832 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006826:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800682a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006836:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d006      	beq.n	800684c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006842:	f023 0206 	bic.w	r2, r3, #6
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	62da      	str	r2, [r3, #44]	; 0x2c
 800684a:	e002      	b.n	8006852 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0202 	mvn.w	r2, #2
 8006862:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800686e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006872:	d113      	bne.n	800689c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006878:	4a11      	ldr	r2, [pc, #68]	; (80068c0 <HAL_ADC_Start+0x154>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d105      	bne.n	800688a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800687e:	4b11      	ldr	r3, [pc, #68]	; (80068c4 <HAL_ADC_Start+0x158>)
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006886:	2b00      	cmp	r3, #0
 8006888:	d108      	bne.n	800689c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	6812      	ldr	r2, [r2, #0]
 8006892:	6892      	ldr	r2, [r2, #8]
 8006894:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8006898:	609a      	str	r2, [r3, #8]
 800689a:	e00c      	b.n	80068b6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	6812      	ldr	r2, [r2, #0]
 80068a4:	6892      	ldr	r2, [r2, #8]
 80068a6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80068aa:	609a      	str	r2, [r3, #8]
 80068ac:	e003      	b.n	80068b6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	40012800 	.word	0x40012800
 80068c4:	40012400 	.word	0x40012400

080068c8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80068c8:	b590      	push	{r4, r7, lr}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80068d2:	2300      	movs	r3, #0
 80068d4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80068da:	2300      	movs	r3, #0
 80068dc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80068de:	f7ff fe41 	bl	8006564 <HAL_GetTick>
 80068e2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00b      	beq.n	800690a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f6:	f043 0220 	orr.w	r2, r3, #32
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e0d3      	b.n	8006ab2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006914:	2b00      	cmp	r3, #0
 8006916:	d131      	bne.n	800697c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006922:	2b00      	cmp	r3, #0
 8006924:	d12a      	bne.n	800697c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006926:	e021      	b.n	800696c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800692e:	d01d      	beq.n	800696c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d007      	beq.n	8006946 <HAL_ADC_PollForConversion+0x7e>
 8006936:	f7ff fe15 	bl	8006564 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	1ad2      	subs	r2, r2, r3
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d912      	bls.n	800696c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10b      	bne.n	800696c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006958:	f043 0204 	orr.w	r2, r3, #4
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e0a2      	b.n	8006ab2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0d6      	beq.n	8006928 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800697a:	e070      	b.n	8006a5e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800697c:	4b4f      	ldr	r3, [pc, #316]	; (8006abc <HAL_ADC_PollForConversion+0x1f4>)
 800697e:	681c      	ldr	r4, [r3, #0]
 8006980:	2002      	movs	r0, #2
 8006982:	f002 fbe3 	bl	800914c <HAL_RCCEx_GetPeriphCLKFreq>
 8006986:	4603      	mov	r3, r0
 8006988:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6919      	ldr	r1, [r3, #16]
 8006992:	4b4b      	ldr	r3, [pc, #300]	; (8006ac0 <HAL_ADC_PollForConversion+0x1f8>)
 8006994:	400b      	ands	r3, r1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d118      	bne.n	80069cc <HAL_ADC_PollForConversion+0x104>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68d9      	ldr	r1, [r3, #12]
 80069a0:	4b48      	ldr	r3, [pc, #288]	; (8006ac4 <HAL_ADC_PollForConversion+0x1fc>)
 80069a2:	400b      	ands	r3, r1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d111      	bne.n	80069cc <HAL_ADC_PollForConversion+0x104>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	6919      	ldr	r1, [r3, #16]
 80069ae:	4b46      	ldr	r3, [pc, #280]	; (8006ac8 <HAL_ADC_PollForConversion+0x200>)
 80069b0:	400b      	ands	r3, r1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d108      	bne.n	80069c8 <HAL_ADC_PollForConversion+0x100>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68d9      	ldr	r1, [r3, #12]
 80069bc:	4b43      	ldr	r3, [pc, #268]	; (8006acc <HAL_ADC_PollForConversion+0x204>)
 80069be:	400b      	ands	r3, r1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <HAL_ADC_PollForConversion+0x100>
 80069c4:	2314      	movs	r3, #20
 80069c6:	e020      	b.n	8006a0a <HAL_ADC_PollForConversion+0x142>
 80069c8:	2329      	movs	r3, #41	; 0x29
 80069ca:	e01e      	b.n	8006a0a <HAL_ADC_PollForConversion+0x142>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6919      	ldr	r1, [r3, #16]
 80069d2:	4b3d      	ldr	r3, [pc, #244]	; (8006ac8 <HAL_ADC_PollForConversion+0x200>)
 80069d4:	400b      	ands	r3, r1
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d106      	bne.n	80069e8 <HAL_ADC_PollForConversion+0x120>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68d9      	ldr	r1, [r3, #12]
 80069e0:	4b3a      	ldr	r3, [pc, #232]	; (8006acc <HAL_ADC_PollForConversion+0x204>)
 80069e2:	400b      	ands	r3, r1
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00d      	beq.n	8006a04 <HAL_ADC_PollForConversion+0x13c>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6919      	ldr	r1, [r3, #16]
 80069ee:	4b38      	ldr	r3, [pc, #224]	; (8006ad0 <HAL_ADC_PollForConversion+0x208>)
 80069f0:	400b      	ands	r3, r1
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d108      	bne.n	8006a08 <HAL_ADC_PollForConversion+0x140>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68d9      	ldr	r1, [r3, #12]
 80069fc:	4b34      	ldr	r3, [pc, #208]	; (8006ad0 <HAL_ADC_PollForConversion+0x208>)
 80069fe:	400b      	ands	r3, r1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d101      	bne.n	8006a08 <HAL_ADC_PollForConversion+0x140>
 8006a04:	2354      	movs	r3, #84	; 0x54
 8006a06:	e000      	b.n	8006a0a <HAL_ADC_PollForConversion+0x142>
 8006a08:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8006a0a:	fb03 f302 	mul.w	r3, r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006a10:	e021      	b.n	8006a56 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a18:	d01a      	beq.n	8006a50 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d007      	beq.n	8006a30 <HAL_ADC_PollForConversion+0x168>
 8006a20:	f7ff fda0 	bl	8006564 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	1ad2      	subs	r2, r2, r3
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d90f      	bls.n	8006a50 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d20b      	bcs.n	8006a50 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a3c:	f043 0204 	orr.w	r2, r3, #4
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	e030      	b.n	8006ab2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	3301      	adds	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d3d9      	bcc.n	8006a12 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f06f 0212 	mvn.w	r2, #18
 8006a66:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006a7e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006a82:	d115      	bne.n	8006ab0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d111      	bne.n	8006ab0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d105      	bne.n	8006ab0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa8:	f043 0201 	orr.w	r2, r3, #1
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	371c      	adds	r7, #28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd90      	pop	{r4, r7, pc}
 8006aba:	bf00      	nop
 8006abc:	20000060 	.word	0x20000060
 8006ac0:	24924924 	.word	0x24924924
 8006ac4:	00924924 	.word	0x00924924
 8006ac8:	12492492 	.word	0x12492492
 8006acc:	00492492 	.word	0x00492492
 8006ad0:	00249249 	.word	0x00249249

08006ad4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr

08006aec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006aec:	b490      	push	{r4, r7}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006af6:	2300      	movs	r3, #0
 8006af8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_ADC_ConfigChannel+0x20>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e0dc      	b.n	8006cc6 <HAL_ADC_ConfigChannel+0x1da>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	2b06      	cmp	r3, #6
 8006b1a:	d81c      	bhi.n	8006b56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6819      	ldr	r1, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	4413      	add	r3, r2
 8006b30:	3b05      	subs	r3, #5
 8006b32:	221f      	movs	r2, #31
 8006b34:	fa02 f303 	lsl.w	r3, r2, r3
 8006b38:	43db      	mvns	r3, r3
 8006b3a:	4018      	ands	r0, r3
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681c      	ldr	r4, [r3, #0]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	4613      	mov	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	3b05      	subs	r3, #5
 8006b4c:	fa04 f303 	lsl.w	r3, r4, r3
 8006b50:	4303      	orrs	r3, r0
 8006b52:	634b      	str	r3, [r1, #52]	; 0x34
 8006b54:	e03c      	b.n	8006bd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	2b0c      	cmp	r3, #12
 8006b5c:	d81c      	bhi.n	8006b98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6819      	ldr	r1, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	3b23      	subs	r3, #35	; 0x23
 8006b74:	221f      	movs	r2, #31
 8006b76:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7a:	43db      	mvns	r3, r3
 8006b7c:	4018      	ands	r0, r3
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	681c      	ldr	r4, [r3, #0]
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	4613      	mov	r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	3b23      	subs	r3, #35	; 0x23
 8006b8e:	fa04 f303 	lsl.w	r3, r4, r3
 8006b92:	4303      	orrs	r3, r0
 8006b94:	630b      	str	r3, [r1, #48]	; 0x30
 8006b96:	e01b      	b.n	8006bd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6819      	ldr	r1, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4413      	add	r3, r2
 8006bac:	3b41      	subs	r3, #65	; 0x41
 8006bae:	221f      	movs	r2, #31
 8006bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb4:	43db      	mvns	r3, r3
 8006bb6:	4018      	ands	r0, r3
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681c      	ldr	r4, [r3, #0]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4413      	add	r3, r2
 8006bc6:	3b41      	subs	r3, #65	; 0x41
 8006bc8:	fa04 f303 	lsl.w	r3, r4, r3
 8006bcc:	4303      	orrs	r3, r0
 8006bce:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b09      	cmp	r3, #9
 8006bd6:	d91c      	bls.n	8006c12 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6819      	ldr	r1, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68d8      	ldr	r0, [r3, #12]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	4613      	mov	r3, r2
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	4413      	add	r3, r2
 8006bec:	3b1e      	subs	r3, #30
 8006bee:	2207      	movs	r2, #7
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	43db      	mvns	r3, r3
 8006bf6:	4018      	ands	r0, r3
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	689c      	ldr	r4, [r3, #8]
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	4613      	mov	r3, r2
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	4413      	add	r3, r2
 8006c06:	3b1e      	subs	r3, #30
 8006c08:	fa04 f303 	lsl.w	r3, r4, r3
 8006c0c:	4303      	orrs	r3, r0
 8006c0e:	60cb      	str	r3, [r1, #12]
 8006c10:	e019      	b.n	8006c46 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6819      	ldr	r1, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6918      	ldr	r0, [r3, #16]
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	4613      	mov	r3, r2
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	4413      	add	r3, r2
 8006c26:	2207      	movs	r2, #7
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	43db      	mvns	r3, r3
 8006c2e:	4018      	ands	r0, r3
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689c      	ldr	r4, [r3, #8]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	4413      	add	r3, r2
 8006c3e:	fa04 f303 	lsl.w	r3, r4, r3
 8006c42:	4303      	orrs	r3, r0
 8006c44:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b10      	cmp	r3, #16
 8006c4c:	d003      	beq.n	8006c56 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006c52:	2b11      	cmp	r3, #17
 8006c54:	d132      	bne.n	8006cbc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a1d      	ldr	r2, [pc, #116]	; (8006cd0 <HAL_ADC_ConfigChannel+0x1e4>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d125      	bne.n	8006cac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d126      	bne.n	8006cbc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	6892      	ldr	r2, [r2, #8]
 8006c78:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006c7c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2b10      	cmp	r3, #16
 8006c84:	d11a      	bne.n	8006cbc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006c86:	4b13      	ldr	r3, [pc, #76]	; (8006cd4 <HAL_ADC_ConfigChannel+0x1e8>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a13      	ldr	r2, [pc, #76]	; (8006cd8 <HAL_ADC_ConfigChannel+0x1ec>)
 8006c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c90:	0c9a      	lsrs	r2, r3, #18
 8006c92:	4613      	mov	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006c9c:	e002      	b.n	8006ca4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1f9      	bne.n	8006c9e <HAL_ADC_ConfigChannel+0x1b2>
 8006caa:	e007      	b.n	8006cbc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb0:	f043 0220 	orr.w	r2, r3, #32
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bc90      	pop	{r4, r7}
 8006cce:	4770      	bx	lr
 8006cd0:	40012400 	.word	0x40012400
 8006cd4:	20000060 	.word	0x20000060
 8006cd8:	431bde83 	.word	0x431bde83

08006cdc <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr
	...

08006cf4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006d00:	2300      	movs	r3, #0
 8006d02:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d040      	beq.n	8006d94 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	6812      	ldr	r2, [r2, #0]
 8006d1a:	6892      	ldr	r2, [r2, #8]
 8006d1c:	f042 0201 	orr.w	r2, r2, #1
 8006d20:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006d22:	4b1f      	ldr	r3, [pc, #124]	; (8006da0 <ADC_Enable+0xac>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a1f      	ldr	r2, [pc, #124]	; (8006da4 <ADC_Enable+0xb0>)
 8006d28:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2c:	0c9b      	lsrs	r3, r3, #18
 8006d2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006d30:	e002      	b.n	8006d38 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	3b01      	subs	r3, #1
 8006d36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1f9      	bne.n	8006d32 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006d3e:	f7ff fc11 	bl	8006564 <HAL_GetTick>
 8006d42:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006d44:	e01f      	b.n	8006d86 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d46:	f7ff fc0d 	bl	8006564 <HAL_GetTick>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	1ad3      	subs	r3, r2, r3
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	d918      	bls.n	8006d86 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d011      	beq.n	8006d86 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d66:	f043 0210 	orr.w	r2, r3, #16
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d72:	f043 0201 	orr.w	r2, r3, #1
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e007      	b.n	8006d96 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d1d8      	bne.n	8006d46 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	bf00      	nop
 8006da0:	20000060 	.word	0x20000060
 8006da4:	431bde83 	.word	0x431bde83

08006da8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006db0:	2300      	movs	r3, #0
 8006db2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 0301 	and.w	r3, r3, #1
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d12e      	bne.n	8006e20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	6812      	ldr	r2, [r2, #0]
 8006dca:	6892      	ldr	r2, [r2, #8]
 8006dcc:	f022 0201 	bic.w	r2, r2, #1
 8006dd0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006dd2:	f7ff fbc7 	bl	8006564 <HAL_GetTick>
 8006dd6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006dd8:	e01b      	b.n	8006e12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006dda:	f7ff fbc3 	bl	8006564 <HAL_GetTick>
 8006dde:	4602      	mov	r2, r0
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d914      	bls.n	8006e12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d10d      	bne.n	8006e12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfa:	f043 0210 	orr.w	r2, r3, #16
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e06:	f043 0201 	orr.w	r2, r3, #1
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e007      	b.n	8006e22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 0301 	and.w	r3, r3, #1
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d0dc      	beq.n	8006dda <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
	...

08006e2c <__NVIC_SetPriorityGrouping>:
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f003 0307 	and.w	r3, r3, #7
 8006e3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e3c:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <__NVIC_SetPriorityGrouping+0x44>)
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006e48:	4013      	ands	r3, r2
 8006e4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e5e:	4a04      	ldr	r2, [pc, #16]	; (8006e70 <__NVIC_SetPriorityGrouping+0x44>)
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	60d3      	str	r3, [r2, #12]
}
 8006e64:	bf00      	nop
 8006e66:	3714      	adds	r7, #20
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bc80      	pop	{r7}
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	e000ed00 	.word	0xe000ed00

08006e74 <__NVIC_GetPriorityGrouping>:
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e78:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <__NVIC_GetPriorityGrouping+0x18>)
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	0a1b      	lsrs	r3, r3, #8
 8006e7e:	f003 0307 	and.w	r3, r3, #7
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	e000ed00 	.word	0xe000ed00

08006e90 <__NVIC_EnableIRQ>:
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	db0b      	blt.n	8006eba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ea2:	4908      	ldr	r1, [pc, #32]	; (8006ec4 <__NVIC_EnableIRQ+0x34>)
 8006ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ea8:	095b      	lsrs	r3, r3, #5
 8006eaa:	79fa      	ldrb	r2, [r7, #7]
 8006eac:	f002 021f 	and.w	r2, r2, #31
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8006eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006eba:	bf00      	nop
 8006ebc:	370c      	adds	r7, #12
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bc80      	pop	{r7}
 8006ec2:	4770      	bx	lr
 8006ec4:	e000e100 	.word	0xe000e100

08006ec8 <__NVIC_SetPriority>:
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	4603      	mov	r3, r0
 8006ed0:	6039      	str	r1, [r7, #0]
 8006ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	db0a      	blt.n	8006ef2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006edc:	490d      	ldr	r1, [pc, #52]	; (8006f14 <__NVIC_SetPriority+0x4c>)
 8006ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	0112      	lsls	r2, r2, #4
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	440b      	add	r3, r1
 8006eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006ef0:	e00a      	b.n	8006f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ef2:	4909      	ldr	r1, [pc, #36]	; (8006f18 <__NVIC_SetPriority+0x50>)
 8006ef4:	79fb      	ldrb	r3, [r7, #7]
 8006ef6:	f003 030f 	and.w	r3, r3, #15
 8006efa:	3b04      	subs	r3, #4
 8006efc:	683a      	ldr	r2, [r7, #0]
 8006efe:	b2d2      	uxtb	r2, r2
 8006f00:	0112      	lsls	r2, r2, #4
 8006f02:	b2d2      	uxtb	r2, r2
 8006f04:	440b      	add	r3, r1
 8006f06:	761a      	strb	r2, [r3, #24]
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bc80      	pop	{r7}
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	e000e100 	.word	0xe000e100
 8006f18:	e000ed00 	.word	0xe000ed00

08006f1c <NVIC_EncodePriority>:
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b089      	sub	sp, #36	; 0x24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f003 0307 	and.w	r3, r3, #7
 8006f2e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	f1c3 0307 	rsb	r3, r3, #7
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	bf28      	it	cs
 8006f3a:	2304      	movcs	r3, #4
 8006f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	3304      	adds	r3, #4
 8006f42:	2b06      	cmp	r3, #6
 8006f44:	d902      	bls.n	8006f4c <NVIC_EncodePriority+0x30>
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	3b03      	subs	r3, #3
 8006f4a:	e000      	b.n	8006f4e <NVIC_EncodePriority+0x32>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f50:	2201      	movs	r2, #1
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	fa02 f303 	lsl.w	r3, r2, r3
 8006f58:	1e5a      	subs	r2, r3, #1
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	401a      	ands	r2, r3
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f62:	2101      	movs	r1, #1
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	fa01 f303 	lsl.w	r3, r1, r3
 8006f6a:	1e59      	subs	r1, r3, #1
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f70:	4313      	orrs	r3, r2
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3724      	adds	r7, #36	; 0x24
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr

08006f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff ff51 	bl	8006e2c <__NVIC_SetPriorityGrouping>
}
 8006f8a:	bf00      	nop
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b086      	sub	sp, #24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	4603      	mov	r3, r0
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
 8006f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006fa4:	f7ff ff66 	bl	8006e74 <__NVIC_GetPriorityGrouping>
 8006fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	68b9      	ldr	r1, [r7, #8]
 8006fae:	6978      	ldr	r0, [r7, #20]
 8006fb0:	f7ff ffb4 	bl	8006f1c <NVIC_EncodePriority>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7ff ff83 	bl	8006ec8 <__NVIC_SetPriority>
}
 8006fc2:	bf00      	nop
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b082      	sub	sp, #8
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff ff59 	bl	8006e90 <__NVIC_EnableIRQ>
}
 8006fde:	bf00      	nop
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
	...

08006fe8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e043      	b.n	8007086 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	461a      	mov	r2, r3
 8007004:	4b22      	ldr	r3, [pc, #136]	; (8007090 <HAL_DMA_Init+0xa8>)
 8007006:	4413      	add	r3, r2
 8007008:	4a22      	ldr	r2, [pc, #136]	; (8007094 <HAL_DMA_Init+0xac>)
 800700a:	fba2 2303 	umull	r2, r3, r2, r3
 800700e:	091b      	lsrs	r3, r3, #4
 8007010:	009a      	lsls	r2, r3, #2
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a1f      	ldr	r2, [pc, #124]	; (8007098 <HAL_DMA_Init+0xb0>)
 800701a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007032:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007036:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007040:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800704c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007058:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3714      	adds	r7, #20
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr
 8007090:	bffdfff8 	.word	0xbffdfff8
 8007094:	cccccccd 	.word	0xcccccccd
 8007098:	40020000 	.word	0x40020000

0800709c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070a4:	2300      	movs	r3, #0
 80070a6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d008      	beq.n	80070c4 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2204      	movs	r2, #4
 80070b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e020      	b.n	8007106 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	6812      	ldr	r2, [r2, #0]
 80070cc:	6812      	ldr	r2, [r2, #0]
 80070ce:	f022 020e 	bic.w	r2, r2, #14
 80070d2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	6812      	ldr	r2, [r2, #0]
 80070de:	f022 0201 	bic.w	r2, r2, #1
 80070e2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80070ec:	2101      	movs	r1, #1
 80070ee:	fa01 f202 	lsl.w	r2, r1, r2
 80070f2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007104:	7bfb      	ldrb	r3, [r7, #15]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	bc80      	pop	{r7}
 800710e:	4770      	bx	lr

08007110 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007122:	2b02      	cmp	r3, #2
 8007124:	d005      	beq.n	8007132 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2204      	movs	r2, #4
 800712a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	73fb      	strb	r3, [r7, #15]
 8007130:	e057      	b.n	80071e2 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	6812      	ldr	r2, [r2, #0]
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	f022 020e 	bic.w	r2, r2, #14
 8007140:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6812      	ldr	r2, [r2, #0]
 800714a:	6812      	ldr	r2, [r2, #0]
 800714c:	f022 0201 	bic.w	r2, r2, #1
 8007150:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007152:	4a26      	ldr	r2, [pc, #152]	; (80071ec <HAL_DMA_Abort_IT+0xdc>)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4619      	mov	r1, r3
 800715a:	4b25      	ldr	r3, [pc, #148]	; (80071f0 <HAL_DMA_Abort_IT+0xe0>)
 800715c:	4299      	cmp	r1, r3
 800715e:	d02e      	beq.n	80071be <HAL_DMA_Abort_IT+0xae>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4619      	mov	r1, r3
 8007166:	4b23      	ldr	r3, [pc, #140]	; (80071f4 <HAL_DMA_Abort_IT+0xe4>)
 8007168:	4299      	cmp	r1, r3
 800716a:	d026      	beq.n	80071ba <HAL_DMA_Abort_IT+0xaa>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4619      	mov	r1, r3
 8007172:	4b21      	ldr	r3, [pc, #132]	; (80071f8 <HAL_DMA_Abort_IT+0xe8>)
 8007174:	4299      	cmp	r1, r3
 8007176:	d01d      	beq.n	80071b4 <HAL_DMA_Abort_IT+0xa4>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4619      	mov	r1, r3
 800717e:	4b1f      	ldr	r3, [pc, #124]	; (80071fc <HAL_DMA_Abort_IT+0xec>)
 8007180:	4299      	cmp	r1, r3
 8007182:	d014      	beq.n	80071ae <HAL_DMA_Abort_IT+0x9e>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4619      	mov	r1, r3
 800718a:	4b1d      	ldr	r3, [pc, #116]	; (8007200 <HAL_DMA_Abort_IT+0xf0>)
 800718c:	4299      	cmp	r1, r3
 800718e:	d00b      	beq.n	80071a8 <HAL_DMA_Abort_IT+0x98>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4619      	mov	r1, r3
 8007196:	4b1b      	ldr	r3, [pc, #108]	; (8007204 <HAL_DMA_Abort_IT+0xf4>)
 8007198:	4299      	cmp	r1, r3
 800719a:	d102      	bne.n	80071a2 <HAL_DMA_Abort_IT+0x92>
 800719c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071a0:	e00e      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071a6:	e00b      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071ac:	e008      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071b2:	e005      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071b8:	e002      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071ba:	2310      	movs	r3, #16
 80071bc:	e000      	b.n	80071c0 <HAL_DMA_Abort_IT+0xb0>
 80071be:	2301      	movs	r3, #1
 80071c0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	4798      	blx	r3
    } 
  }
  return status;
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	40020000 	.word	0x40020000
 80071f0:	40020008 	.word	0x40020008
 80071f4:	4002001c 	.word	0x4002001c
 80071f8:	40020030 	.word	0x40020030
 80071fc:	40020044 	.word	0x40020044
 8007200:	40020058 	.word	0x40020058
 8007204:	4002006c 	.word	0x4002006c

08007208 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007224:	2204      	movs	r2, #4
 8007226:	409a      	lsls	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	4013      	ands	r3, r2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d055      	beq.n	80072dc <HAL_DMA_IRQHandler+0xd4>
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	f003 0304 	and.w	r3, r3, #4
 8007236:	2b00      	cmp	r3, #0
 8007238:	d050      	beq.n	80072dc <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0320 	and.w	r3, r3, #32
 8007244:	2b00      	cmp	r3, #0
 8007246:	d107      	bne.n	8007258 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6812      	ldr	r2, [r2, #0]
 8007250:	6812      	ldr	r2, [r2, #0]
 8007252:	f022 0204 	bic.w	r2, r2, #4
 8007256:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007258:	4a6d      	ldr	r2, [pc, #436]	; (8007410 <HAL_DMA_IRQHandler+0x208>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4619      	mov	r1, r3
 8007260:	4b6c      	ldr	r3, [pc, #432]	; (8007414 <HAL_DMA_IRQHandler+0x20c>)
 8007262:	4299      	cmp	r1, r3
 8007264:	d02e      	beq.n	80072c4 <HAL_DMA_IRQHandler+0xbc>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4619      	mov	r1, r3
 800726c:	4b6a      	ldr	r3, [pc, #424]	; (8007418 <HAL_DMA_IRQHandler+0x210>)
 800726e:	4299      	cmp	r1, r3
 8007270:	d026      	beq.n	80072c0 <HAL_DMA_IRQHandler+0xb8>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4619      	mov	r1, r3
 8007278:	4b68      	ldr	r3, [pc, #416]	; (800741c <HAL_DMA_IRQHandler+0x214>)
 800727a:	4299      	cmp	r1, r3
 800727c:	d01d      	beq.n	80072ba <HAL_DMA_IRQHandler+0xb2>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4619      	mov	r1, r3
 8007284:	4b66      	ldr	r3, [pc, #408]	; (8007420 <HAL_DMA_IRQHandler+0x218>)
 8007286:	4299      	cmp	r1, r3
 8007288:	d014      	beq.n	80072b4 <HAL_DMA_IRQHandler+0xac>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4619      	mov	r1, r3
 8007290:	4b64      	ldr	r3, [pc, #400]	; (8007424 <HAL_DMA_IRQHandler+0x21c>)
 8007292:	4299      	cmp	r1, r3
 8007294:	d00b      	beq.n	80072ae <HAL_DMA_IRQHandler+0xa6>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4619      	mov	r1, r3
 800729c:	4b62      	ldr	r3, [pc, #392]	; (8007428 <HAL_DMA_IRQHandler+0x220>)
 800729e:	4299      	cmp	r1, r3
 80072a0:	d102      	bne.n	80072a8 <HAL_DMA_IRQHandler+0xa0>
 80072a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072a6:	e00e      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80072ac:	e00b      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072b2:	e008      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80072b8:	e005      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072be:	e002      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072c0:	2340      	movs	r3, #64	; 0x40
 80072c2:	e000      	b.n	80072c6 <HAL_DMA_IRQHandler+0xbe>
 80072c4:	2304      	movs	r3, #4
 80072c6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 809a 	beq.w	8007406 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80072da:	e094      	b.n	8007406 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e0:	2202      	movs	r2, #2
 80072e2:	409a      	lsls	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4013      	ands	r3, r2
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d05c      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x19e>
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d057      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0320 	and.w	r3, r3, #32
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10b      	bne.n	800731c <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6812      	ldr	r2, [r2, #0]
 800730c:	6812      	ldr	r2, [r2, #0]
 800730e:	f022 020a 	bic.w	r2, r2, #10
 8007312:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800731c:	4a3c      	ldr	r2, [pc, #240]	; (8007410 <HAL_DMA_IRQHandler+0x208>)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4619      	mov	r1, r3
 8007324:	4b3b      	ldr	r3, [pc, #236]	; (8007414 <HAL_DMA_IRQHandler+0x20c>)
 8007326:	4299      	cmp	r1, r3
 8007328:	d02e      	beq.n	8007388 <HAL_DMA_IRQHandler+0x180>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4619      	mov	r1, r3
 8007330:	4b39      	ldr	r3, [pc, #228]	; (8007418 <HAL_DMA_IRQHandler+0x210>)
 8007332:	4299      	cmp	r1, r3
 8007334:	d026      	beq.n	8007384 <HAL_DMA_IRQHandler+0x17c>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4619      	mov	r1, r3
 800733c:	4b37      	ldr	r3, [pc, #220]	; (800741c <HAL_DMA_IRQHandler+0x214>)
 800733e:	4299      	cmp	r1, r3
 8007340:	d01d      	beq.n	800737e <HAL_DMA_IRQHandler+0x176>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4619      	mov	r1, r3
 8007348:	4b35      	ldr	r3, [pc, #212]	; (8007420 <HAL_DMA_IRQHandler+0x218>)
 800734a:	4299      	cmp	r1, r3
 800734c:	d014      	beq.n	8007378 <HAL_DMA_IRQHandler+0x170>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4619      	mov	r1, r3
 8007354:	4b33      	ldr	r3, [pc, #204]	; (8007424 <HAL_DMA_IRQHandler+0x21c>)
 8007356:	4299      	cmp	r1, r3
 8007358:	d00b      	beq.n	8007372 <HAL_DMA_IRQHandler+0x16a>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4619      	mov	r1, r3
 8007360:	4b31      	ldr	r3, [pc, #196]	; (8007428 <HAL_DMA_IRQHandler+0x220>)
 8007362:	4299      	cmp	r1, r3
 8007364:	d102      	bne.n	800736c <HAL_DMA_IRQHandler+0x164>
 8007366:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800736a:	e00e      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 800736c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007370:	e00b      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 8007372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007376:	e008      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 8007378:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800737c:	e005      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 800737e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007382:	e002      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 8007384:	2320      	movs	r3, #32
 8007386:	e000      	b.n	800738a <HAL_DMA_IRQHandler+0x182>
 8007388:	2302      	movs	r3, #2
 800738a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007398:	2b00      	cmp	r3, #0
 800739a:	d034      	beq.n	8007406 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80073a4:	e02f      	b.n	8007406 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073aa:	2208      	movs	r2, #8
 80073ac:	409a      	lsls	r2, r3
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4013      	ands	r3, r2
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d028      	beq.n	8007408 <HAL_DMA_IRQHandler+0x200>
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f003 0308 	and.w	r3, r3, #8
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d023      	beq.n	8007408 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	6812      	ldr	r2, [r2, #0]
 80073c8:	6812      	ldr	r2, [r2, #0]
 80073ca:	f022 020e 	bic.w	r2, r2, #14
 80073ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80073d8:	2101      	movs	r1, #1
 80073da:	fa01 f202 	lsl.w	r2, r1, r2
 80073de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2201      	movs	r2, #1
 80073ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
    }
  }
  return;
 8007406:	bf00      	nop
 8007408:	bf00      	nop
}
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}
 8007410:	40020000 	.word	0x40020000
 8007414:	40020008 	.word	0x40020008
 8007418:	4002001c 	.word	0x4002001c
 800741c:	40020030 	.word	0x40020030
 8007420:	40020044 	.word	0x40020044
 8007424:	40020058 	.word	0x40020058
 8007428:	4002006c 	.word	0x4002006c

0800742c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800742c:	b480      	push	{r7}
 800742e:	b08b      	sub	sp, #44	; 0x2c
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007436:	2300      	movs	r3, #0
 8007438:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800743a:	2300      	movs	r3, #0
 800743c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800743e:	e127      	b.n	8007690 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007440:	2201      	movs	r2, #1
 8007442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007444:	fa02 f303 	lsl.w	r3, r2, r3
 8007448:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	4013      	ands	r3, r2
 8007452:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	429a      	cmp	r2, r3
 800745a:	f040 8116 	bne.w	800768a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2b12      	cmp	r3, #18
 8007464:	d034      	beq.n	80074d0 <HAL_GPIO_Init+0xa4>
 8007466:	2b12      	cmp	r3, #18
 8007468:	d80d      	bhi.n	8007486 <HAL_GPIO_Init+0x5a>
 800746a:	2b02      	cmp	r3, #2
 800746c:	d02b      	beq.n	80074c6 <HAL_GPIO_Init+0x9a>
 800746e:	2b02      	cmp	r3, #2
 8007470:	d804      	bhi.n	800747c <HAL_GPIO_Init+0x50>
 8007472:	2b00      	cmp	r3, #0
 8007474:	d031      	beq.n	80074da <HAL_GPIO_Init+0xae>
 8007476:	2b01      	cmp	r3, #1
 8007478:	d01c      	beq.n	80074b4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800747a:	e048      	b.n	800750e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800747c:	2b03      	cmp	r3, #3
 800747e:	d043      	beq.n	8007508 <HAL_GPIO_Init+0xdc>
 8007480:	2b11      	cmp	r3, #17
 8007482:	d01b      	beq.n	80074bc <HAL_GPIO_Init+0x90>
          break;
 8007484:	e043      	b.n	800750e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8007486:	4a89      	ldr	r2, [pc, #548]	; (80076ac <HAL_GPIO_Init+0x280>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d026      	beq.n	80074da <HAL_GPIO_Init+0xae>
 800748c:	4a87      	ldr	r2, [pc, #540]	; (80076ac <HAL_GPIO_Init+0x280>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d806      	bhi.n	80074a0 <HAL_GPIO_Init+0x74>
 8007492:	4a87      	ldr	r2, [pc, #540]	; (80076b0 <HAL_GPIO_Init+0x284>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d020      	beq.n	80074da <HAL_GPIO_Init+0xae>
 8007498:	4a86      	ldr	r2, [pc, #536]	; (80076b4 <HAL_GPIO_Init+0x288>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d01d      	beq.n	80074da <HAL_GPIO_Init+0xae>
          break;
 800749e:	e036      	b.n	800750e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80074a0:	4a85      	ldr	r2, [pc, #532]	; (80076b8 <HAL_GPIO_Init+0x28c>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d019      	beq.n	80074da <HAL_GPIO_Init+0xae>
 80074a6:	4a85      	ldr	r2, [pc, #532]	; (80076bc <HAL_GPIO_Init+0x290>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d016      	beq.n	80074da <HAL_GPIO_Init+0xae>
 80074ac:	4a84      	ldr	r2, [pc, #528]	; (80076c0 <HAL_GPIO_Init+0x294>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d013      	beq.n	80074da <HAL_GPIO_Init+0xae>
          break;
 80074b2:	e02c      	b.n	800750e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	623b      	str	r3, [r7, #32]
          break;
 80074ba:	e028      	b.n	800750e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	3304      	adds	r3, #4
 80074c2:	623b      	str	r3, [r7, #32]
          break;
 80074c4:	e023      	b.n	800750e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	3308      	adds	r3, #8
 80074cc:	623b      	str	r3, [r7, #32]
          break;
 80074ce:	e01e      	b.n	800750e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	330c      	adds	r3, #12
 80074d6:	623b      	str	r3, [r7, #32]
          break;
 80074d8:	e019      	b.n	800750e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d102      	bne.n	80074e8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80074e2:	2304      	movs	r3, #4
 80074e4:	623b      	str	r3, [r7, #32]
          break;
 80074e6:	e012      	b.n	800750e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d105      	bne.n	80074fc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80074f0:	2308      	movs	r3, #8
 80074f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	69fa      	ldr	r2, [r7, #28]
 80074f8:	611a      	str	r2, [r3, #16]
          break;
 80074fa:	e008      	b.n	800750e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80074fc:	2308      	movs	r3, #8
 80074fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	615a      	str	r2, [r3, #20]
          break;
 8007506:	e002      	b.n	800750e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007508:	2300      	movs	r3, #0
 800750a:	623b      	str	r3, [r7, #32]
          break;
 800750c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	2bff      	cmp	r3, #255	; 0xff
 8007512:	d801      	bhi.n	8007518 <HAL_GPIO_Init+0xec>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	e001      	b.n	800751c <HAL_GPIO_Init+0xf0>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	3304      	adds	r3, #4
 800751c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	2bff      	cmp	r3, #255	; 0xff
 8007522:	d802      	bhi.n	800752a <HAL_GPIO_Init+0xfe>
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	e002      	b.n	8007530 <HAL_GPIO_Init+0x104>
 800752a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752c:	3b08      	subs	r3, #8
 800752e:	009b      	lsls	r3, r3, #2
 8007530:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	210f      	movs	r1, #15
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	fa01 f303 	lsl.w	r3, r1, r3
 800753e:	43db      	mvns	r3, r3
 8007540:	401a      	ands	r2, r3
 8007542:	6a39      	ldr	r1, [r7, #32]
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	fa01 f303 	lsl.w	r3, r1, r3
 800754a:	431a      	orrs	r2, r3
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 8096 	beq.w	800768a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800755e:	4a59      	ldr	r2, [pc, #356]	; (80076c4 <HAL_GPIO_Init+0x298>)
 8007560:	4b58      	ldr	r3, [pc, #352]	; (80076c4 <HAL_GPIO_Init+0x298>)
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	f043 0301 	orr.w	r3, r3, #1
 8007568:	6193      	str	r3, [r2, #24]
 800756a:	4b56      	ldr	r3, [pc, #344]	; (80076c4 <HAL_GPIO_Init+0x298>)
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	60bb      	str	r3, [r7, #8]
 8007574:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007576:	4a54      	ldr	r2, [pc, #336]	; (80076c8 <HAL_GPIO_Init+0x29c>)
 8007578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757a:	089b      	lsrs	r3, r3, #2
 800757c:	3302      	adds	r3, #2
 800757e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007582:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	f003 0303 	and.w	r3, r3, #3
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	220f      	movs	r2, #15
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	43db      	mvns	r3, r3
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	4013      	ands	r3, r2
 8007598:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a4b      	ldr	r2, [pc, #300]	; (80076cc <HAL_GPIO_Init+0x2a0>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d013      	beq.n	80075ca <HAL_GPIO_Init+0x19e>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a4a      	ldr	r2, [pc, #296]	; (80076d0 <HAL_GPIO_Init+0x2a4>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d00d      	beq.n	80075c6 <HAL_GPIO_Init+0x19a>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a49      	ldr	r2, [pc, #292]	; (80076d4 <HAL_GPIO_Init+0x2a8>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d007      	beq.n	80075c2 <HAL_GPIO_Init+0x196>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a48      	ldr	r2, [pc, #288]	; (80076d8 <HAL_GPIO_Init+0x2ac>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d101      	bne.n	80075be <HAL_GPIO_Init+0x192>
 80075ba:	2303      	movs	r3, #3
 80075bc:	e006      	b.n	80075cc <HAL_GPIO_Init+0x1a0>
 80075be:	2304      	movs	r3, #4
 80075c0:	e004      	b.n	80075cc <HAL_GPIO_Init+0x1a0>
 80075c2:	2302      	movs	r3, #2
 80075c4:	e002      	b.n	80075cc <HAL_GPIO_Init+0x1a0>
 80075c6:	2301      	movs	r3, #1
 80075c8:	e000      	b.n	80075cc <HAL_GPIO_Init+0x1a0>
 80075ca:	2300      	movs	r3, #0
 80075cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ce:	f002 0203 	and.w	r2, r2, #3
 80075d2:	0092      	lsls	r2, r2, #2
 80075d4:	4093      	lsls	r3, r2
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	4313      	orrs	r3, r2
 80075da:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80075dc:	493a      	ldr	r1, [pc, #232]	; (80076c8 <HAL_GPIO_Init+0x29c>)
 80075de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e0:	089b      	lsrs	r3, r3, #2
 80075e2:	3302      	adds	r3, #2
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d006      	beq.n	8007604 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80075f6:	4939      	ldr	r1, [pc, #228]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 80075f8:	4b38      	ldr	r3, [pc, #224]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	4313      	orrs	r3, r2
 8007600:	600b      	str	r3, [r1, #0]
 8007602:	e006      	b.n	8007612 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007604:	4935      	ldr	r1, [pc, #212]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007606:	4b35      	ldr	r3, [pc, #212]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	43db      	mvns	r3, r3
 800760e:	4013      	ands	r3, r2
 8007610:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d006      	beq.n	800762c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800761e:	492f      	ldr	r1, [pc, #188]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007620:	4b2e      	ldr	r3, [pc, #184]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007622:	685a      	ldr	r2, [r3, #4]
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	4313      	orrs	r3, r2
 8007628:	604b      	str	r3, [r1, #4]
 800762a:	e006      	b.n	800763a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800762c:	492b      	ldr	r1, [pc, #172]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 800762e:	4b2b      	ldr	r3, [pc, #172]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	43db      	mvns	r3, r3
 8007636:	4013      	ands	r3, r2
 8007638:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007642:	2b00      	cmp	r3, #0
 8007644:	d006      	beq.n	8007654 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007646:	4925      	ldr	r1, [pc, #148]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007648:	4b24      	ldr	r3, [pc, #144]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 800764a:	689a      	ldr	r2, [r3, #8]
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	4313      	orrs	r3, r2
 8007650:	608b      	str	r3, [r1, #8]
 8007652:	e006      	b.n	8007662 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007654:	4921      	ldr	r1, [pc, #132]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007656:	4b21      	ldr	r3, [pc, #132]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	43db      	mvns	r3, r3
 800765e:	4013      	ands	r3, r2
 8007660:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d006      	beq.n	800767c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800766e:	491b      	ldr	r1, [pc, #108]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007670:	4b1a      	ldr	r3, [pc, #104]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007672:	68da      	ldr	r2, [r3, #12]
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	4313      	orrs	r3, r2
 8007678:	60cb      	str	r3, [r1, #12]
 800767a:	e006      	b.n	800768a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800767c:	4917      	ldr	r1, [pc, #92]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 800767e:	4b17      	ldr	r3, [pc, #92]	; (80076dc <HAL_GPIO_Init+0x2b0>)
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	43db      	mvns	r3, r3
 8007686:	4013      	ands	r3, r2
 8007688:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768c:	3301      	adds	r3, #1
 800768e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007696:	fa22 f303 	lsr.w	r3, r2, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	f47f aed0 	bne.w	8007440 <HAL_GPIO_Init+0x14>
  }
}
 80076a0:	bf00      	nop
 80076a2:	372c      	adds	r7, #44	; 0x2c
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bc80      	pop	{r7}
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	10210000 	.word	0x10210000
 80076b0:	10110000 	.word	0x10110000
 80076b4:	10120000 	.word	0x10120000
 80076b8:	10310000 	.word	0x10310000
 80076bc:	10320000 	.word	0x10320000
 80076c0:	10220000 	.word	0x10220000
 80076c4:	40021000 	.word	0x40021000
 80076c8:	40010000 	.word	0x40010000
 80076cc:	40010800 	.word	0x40010800
 80076d0:	40010c00 	.word	0x40010c00
 80076d4:	40011000 	.word	0x40011000
 80076d8:	40011400 	.word	0x40011400
 80076dc:	40010400 	.word	0x40010400

080076e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	689a      	ldr	r2, [r3, #8]
 80076f0:	887b      	ldrh	r3, [r7, #2]
 80076f2:	4013      	ands	r3, r2
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d002      	beq.n	80076fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80076f8:	2301      	movs	r3, #1
 80076fa:	73fb      	strb	r3, [r7, #15]
 80076fc:	e001      	b.n	8007702 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80076fe:	2300      	movs	r3, #0
 8007700:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007702:	7bfb      	ldrb	r3, [r7, #15]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3714      	adds	r7, #20
 8007708:	46bd      	mov	sp, r7
 800770a:	bc80      	pop	{r7}
 800770c:	4770      	bx	lr

0800770e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800770e:	b480      	push	{r7}
 8007710:	b083      	sub	sp, #12
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	460b      	mov	r3, r1
 8007718:	807b      	strh	r3, [r7, #2]
 800771a:	4613      	mov	r3, r2
 800771c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800771e:	787b      	ldrb	r3, [r7, #1]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007724:	887a      	ldrh	r2, [r7, #2]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800772a:	e003      	b.n	8007734 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800772c:	887b      	ldrh	r3, [r7, #2]
 800772e:	041a      	lsls	r2, r3, #16
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	611a      	str	r2, [r3, #16]
}
 8007734:	bf00      	nop
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr

0800773e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
 8007746:	460b      	mov	r3, r1
 8007748:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007750:	887a      	ldrh	r2, [r7, #2]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	4013      	ands	r3, r2
 8007756:	041a      	lsls	r2, r3, #16
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	43d9      	mvns	r1, r3
 800775c:	887b      	ldrh	r3, [r7, #2]
 800775e:	400b      	ands	r3, r1
 8007760:	431a      	orrs	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	611a      	str	r2, [r3, #16]
}
 8007766:	bf00      	nop
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	bc80      	pop	{r7}
 800776e:	4770      	bx	lr

08007770 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007770:	b590      	push	{r4, r7, lr}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d101      	bne.n	8007782 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e11f      	b.n	80079c2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	d106      	bne.n	800779c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f7fa ffb6 	bl	8002708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2224      	movs	r2, #36	; 0x24
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	6812      	ldr	r2, [r2, #0]
 80077ac:	6812      	ldr	r2, [r2, #0]
 80077ae:	f022 0201 	bic.w	r2, r2, #1
 80077b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	6812      	ldr	r2, [r2, #0]
 80077bc:	6812      	ldr	r2, [r2, #0]
 80077be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	6812      	ldr	r2, [r2, #0]
 80077cc:	6812      	ldr	r2, [r2, #0]
 80077ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80077d4:	f001 fb8e 	bl	8008ef4 <HAL_RCC_GetPCLK1Freq>
 80077d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	4a7b      	ldr	r2, [pc, #492]	; (80079cc <HAL_I2C_Init+0x25c>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d807      	bhi.n	80077f4 <HAL_I2C_Init+0x84>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	4a7a      	ldr	r2, [pc, #488]	; (80079d0 <HAL_I2C_Init+0x260>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	bf94      	ite	ls
 80077ec:	2301      	movls	r3, #1
 80077ee:	2300      	movhi	r3, #0
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	e006      	b.n	8007802 <HAL_I2C_Init+0x92>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4a77      	ldr	r2, [pc, #476]	; (80079d4 <HAL_I2C_Init+0x264>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	bf94      	ite	ls
 80077fc:	2301      	movls	r3, #1
 80077fe:	2300      	movhi	r3, #0
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e0db      	b.n	80079c2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	4a72      	ldr	r2, [pc, #456]	; (80079d8 <HAL_I2C_Init+0x268>)
 800780e:	fba2 2303 	umull	r2, r3, r2, r3
 8007812:	0c9b      	lsrs	r3, r3, #18
 8007814:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	6812      	ldr	r2, [r2, #0]
 800781e:	6852      	ldr	r2, [r2, #4]
 8007820:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	430a      	orrs	r2, r1
 8007828:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4863      	ldr	r0, [pc, #396]	; (80079cc <HAL_I2C_Init+0x25c>)
 800783e:	4283      	cmp	r3, r0
 8007840:	d802      	bhi.n	8007848 <HAL_I2C_Init+0xd8>
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	3301      	adds	r3, #1
 8007846:	e009      	b.n	800785c <HAL_I2C_Init+0xec>
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800784e:	fb00 f303 	mul.w	r3, r0, r3
 8007852:	4862      	ldr	r0, [pc, #392]	; (80079dc <HAL_I2C_Init+0x26c>)
 8007854:	fba0 0303 	umull	r0, r3, r0, r3
 8007858:	099b      	lsrs	r3, r3, #6
 800785a:	3301      	adds	r3, #1
 800785c:	430b      	orrs	r3, r1
 800785e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6818      	ldr	r0, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	69db      	ldr	r3, [r3, #28]
 800786a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800786e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	4955      	ldr	r1, [pc, #340]	; (80079cc <HAL_I2C_Init+0x25c>)
 8007878:	428b      	cmp	r3, r1
 800787a:	d80d      	bhi.n	8007898 <HAL_I2C_Init+0x128>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	1e59      	subs	r1, r3, #1
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	005b      	lsls	r3, r3, #1
 8007886:	fbb1 f3f3 	udiv	r3, r1, r3
 800788a:	3301      	adds	r3, #1
 800788c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007890:	2b04      	cmp	r3, #4
 8007892:	bf38      	it	cc
 8007894:	2304      	movcc	r3, #4
 8007896:	e04f      	b.n	8007938 <HAL_I2C_Init+0x1c8>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d111      	bne.n	80078c4 <HAL_I2C_Init+0x154>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	1e5c      	subs	r4, r3, #1
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6859      	ldr	r1, [r3, #4]
 80078a8:	460b      	mov	r3, r1
 80078aa:	005b      	lsls	r3, r3, #1
 80078ac:	440b      	add	r3, r1
 80078ae:	fbb4 f3f3 	udiv	r3, r4, r3
 80078b2:	3301      	adds	r3, #1
 80078b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	bf0c      	ite	eq
 80078bc:	2301      	moveq	r3, #1
 80078be:	2300      	movne	r3, #0
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	e012      	b.n	80078ea <HAL_I2C_Init+0x17a>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	1e5c      	subs	r4, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6859      	ldr	r1, [r3, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	0099      	lsls	r1, r3, #2
 80078d4:	440b      	add	r3, r1
 80078d6:	fbb4 f3f3 	udiv	r3, r4, r3
 80078da:	3301      	adds	r3, #1
 80078dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	bf0c      	ite	eq
 80078e4:	2301      	moveq	r3, #1
 80078e6:	2300      	movne	r3, #0
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <HAL_I2C_Init+0x182>
 80078ee:	2301      	movs	r3, #1
 80078f0:	e022      	b.n	8007938 <HAL_I2C_Init+0x1c8>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10e      	bne.n	8007918 <HAL_I2C_Init+0x1a8>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	1e5c      	subs	r4, r3, #1
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6859      	ldr	r1, [r3, #4]
 8007902:	460b      	mov	r3, r1
 8007904:	005b      	lsls	r3, r3, #1
 8007906:	440b      	add	r3, r1
 8007908:	fbb4 f3f3 	udiv	r3, r4, r3
 800790c:	3301      	adds	r3, #1
 800790e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007916:	e00f      	b.n	8007938 <HAL_I2C_Init+0x1c8>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	1e5c      	subs	r4, r3, #1
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6859      	ldr	r1, [r3, #4]
 8007920:	460b      	mov	r3, r1
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	440b      	add	r3, r1
 8007926:	0099      	lsls	r1, r3, #2
 8007928:	440b      	add	r3, r1
 800792a:	fbb4 f3f3 	udiv	r3, r4, r3
 800792e:	3301      	adds	r3, #1
 8007930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007934:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007938:	4313      	orrs	r3, r2
 800793a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	6812      	ldr	r2, [r2, #0]
 8007944:	6812      	ldr	r2, [r2, #0]
 8007946:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	69d0      	ldr	r0, [r2, #28]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6a12      	ldr	r2, [r2, #32]
 8007952:	4302      	orrs	r2, r0
 8007954:	430a      	orrs	r2, r1
 8007956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007966:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800796a:	6879      	ldr	r1, [r7, #4]
 800796c:	6908      	ldr	r0, [r1, #16]
 800796e:	6879      	ldr	r1, [r7, #4]
 8007970:	68c9      	ldr	r1, [r1, #12]
 8007972:	4301      	orrs	r1, r0
 8007974:	430b      	orrs	r3, r1
 8007976:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	6812      	ldr	r2, [r2, #0]
 8007980:	68d2      	ldr	r2, [r2, #12]
 8007982:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	6950      	ldr	r0, [r2, #20]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	6992      	ldr	r2, [r2, #24]
 800798e:	4302      	orrs	r2, r0
 8007990:	430a      	orrs	r2, r1
 8007992:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	6812      	ldr	r2, [r2, #0]
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	f042 0201 	orr.w	r2, r2, #1
 80079a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd90      	pop	{r4, r7, pc}
 80079ca:	bf00      	nop
 80079cc:	000186a0 	.word	0x000186a0
 80079d0:	001e847f 	.word	0x001e847f
 80079d4:	003d08ff 	.word	0x003d08ff
 80079d8:	431bde83 	.word	0x431bde83
 80079dc:	10624dd3 	.word	0x10624dd3

080079e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af02      	add	r7, sp, #8
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	4608      	mov	r0, r1
 80079ea:	4611      	mov	r1, r2
 80079ec:	461a      	mov	r2, r3
 80079ee:	4603      	mov	r3, r0
 80079f0:	817b      	strh	r3, [r7, #10]
 80079f2:	460b      	mov	r3, r1
 80079f4:	813b      	strh	r3, [r7, #8]
 80079f6:	4613      	mov	r3, r2
 80079f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079fa:	f7fe fdb3 	bl	8006564 <HAL_GetTick>
 80079fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	2b20      	cmp	r3, #32
 8007a0a:	f040 80d9 	bne.w	8007bc0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	2319      	movs	r3, #25
 8007a14:	2201      	movs	r2, #1
 8007a16:	496d      	ldr	r1, [pc, #436]	; (8007bcc <HAL_I2C_Mem_Write+0x1ec>)
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 fcb9 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007a24:	2302      	movs	r3, #2
 8007a26:	e0cc      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_I2C_Mem_Write+0x56>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e0c5      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 0301 	and.w	r3, r3, #1
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d007      	beq.n	8007a5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	6812      	ldr	r2, [r2, #0]
 8007a54:	6812      	ldr	r2, [r2, #0]
 8007a56:	f042 0201 	orr.w	r2, r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	6812      	ldr	r2, [r2, #0]
 8007a64:	6812      	ldr	r2, [r2, #0]
 8007a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2221      	movs	r2, #33	; 0x21
 8007a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2240      	movs	r2, #64	; 0x40
 8007a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6a3a      	ldr	r2, [r7, #32]
 8007a86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a92:	b29a      	uxth	r2, r3
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	4a4d      	ldr	r2, [pc, #308]	; (8007bd0 <HAL_I2C_Mem_Write+0x1f0>)
 8007a9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a9e:	88f8      	ldrh	r0, [r7, #6]
 8007aa0:	893a      	ldrh	r2, [r7, #8]
 8007aa2:	8979      	ldrh	r1, [r7, #10]
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	9301      	str	r3, [sp, #4]
 8007aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	4603      	mov	r3, r0
 8007aae:	68f8      	ldr	r0, [r7, #12]
 8007ab0:	f000 faf2 	bl	8008098 <I2C_RequestMemoryWrite>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d052      	beq.n	8007b60 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e081      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 fd3a 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00d      	beq.n	8007aea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d107      	bne.n	8007ae6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	6812      	ldr	r2, [r2, #0]
 8007ade:	6812      	ldr	r2, [r2, #0]
 8007ae0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ae4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e06b      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007af2:	7812      	ldrb	r2, [r2, #0]
 8007af4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	1c5a      	adds	r2, r3, #1
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b04:	3b01      	subs	r3, #1
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	3b01      	subs	r3, #1
 8007b14:	b29a      	uxth	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	f003 0304 	and.w	r3, r3, #4
 8007b24:	2b04      	cmp	r3, #4
 8007b26:	d11b      	bne.n	8007b60 <HAL_I2C_Mem_Write+0x180>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d017      	beq.n	8007b60 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b38:	7812      	ldrb	r2, [r2, #0]
 8007b3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1aa      	bne.n	8007abe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 fd26 	bl	80085be <I2C_WaitOnBTFFlagUntilTimeout>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00d      	beq.n	8007b94 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d107      	bne.n	8007b90 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	6812      	ldr	r2, [r2, #0]
 8007b88:	6812      	ldr	r2, [r2, #0]
 8007b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b8e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e016      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68fa      	ldr	r2, [r7, #12]
 8007b9a:	6812      	ldr	r2, [r2, #0]
 8007b9c:	6812      	ldr	r2, [r2, #0]
 8007b9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e000      	b.n	8007bc2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007bc0:	2302      	movs	r3, #2
  }
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	00100002 	.word	0x00100002
 8007bd0:	ffff0000 	.word	0xffff0000

08007bd4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08c      	sub	sp, #48	; 0x30
 8007bd8:	af02      	add	r7, sp, #8
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	4608      	mov	r0, r1
 8007bde:	4611      	mov	r1, r2
 8007be0:	461a      	mov	r2, r3
 8007be2:	4603      	mov	r3, r0
 8007be4:	817b      	strh	r3, [r7, #10]
 8007be6:	460b      	mov	r3, r1
 8007be8:	813b      	strh	r3, [r7, #8]
 8007bea:	4613      	mov	r3, r2
 8007bec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007bf2:	f7fe fcb7 	bl	8006564 <HAL_GetTick>
 8007bf6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b20      	cmp	r3, #32
 8007c02:	f040 823d 	bne.w	8008080 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	2319      	movs	r3, #25
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	4981      	ldr	r1, [pc, #516]	; (8007e14 <HAL_I2C_Mem_Read+0x240>)
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 fbbd 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e230      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d101      	bne.n	8007c2e <HAL_I2C_Mem_Read+0x5a>
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	e229      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 0301 	and.w	r3, r3, #1
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d007      	beq.n	8007c54 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	6812      	ldr	r2, [r2, #0]
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	f042 0201 	orr.w	r2, r2, #1
 8007c52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	6812      	ldr	r2, [r2, #0]
 8007c5c:	6812      	ldr	r2, [r2, #0]
 8007c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2222      	movs	r2, #34	; 0x22
 8007c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2240      	movs	r2, #64	; 0x40
 8007c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007c84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	4a61      	ldr	r2, [pc, #388]	; (8007e18 <HAL_I2C_Mem_Read+0x244>)
 8007c94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007c96:	88f8      	ldrh	r0, [r7, #6]
 8007c98:	893a      	ldrh	r2, [r7, #8]
 8007c9a:	8979      	ldrh	r1, [r7, #10]
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9e:	9301      	str	r3, [sp, #4]
 8007ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca2:	9300      	str	r3, [sp, #0]
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 fa8a 	bl	80081c0 <I2C_RequestMemoryRead>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e1e5      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d113      	bne.n	8007ce6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	61fb      	str	r3, [r7, #28]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	695b      	ldr	r3, [r3, #20]
 8007cc8:	61fb      	str	r3, [r7, #28]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	699b      	ldr	r3, [r3, #24]
 8007cd0:	61fb      	str	r3, [r7, #28]
 8007cd2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	6812      	ldr	r2, [r2, #0]
 8007cdc:	6812      	ldr	r2, [r2, #0]
 8007cde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ce2:	601a      	str	r2, [r3, #0]
 8007ce4:	e1b9      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d11d      	bne.n	8007d2a <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	6812      	ldr	r2, [r2, #0]
 8007cf6:	6812      	ldr	r2, [r2, #0]
 8007cf8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d00:	2300      	movs	r3, #0
 8007d02:	61bb      	str	r3, [r7, #24]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	61bb      	str	r3, [r7, #24]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	699b      	ldr	r3, [r3, #24]
 8007d12:	61bb      	str	r3, [r7, #24]
 8007d14:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	6812      	ldr	r2, [r2, #0]
 8007d1e:	6812      	ldr	r2, [r2, #0]
 8007d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007d26:	b662      	cpsie	i
 8007d28:	e197      	b.n	800805a <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d11d      	bne.n	8007d6e <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	6812      	ldr	r2, [r2, #0]
 8007d3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007d42:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d44:	2300      	movs	r3, #0
 8007d46:	617b      	str	r3, [r7, #20]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	695b      	ldr	r3, [r3, #20]
 8007d4e:	617b      	str	r3, [r7, #20]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	617b      	str	r3, [r7, #20]
 8007d58:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	6812      	ldr	r2, [r2, #0]
 8007d62:	6812      	ldr	r2, [r2, #0]
 8007d64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007d6a:	b662      	cpsie	i
 8007d6c:	e175      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	6812      	ldr	r2, [r2, #0]
 8007d76:	6812      	ldr	r2, [r2, #0]
 8007d78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d7c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d7e:	2300      	movs	r3, #0
 8007d80:	613b      	str	r3, [r7, #16]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	613b      	str	r3, [r7, #16]
 8007d92:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007d94:	e161      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	f200 811a 	bhi.w	8007fd4 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d123      	bne.n	8007df0 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007daa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f000 fc47 	bl	8008640 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e162      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	6812      	ldr	r2, [r2, #0]
 8007dc4:	6912      	ldr	r2, [r2, #16]
 8007dc6:	b2d2      	uxtb	r2, r2
 8007dc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dce:	1c5a      	adds	r2, r3, #1
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	3b01      	subs	r3, #1
 8007de8:	b29a      	uxth	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007dee:	e134      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d150      	bne.n	8007e9a <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	9300      	str	r3, [sp, #0]
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfe:	2200      	movs	r2, #0
 8007e00:	4906      	ldr	r1, [pc, #24]	; (8007e1c <HAL_I2C_Mem_Read+0x248>)
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f000 fac4 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d008      	beq.n	8007e20 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e137      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
 8007e12:	bf00      	nop
 8007e14:	00100002 	.word	0x00100002
 8007e18:	ffff0000 	.word	0xffff0000
 8007e1c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007e20:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	6812      	ldr	r2, [r2, #0]
 8007e2a:	6812      	ldr	r2, [r2, #0]
 8007e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e30:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	6812      	ldr	r2, [r2, #0]
 8007e3a:	6912      	ldr	r2, [r2, #16]
 8007e3c:	b2d2      	uxtb	r2, r2
 8007e3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e44:	1c5a      	adds	r2, r3, #1
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	b29a      	uxth	r2, r3
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007e64:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	6812      	ldr	r2, [r2, #0]
 8007e6e:	6912      	ldr	r2, [r2, #16]
 8007e70:	b2d2      	uxtb	r2, r2
 8007e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e78:	1c5a      	adds	r2, r3, #1
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e82:	3b01      	subs	r3, #1
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	3b01      	subs	r3, #1
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007e98:	e0df      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	497a      	ldr	r1, [pc, #488]	; (800808c <HAL_I2C_Mem_Read+0x4b8>)
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	f000 fa73 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d001      	beq.n	8007eb4 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e0e6      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	6812      	ldr	r2, [r2, #0]
 8007ebc:	6812      	ldr	r2, [r2, #0]
 8007ebe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ec2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ec4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	6812      	ldr	r2, [r2, #0]
 8007ece:	6912      	ldr	r2, [r2, #16]
 8007ed0:	b2d2      	uxtb	r2, r2
 8007ed2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	b29a      	uxth	r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ef8:	4b65      	ldr	r3, [pc, #404]	; (8008090 <HAL_I2C_Mem_Read+0x4bc>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	08db      	lsrs	r3, r3, #3
 8007efe:	4a65      	ldr	r2, [pc, #404]	; (8008094 <HAL_I2C_Mem_Read+0x4c0>)
 8007f00:	fba2 2303 	umull	r2, r3, r2, r3
 8007f04:	0a1a      	lsrs	r2, r3, #8
 8007f06:	4613      	mov	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4413      	add	r3, r2
 8007f0c:	00da      	lsls	r2, r3, #3
 8007f0e:	1ad3      	subs	r3, r2, r3
 8007f10:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	3b01      	subs	r3, #1
 8007f16:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d117      	bne.n	8007f4e <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2220      	movs	r2, #32
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f38:	f043 0220 	orr.w	r2, r3, #32
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007f40:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e099      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	695b      	ldr	r3, [r3, #20]
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	d1da      	bne.n	8007f12 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	6812      	ldr	r2, [r2, #0]
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	6812      	ldr	r2, [r2, #0]
 8007f74:	6912      	ldr	r2, [r2, #16]
 8007f76:	b2d2      	uxtb	r2, r2
 8007f78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7e:	1c5a      	adds	r2, r3, #1
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007f9e:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	6812      	ldr	r2, [r2, #0]
 8007fa8:	6912      	ldr	r2, [r2, #16]
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007fd2:	e042      	b.n	800805a <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fd6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 fb31 	bl	8008640 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e04c      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	6812      	ldr	r2, [r2, #0]
 8007ff0:	6912      	ldr	r2, [r2, #16]
 8007ff2:	b2d2      	uxtb	r2, r2
 8007ff4:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008004:	3b01      	subs	r3, #1
 8008006:	b29a      	uxth	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008010:	b29b      	uxth	r3, r3
 8008012:	3b01      	subs	r3, #1
 8008014:	b29a      	uxth	r2, r3
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	695b      	ldr	r3, [r3, #20]
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b04      	cmp	r3, #4
 8008026:	d118      	bne.n	800805a <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802c:	68fa      	ldr	r2, [r7, #12]
 800802e:	6812      	ldr	r2, [r2, #0]
 8008030:	6912      	ldr	r2, [r2, #16]
 8008032:	b2d2      	uxtb	r2, r2
 8008034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008044:	3b01      	subs	r3, #1
 8008046:	b29a      	uxth	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008050:	b29b      	uxth	r3, r3
 8008052:	3b01      	subs	r3, #1
 8008054:	b29a      	uxth	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800805e:	2b00      	cmp	r3, #0
 8008060:	f47f ae99 	bne.w	8007d96 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2220      	movs	r2, #32
 8008068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	e000      	b.n	8008082 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8008080:	2302      	movs	r3, #2
  }
}
 8008082:	4618      	mov	r0, r3
 8008084:	3728      	adds	r7, #40	; 0x28
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	00010004 	.word	0x00010004
 8008090:	20000060 	.word	0x20000060
 8008094:	14f8b589 	.word	0x14f8b589

08008098 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b088      	sub	sp, #32
 800809c:	af02      	add	r7, sp, #8
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	4608      	mov	r0, r1
 80080a2:	4611      	mov	r1, r2
 80080a4:	461a      	mov	r2, r3
 80080a6:	4603      	mov	r3, r0
 80080a8:	817b      	strh	r3, [r7, #10]
 80080aa:	460b      	mov	r3, r1
 80080ac:	813b      	strh	r3, [r7, #8]
 80080ae:	4613      	mov	r3, r2
 80080b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	6812      	ldr	r2, [r2, #0]
 80080ba:	6812      	ldr	r2, [r2, #0]
 80080bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f000 f95e 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00d      	beq.n	80080f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080e8:	d103      	bne.n	80080f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e05e      	b.n	80081b4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	897a      	ldrh	r2, [r7, #10]
 80080fc:	b2d2      	uxtb	r2, r2
 80080fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008102:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008106:	6a3a      	ldr	r2, [r7, #32]
 8008108:	492c      	ldr	r1, [pc, #176]	; (80081bc <I2C_RequestMemoryWrite+0x124>)
 800810a:	68f8      	ldr	r0, [r7, #12]
 800810c:	f000 f997 	bl	800843e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d001      	beq.n	800811a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e04c      	b.n	80081b4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800811a:	2300      	movs	r3, #0
 800811c:	617b      	str	r3, [r7, #20]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	695b      	ldr	r3, [r3, #20]
 8008124:	617b      	str	r3, [r7, #20]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	699b      	ldr	r3, [r3, #24]
 800812c:	617b      	str	r3, [r7, #20]
 800812e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008132:	6a39      	ldr	r1, [r7, #32]
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f000 fa01 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00d      	beq.n	800815c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008144:	2b04      	cmp	r3, #4
 8008146:	d107      	bne.n	8008158 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	6812      	ldr	r2, [r2, #0]
 8008150:	6812      	ldr	r2, [r2, #0]
 8008152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008156:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e02b      	b.n	80081b4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800815c:	88fb      	ldrh	r3, [r7, #6]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d105      	bne.n	800816e <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	893a      	ldrh	r2, [r7, #8]
 8008168:	b2d2      	uxtb	r2, r2
 800816a:	611a      	str	r2, [r3, #16]
 800816c:	e021      	b.n	80081b2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	893a      	ldrh	r2, [r7, #8]
 8008174:	0a12      	lsrs	r2, r2, #8
 8008176:	b292      	uxth	r2, r2
 8008178:	b2d2      	uxtb	r2, r2
 800817a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800817c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800817e:	6a39      	ldr	r1, [r7, #32]
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 f9db 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00d      	beq.n	80081a8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008190:	2b04      	cmp	r3, #4
 8008192:	d107      	bne.n	80081a4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	6812      	ldr	r2, [r2, #0]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e005      	b.n	80081b4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	893a      	ldrh	r2, [r7, #8]
 80081ae:	b2d2      	uxtb	r2, r2
 80081b0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3718      	adds	r7, #24
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}
 80081bc:	00010002 	.word	0x00010002

080081c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b088      	sub	sp, #32
 80081c4:	af02      	add	r7, sp, #8
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	4608      	mov	r0, r1
 80081ca:	4611      	mov	r1, r2
 80081cc:	461a      	mov	r2, r3
 80081ce:	4603      	mov	r3, r0
 80081d0:	817b      	strh	r3, [r7, #10]
 80081d2:	460b      	mov	r3, r1
 80081d4:	813b      	strh	r3, [r7, #8]
 80081d6:	4613      	mov	r3, r2
 80081d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68fa      	ldr	r2, [r7, #12]
 80081e0:	6812      	ldr	r2, [r2, #0]
 80081e2:	6812      	ldr	r2, [r2, #0]
 80081e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	6812      	ldr	r2, [r2, #0]
 80081f2:	6812      	ldr	r2, [r2, #0]
 80081f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fc:	9300      	str	r3, [sp, #0]
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	2200      	movs	r2, #0
 8008202:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008206:	68f8      	ldr	r0, [r7, #12]
 8008208:	f000 f8c2 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00d      	beq.n	800822e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008220:	d103      	bne.n	800822a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008228:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e0a9      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	897a      	ldrh	r2, [r7, #10]
 8008234:	b2d2      	uxtb	r2, r2
 8008236:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800823a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800823c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823e:	6a3a      	ldr	r2, [r7, #32]
 8008240:	4952      	ldr	r1, [pc, #328]	; (800838c <I2C_RequestMemoryRead+0x1cc>)
 8008242:	68f8      	ldr	r0, [r7, #12]
 8008244:	f000 f8fb 	bl	800843e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d001      	beq.n	8008252 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	e097      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008252:	2300      	movs	r3, #0
 8008254:	617b      	str	r3, [r7, #20]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	695b      	ldr	r3, [r3, #20]
 800825c:	617b      	str	r3, [r7, #20]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	617b      	str	r3, [r7, #20]
 8008266:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800826a:	6a39      	ldr	r1, [r7, #32]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 f965 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00d      	beq.n	8008294 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827c:	2b04      	cmp	r3, #4
 800827e:	d107      	bne.n	8008290 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	6812      	ldr	r2, [r2, #0]
 8008288:	6812      	ldr	r2, [r2, #0]
 800828a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800828e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e076      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008294:	88fb      	ldrh	r3, [r7, #6]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d105      	bne.n	80082a6 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	893a      	ldrh	r2, [r7, #8]
 80082a0:	b2d2      	uxtb	r2, r2
 80082a2:	611a      	str	r2, [r3, #16]
 80082a4:	e021      	b.n	80082ea <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	893a      	ldrh	r2, [r7, #8]
 80082ac:	0a12      	lsrs	r2, r2, #8
 80082ae:	b292      	uxth	r2, r2
 80082b0:	b2d2      	uxtb	r2, r2
 80082b2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082b6:	6a39      	ldr	r1, [r7, #32]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 f93f 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d00d      	beq.n	80082e0 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c8:	2b04      	cmp	r3, #4
 80082ca:	d107      	bne.n	80082dc <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	6812      	ldr	r2, [r2, #0]
 80082d4:	6812      	ldr	r2, [r2, #0]
 80082d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e050      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	893a      	ldrh	r2, [r7, #8]
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ec:	6a39      	ldr	r1, [r7, #32]
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f000 f924 	bl	800853c <I2C_WaitOnTXEFlagUntilTimeout>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00d      	beq.n	8008316 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fe:	2b04      	cmp	r3, #4
 8008300:	d107      	bne.n	8008312 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68fa      	ldr	r2, [r7, #12]
 8008308:	6812      	ldr	r2, [r2, #0]
 800830a:	6812      	ldr	r2, [r2, #0]
 800830c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008310:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e035      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	6812      	ldr	r2, [r2, #0]
 800831e:	6812      	ldr	r2, [r2, #0]
 8008320:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008324:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	2200      	movs	r2, #0
 800832e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 f82c 	bl	8008390 <I2C_WaitOnFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00d      	beq.n	800835a <I2C_RequestMemoryRead+0x19a>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800834c:	d103      	bne.n	8008356 <I2C_RequestMemoryRead+0x196>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008354:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008356:	2303      	movs	r3, #3
 8008358:	e013      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	897a      	ldrh	r2, [r7, #10]
 8008360:	b2d2      	uxtb	r2, r2
 8008362:	f042 0201 	orr.w	r2, r2, #1
 8008366:	b2d2      	uxtb	r2, r2
 8008368:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	6a3a      	ldr	r2, [r7, #32]
 800836e:	4907      	ldr	r1, [pc, #28]	; (800838c <I2C_RequestMemoryRead+0x1cc>)
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 f864 	bl	800843e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d001      	beq.n	8008380 <I2C_RequestMemoryRead+0x1c0>
  {
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e000      	b.n	8008382 <I2C_RequestMemoryRead+0x1c2>
  }

  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	00010002 	.word	0x00010002

08008390 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	603b      	str	r3, [r7, #0]
 800839c:	4613      	mov	r3, r2
 800839e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083a0:	e025      	b.n	80083ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083a8:	d021      	beq.n	80083ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083aa:	f7fe f8db 	bl	8006564 <HAL_GetTick>
 80083ae:	4602      	mov	r2, r0
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	1ad2      	subs	r2, r2, r3
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d802      	bhi.n	80083c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d116      	bne.n	80083ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083da:	f043 0220 	orr.w	r2, r3, #32
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e023      	b.n	8008436 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	0c1b      	lsrs	r3, r3, #16
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d10d      	bne.n	8008414 <I2C_WaitOnFlagUntilTimeout+0x84>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	43da      	mvns	r2, r3
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	4013      	ands	r3, r2
 8008404:	b29b      	uxth	r3, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	bf0c      	ite	eq
 800840a:	2301      	moveq	r3, #1
 800840c:	2300      	movne	r3, #0
 800840e:	b2db      	uxtb	r3, r3
 8008410:	461a      	mov	r2, r3
 8008412:	e00c      	b.n	800842e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	699b      	ldr	r3, [r3, #24]
 800841a:	43da      	mvns	r2, r3
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	4013      	ands	r3, r2
 8008420:	b29b      	uxth	r3, r3
 8008422:	2b00      	cmp	r3, #0
 8008424:	bf0c      	ite	eq
 8008426:	2301      	moveq	r3, #1
 8008428:	2300      	movne	r3, #0
 800842a:	b2db      	uxtb	r3, r3
 800842c:	461a      	mov	r2, r3
 800842e:	79fb      	ldrb	r3, [r7, #7]
 8008430:	429a      	cmp	r2, r3
 8008432:	d0b6      	beq.n	80083a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b084      	sub	sp, #16
 8008442:	af00      	add	r7, sp, #0
 8008444:	60f8      	str	r0, [r7, #12]
 8008446:	60b9      	str	r1, [r7, #8]
 8008448:	607a      	str	r2, [r7, #4]
 800844a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800844c:	e051      	b.n	80084f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	695b      	ldr	r3, [r3, #20]
 8008454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800845c:	d123      	bne.n	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	6812      	ldr	r2, [r2, #0]
 8008466:	6812      	ldr	r2, [r2, #0]
 8008468:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800846c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008476:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2200      	movs	r2, #0
 800847c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2220      	movs	r2, #32
 8008482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008492:	f043 0204 	orr.w	r2, r3, #4
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	e046      	b.n	8008534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084ac:	d021      	beq.n	80084f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ae:	f7fe f859 	bl	8006564 <HAL_GetTick>
 80084b2:	4602      	mov	r2, r0
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	1ad2      	subs	r2, r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d802      	bhi.n	80084c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d116      	bne.n	80084f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2200      	movs	r2, #0
 80084c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084de:	f043 0220 	orr.w	r2, r3, #32
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e020      	b.n	8008534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	0c1b      	lsrs	r3, r3, #16
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d10c      	bne.n	8008516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	43da      	mvns	r2, r3
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	4013      	ands	r3, r2
 8008508:	b29b      	uxth	r3, r3
 800850a:	2b00      	cmp	r3, #0
 800850c:	bf14      	ite	ne
 800850e:	2301      	movne	r3, #1
 8008510:	2300      	moveq	r3, #0
 8008512:	b2db      	uxtb	r3, r3
 8008514:	e00b      	b.n	800852e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	43da      	mvns	r2, r3
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	4013      	ands	r3, r2
 8008522:	b29b      	uxth	r3, r3
 8008524:	2b00      	cmp	r3, #0
 8008526:	bf14      	ite	ne
 8008528:	2301      	movne	r3, #1
 800852a:	2300      	moveq	r3, #0
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d18d      	bne.n	800844e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3710      	adds	r7, #16
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008548:	e02d      	b.n	80085a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	f000 f8ce 	bl	80086ec <I2C_IsAcknowledgeFailed>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d001      	beq.n	800855a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e02d      	b.n	80085b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008560:	d021      	beq.n	80085a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008562:	f7fd ffff 	bl	8006564 <HAL_GetTick>
 8008566:	4602      	mov	r2, r0
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	1ad2      	subs	r2, r2, r3
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	429a      	cmp	r2, r3
 8008570:	d802      	bhi.n	8008578 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d116      	bne.n	80085a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2200      	movs	r2, #0
 800857c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2220      	movs	r2, #32
 8008582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008592:	f043 0220 	orr.w	r2, r3, #32
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e007      	b.n	80085b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085b0:	2b80      	cmp	r3, #128	; 0x80
 80085b2:	d1ca      	bne.n	800854a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b084      	sub	sp, #16
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	60b9      	str	r1, [r7, #8]
 80085c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80085ca:	e02d      	b.n	8008628 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f000 f88d 	bl	80086ec <I2C_IsAcknowledgeFailed>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d001      	beq.n	80085dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e02d      	b.n	8008638 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085e2:	d021      	beq.n	8008628 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e4:	f7fd ffbe 	bl	8006564 <HAL_GetTick>
 80085e8:	4602      	mov	r2, r0
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	1ad2      	subs	r2, r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d802      	bhi.n	80085fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d116      	bne.n	8008628 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2220      	movs	r2, #32
 8008604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008614:	f043 0220 	orr.w	r2, r3, #32
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e007      	b.n	8008638 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	f003 0304 	and.w	r3, r3, #4
 8008632:	2b04      	cmp	r3, #4
 8008634:	d1ca      	bne.n	80085cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008636:	2300      	movs	r3, #0
}
 8008638:	4618      	mov	r0, r3
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	60b9      	str	r1, [r7, #8]
 800864a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800864c:	e042      	b.n	80086d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	f003 0310 	and.w	r3, r3, #16
 8008658:	2b10      	cmp	r3, #16
 800865a:	d119      	bne.n	8008690 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f06f 0210 	mvn.w	r2, #16
 8008664:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2200      	movs	r2, #0
 800866a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2220      	movs	r2, #32
 8008670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e029      	b.n	80086e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008690:	f7fd ff68 	bl	8006564 <HAL_GetTick>
 8008694:	4602      	mov	r2, r0
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	1ad2      	subs	r2, r2, r3
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	429a      	cmp	r2, r3
 800869e:	d802      	bhi.n	80086a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d116      	bne.n	80086d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2220      	movs	r2, #32
 80086b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c0:	f043 0220 	orr.w	r2, r3, #32
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086d0:	2301      	movs	r3, #1
 80086d2:	e007      	b.n	80086e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086de:	2b40      	cmp	r3, #64	; 0x40
 80086e0:	d1b5      	bne.n	800864e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	695b      	ldr	r3, [r3, #20]
 80086fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008702:	d11b      	bne.n	800873c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800870c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2220      	movs	r2, #32
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008728:	f043 0204 	orr.w	r2, r3, #4
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2200      	movs	r2, #0
 8008734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e000      	b.n	800873e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b086      	sub	sp, #24
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d101      	bne.n	800875a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e26c      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 0301 	and.w	r3, r3, #1
 8008762:	2b00      	cmp	r3, #0
 8008764:	f000 8087 	beq.w	8008876 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008768:	4b92      	ldr	r3, [pc, #584]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f003 030c 	and.w	r3, r3, #12
 8008770:	2b04      	cmp	r3, #4
 8008772:	d00c      	beq.n	800878e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008774:	4b8f      	ldr	r3, [pc, #572]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f003 030c 	and.w	r3, r3, #12
 800877c:	2b08      	cmp	r3, #8
 800877e:	d112      	bne.n	80087a6 <HAL_RCC_OscConfig+0x5e>
 8008780:	4b8c      	ldr	r3, [pc, #560]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800878c:	d10b      	bne.n	80087a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800878e:	4b89      	ldr	r3, [pc, #548]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d06c      	beq.n	8008874 <HAL_RCC_OscConfig+0x12c>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d168      	bne.n	8008874 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e246      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087ae:	d106      	bne.n	80087be <HAL_RCC_OscConfig+0x76>
 80087b0:	4a80      	ldr	r2, [pc, #512]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087b2:	4b80      	ldr	r3, [pc, #512]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087ba:	6013      	str	r3, [r2, #0]
 80087bc:	e02e      	b.n	800881c <HAL_RCC_OscConfig+0xd4>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10c      	bne.n	80087e0 <HAL_RCC_OscConfig+0x98>
 80087c6:	4a7b      	ldr	r2, [pc, #492]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087c8:	4b7a      	ldr	r3, [pc, #488]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087d0:	6013      	str	r3, [r2, #0]
 80087d2:	4a78      	ldr	r2, [pc, #480]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087d4:	4b77      	ldr	r3, [pc, #476]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80087dc:	6013      	str	r3, [r2, #0]
 80087de:	e01d      	b.n	800881c <HAL_RCC_OscConfig+0xd4>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087e8:	d10c      	bne.n	8008804 <HAL_RCC_OscConfig+0xbc>
 80087ea:	4a72      	ldr	r2, [pc, #456]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087ec:	4b71      	ldr	r3, [pc, #452]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80087f4:	6013      	str	r3, [r2, #0]
 80087f6:	4a6f      	ldr	r2, [pc, #444]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087f8:	4b6e      	ldr	r3, [pc, #440]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	e00b      	b.n	800881c <HAL_RCC_OscConfig+0xd4>
 8008804:	4a6b      	ldr	r2, [pc, #428]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008806:	4b6b      	ldr	r3, [pc, #428]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800880e:	6013      	str	r3, [r2, #0]
 8008810:	4a68      	ldr	r2, [pc, #416]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008812:	4b68      	ldr	r3, [pc, #416]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800881a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d013      	beq.n	800884c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008824:	f7fd fe9e 	bl	8006564 <HAL_GetTick>
 8008828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800882a:	e008      	b.n	800883e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800882c:	f7fd fe9a 	bl	8006564 <HAL_GetTick>
 8008830:	4602      	mov	r2, r0
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	1ad3      	subs	r3, r2, r3
 8008836:	2b64      	cmp	r3, #100	; 0x64
 8008838:	d901      	bls.n	800883e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e1fa      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800883e:	4b5d      	ldr	r3, [pc, #372]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d0f0      	beq.n	800882c <HAL_RCC_OscConfig+0xe4>
 800884a:	e014      	b.n	8008876 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800884c:	f7fd fe8a 	bl	8006564 <HAL_GetTick>
 8008850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008852:	e008      	b.n	8008866 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008854:	f7fd fe86 	bl	8006564 <HAL_GetTick>
 8008858:	4602      	mov	r2, r0
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	2b64      	cmp	r3, #100	; 0x64
 8008860:	d901      	bls.n	8008866 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e1e6      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008866:	4b53      	ldr	r3, [pc, #332]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1f0      	bne.n	8008854 <HAL_RCC_OscConfig+0x10c>
 8008872:	e000      	b.n	8008876 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b00      	cmp	r3, #0
 8008880:	d063      	beq.n	800894a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008882:	4b4c      	ldr	r3, [pc, #304]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	f003 030c 	and.w	r3, r3, #12
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00b      	beq.n	80088a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800888e:	4b49      	ldr	r3, [pc, #292]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	f003 030c 	and.w	r3, r3, #12
 8008896:	2b08      	cmp	r3, #8
 8008898:	d11c      	bne.n	80088d4 <HAL_RCC_OscConfig+0x18c>
 800889a:	4b46      	ldr	r3, [pc, #280]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d116      	bne.n	80088d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088a6:	4b43      	ldr	r3, [pc, #268]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0302 	and.w	r3, r3, #2
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d005      	beq.n	80088be <HAL_RCC_OscConfig+0x176>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d001      	beq.n	80088be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e1ba      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088be:	493d      	ldr	r1, [pc, #244]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80088c0:	4b3c      	ldr	r3, [pc, #240]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	695b      	ldr	r3, [r3, #20]
 80088cc:	00db      	lsls	r3, r3, #3
 80088ce:	4313      	orrs	r3, r2
 80088d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088d2:	e03a      	b.n	800894a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	691b      	ldr	r3, [r3, #16]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d020      	beq.n	800891e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80088dc:	4b36      	ldr	r3, [pc, #216]	; (80089b8 <HAL_RCC_OscConfig+0x270>)
 80088de:	2201      	movs	r2, #1
 80088e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088e2:	f7fd fe3f 	bl	8006564 <HAL_GetTick>
 80088e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088e8:	e008      	b.n	80088fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088ea:	f7fd fe3b 	bl	8006564 <HAL_GetTick>
 80088ee:	4602      	mov	r2, r0
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	1ad3      	subs	r3, r2, r3
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d901      	bls.n	80088fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80088f8:	2303      	movs	r3, #3
 80088fa:	e19b      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088fc:	4b2d      	ldr	r3, [pc, #180]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d0f0      	beq.n	80088ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008908:	492a      	ldr	r1, [pc, #168]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 800890a:	4b2a      	ldr	r3, [pc, #168]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	00db      	lsls	r3, r3, #3
 8008918:	4313      	orrs	r3, r2
 800891a:	600b      	str	r3, [r1, #0]
 800891c:	e015      	b.n	800894a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800891e:	4b26      	ldr	r3, [pc, #152]	; (80089b8 <HAL_RCC_OscConfig+0x270>)
 8008920:	2200      	movs	r2, #0
 8008922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008924:	f7fd fe1e 	bl	8006564 <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800892a:	e008      	b.n	800893e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800892c:	f7fd fe1a 	bl	8006564 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	2b02      	cmp	r3, #2
 8008938:	d901      	bls.n	800893e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e17a      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800893e:	4b1d      	ldr	r3, [pc, #116]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0302 	and.w	r3, r3, #2
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1f0      	bne.n	800892c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f003 0308 	and.w	r3, r3, #8
 8008952:	2b00      	cmp	r3, #0
 8008954:	d03a      	beq.n	80089cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d019      	beq.n	8008992 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800895e:	4b17      	ldr	r3, [pc, #92]	; (80089bc <HAL_RCC_OscConfig+0x274>)
 8008960:	2201      	movs	r2, #1
 8008962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008964:	f7fd fdfe 	bl	8006564 <HAL_GetTick>
 8008968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800896a:	e008      	b.n	800897e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800896c:	f7fd fdfa 	bl	8006564 <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	2b02      	cmp	r3, #2
 8008978:	d901      	bls.n	800897e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e15a      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800897e:	4b0d      	ldr	r3, [pc, #52]	; (80089b4 <HAL_RCC_OscConfig+0x26c>)
 8008980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008982:	f003 0302 	and.w	r3, r3, #2
 8008986:	2b00      	cmp	r3, #0
 8008988:	d0f0      	beq.n	800896c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800898a:	2001      	movs	r0, #1
 800898c:	f000 fb0a 	bl	8008fa4 <RCC_Delay>
 8008990:	e01c      	b.n	80089cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008992:	4b0a      	ldr	r3, [pc, #40]	; (80089bc <HAL_RCC_OscConfig+0x274>)
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008998:	f7fd fde4 	bl	8006564 <HAL_GetTick>
 800899c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800899e:	e00f      	b.n	80089c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089a0:	f7fd fde0 	bl	8006564 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d908      	bls.n	80089c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e140      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
 80089b2:	bf00      	nop
 80089b4:	40021000 	.word	0x40021000
 80089b8:	42420000 	.word	0x42420000
 80089bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089c0:	4b9e      	ldr	r3, [pc, #632]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 80089c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c4:	f003 0302 	and.w	r3, r3, #2
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1e9      	bne.n	80089a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0304 	and.w	r3, r3, #4
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 80a6 	beq.w	8008b26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089da:	2300      	movs	r3, #0
 80089dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089de:	4b97      	ldr	r3, [pc, #604]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 80089e0:	69db      	ldr	r3, [r3, #28]
 80089e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10d      	bne.n	8008a06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089ea:	4a94      	ldr	r2, [pc, #592]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 80089ec:	4b93      	ldr	r3, [pc, #588]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 80089ee:	69db      	ldr	r3, [r3, #28]
 80089f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089f4:	61d3      	str	r3, [r2, #28]
 80089f6:	4b91      	ldr	r3, [pc, #580]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 80089f8:	69db      	ldr	r3, [r3, #28]
 80089fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fe:	60bb      	str	r3, [r7, #8]
 8008a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a02:	2301      	movs	r3, #1
 8008a04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a06:	4b8e      	ldr	r3, [pc, #568]	; (8008c40 <HAL_RCC_OscConfig+0x4f8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d118      	bne.n	8008a44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a12:	4a8b      	ldr	r2, [pc, #556]	; (8008c40 <HAL_RCC_OscConfig+0x4f8>)
 8008a14:	4b8a      	ldr	r3, [pc, #552]	; (8008c40 <HAL_RCC_OscConfig+0x4f8>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a1e:	f7fd fda1 	bl	8006564 <HAL_GetTick>
 8008a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a24:	e008      	b.n	8008a38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a26:	f7fd fd9d 	bl	8006564 <HAL_GetTick>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	2b64      	cmp	r3, #100	; 0x64
 8008a32:	d901      	bls.n	8008a38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008a34:	2303      	movs	r3, #3
 8008a36:	e0fd      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a38:	4b81      	ldr	r3, [pc, #516]	; (8008c40 <HAL_RCC_OscConfig+0x4f8>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d0f0      	beq.n	8008a26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d106      	bne.n	8008a5a <HAL_RCC_OscConfig+0x312>
 8008a4c:	4a7b      	ldr	r2, [pc, #492]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a4e:	4b7b      	ldr	r3, [pc, #492]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a50:	6a1b      	ldr	r3, [r3, #32]
 8008a52:	f043 0301 	orr.w	r3, r3, #1
 8008a56:	6213      	str	r3, [r2, #32]
 8008a58:	e02d      	b.n	8008ab6 <HAL_RCC_OscConfig+0x36e>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10c      	bne.n	8008a7c <HAL_RCC_OscConfig+0x334>
 8008a62:	4a76      	ldr	r2, [pc, #472]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a64:	4b75      	ldr	r3, [pc, #468]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a66:	6a1b      	ldr	r3, [r3, #32]
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	6213      	str	r3, [r2, #32]
 8008a6e:	4a73      	ldr	r2, [pc, #460]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a70:	4b72      	ldr	r3, [pc, #456]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a72:	6a1b      	ldr	r3, [r3, #32]
 8008a74:	f023 0304 	bic.w	r3, r3, #4
 8008a78:	6213      	str	r3, [r2, #32]
 8008a7a:	e01c      	b.n	8008ab6 <HAL_RCC_OscConfig+0x36e>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	2b05      	cmp	r3, #5
 8008a82:	d10c      	bne.n	8008a9e <HAL_RCC_OscConfig+0x356>
 8008a84:	4a6d      	ldr	r2, [pc, #436]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a86:	4b6d      	ldr	r3, [pc, #436]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a88:	6a1b      	ldr	r3, [r3, #32]
 8008a8a:	f043 0304 	orr.w	r3, r3, #4
 8008a8e:	6213      	str	r3, [r2, #32]
 8008a90:	4a6a      	ldr	r2, [pc, #424]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a92:	4b6a      	ldr	r3, [pc, #424]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	f043 0301 	orr.w	r3, r3, #1
 8008a9a:	6213      	str	r3, [r2, #32]
 8008a9c:	e00b      	b.n	8008ab6 <HAL_RCC_OscConfig+0x36e>
 8008a9e:	4a67      	ldr	r2, [pc, #412]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008aa0:	4b66      	ldr	r3, [pc, #408]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008aa2:	6a1b      	ldr	r3, [r3, #32]
 8008aa4:	f023 0301 	bic.w	r3, r3, #1
 8008aa8:	6213      	str	r3, [r2, #32]
 8008aaa:	4a64      	ldr	r2, [pc, #400]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008aac:	4b63      	ldr	r3, [pc, #396]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008aae:	6a1b      	ldr	r3, [r3, #32]
 8008ab0:	f023 0304 	bic.w	r3, r3, #4
 8008ab4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d015      	beq.n	8008aea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008abe:	f7fd fd51 	bl	8006564 <HAL_GetTick>
 8008ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ac4:	e00a      	b.n	8008adc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ac6:	f7fd fd4d 	bl	8006564 <HAL_GetTick>
 8008aca:	4602      	mov	r2, r0
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d901      	bls.n	8008adc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e0ab      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008adc:	4b57      	ldr	r3, [pc, #348]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008ade:	6a1b      	ldr	r3, [r3, #32]
 8008ae0:	f003 0302 	and.w	r3, r3, #2
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d0ee      	beq.n	8008ac6 <HAL_RCC_OscConfig+0x37e>
 8008ae8:	e014      	b.n	8008b14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008aea:	f7fd fd3b 	bl	8006564 <HAL_GetTick>
 8008aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008af0:	e00a      	b.n	8008b08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008af2:	f7fd fd37 	bl	8006564 <HAL_GetTick>
 8008af6:	4602      	mov	r2, r0
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d901      	bls.n	8008b08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e095      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b08:	4b4c      	ldr	r3, [pc, #304]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b0a:	6a1b      	ldr	r3, [r3, #32]
 8008b0c:	f003 0302 	and.w	r3, r3, #2
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1ee      	bne.n	8008af2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008b14:	7dfb      	ldrb	r3, [r7, #23]
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d105      	bne.n	8008b26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b1a:	4a48      	ldr	r2, [pc, #288]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b1c:	4b47      	ldr	r3, [pc, #284]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	69db      	ldr	r3, [r3, #28]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f000 8081 	beq.w	8008c32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008b30:	4b42      	ldr	r3, [pc, #264]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	f003 030c 	and.w	r3, r3, #12
 8008b38:	2b08      	cmp	r3, #8
 8008b3a:	d061      	beq.n	8008c00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	69db      	ldr	r3, [r3, #28]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d146      	bne.n	8008bd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b44:	4b3f      	ldr	r3, [pc, #252]	; (8008c44 <HAL_RCC_OscConfig+0x4fc>)
 8008b46:	2200      	movs	r2, #0
 8008b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b4a:	f7fd fd0b 	bl	8006564 <HAL_GetTick>
 8008b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008b50:	e008      	b.n	8008b64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b52:	f7fd fd07 	bl	8006564 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d901      	bls.n	8008b64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e067      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008b64:	4b35      	ldr	r3, [pc, #212]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1f0      	bne.n	8008b52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b78:	d108      	bne.n	8008b8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008b7a:	4930      	ldr	r1, [pc, #192]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b7c:	4b2f      	ldr	r3, [pc, #188]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b8c:	482b      	ldr	r0, [pc, #172]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b8e:	4b2b      	ldr	r3, [pc, #172]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a19      	ldr	r1, [r3, #32]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9e:	430b      	orrs	r3, r1
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ba4:	4b27      	ldr	r3, [pc, #156]	; (8008c44 <HAL_RCC_OscConfig+0x4fc>)
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008baa:	f7fd fcdb 	bl	8006564 <HAL_GetTick>
 8008bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008bb0:	e008      	b.n	8008bc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bb2:	f7fd fcd7 	bl	8006564 <HAL_GetTick>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	1ad3      	subs	r3, r2, r3
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d901      	bls.n	8008bc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e037      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008bc4:	4b1d      	ldr	r3, [pc, #116]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0f0      	beq.n	8008bb2 <HAL_RCC_OscConfig+0x46a>
 8008bd0:	e02f      	b.n	8008c32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bd2:	4b1c      	ldr	r3, [pc, #112]	; (8008c44 <HAL_RCC_OscConfig+0x4fc>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bd8:	f7fd fcc4 	bl	8006564 <HAL_GetTick>
 8008bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bde:	e008      	b.n	8008bf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008be0:	f7fd fcc0 	bl	8006564 <HAL_GetTick>
 8008be4:	4602      	mov	r2, r0
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d901      	bls.n	8008bf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e020      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bf2:	4b12      	ldr	r3, [pc, #72]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d1f0      	bne.n	8008be0 <HAL_RCC_OscConfig+0x498>
 8008bfe:	e018      	b.n	8008c32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	69db      	ldr	r3, [r3, #28]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d101      	bne.n	8008c0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e013      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008c0c:	4b0b      	ldr	r3, [pc, #44]	; (8008c3c <HAL_RCC_OscConfig+0x4f4>)
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6a1b      	ldr	r3, [r3, #32]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d106      	bne.n	8008c2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d001      	beq.n	8008c32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e000      	b.n	8008c34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	40021000 	.word	0x40021000
 8008c40:	40007000 	.word	0x40007000
 8008c44:	42420060 	.word	0x42420060

08008c48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d101      	bne.n	8008c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e0d0      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c5c:	4b6a      	ldr	r3, [pc, #424]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 0207 	and.w	r2, r3, #7
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d210      	bcs.n	8008c8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c6a:	4967      	ldr	r1, [pc, #412]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008c6c:	4b66      	ldr	r3, [pc, #408]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f023 0207 	bic.w	r2, r3, #7
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c7a:	4b63      	ldr	r3, [pc, #396]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f003 0207 	and.w	r2, r3, #7
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d001      	beq.n	8008c8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	e0b8      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 0302 	and.w	r3, r3, #2
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d020      	beq.n	8008cda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 0304 	and.w	r3, r3, #4
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d005      	beq.n	8008cb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ca4:	4a59      	ldr	r2, [pc, #356]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008ca6:	4b59      	ldr	r3, [pc, #356]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008cae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f003 0308 	and.w	r3, r3, #8
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d005      	beq.n	8008cc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008cbc:	4a53      	ldr	r2, [pc, #332]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008cbe:	4b53      	ldr	r3, [pc, #332]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008cc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008cc8:	4950      	ldr	r1, [pc, #320]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008cca:	4b50      	ldr	r3, [pc, #320]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d040      	beq.n	8008d68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d107      	bne.n	8008cfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cee:	4b47      	ldr	r3, [pc, #284]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d115      	bne.n	8008d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e07f      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d107      	bne.n	8008d16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d06:	4b41      	ldr	r3, [pc, #260]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e073      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d16:	4b3d      	ldr	r3, [pc, #244]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0302 	and.w	r3, r3, #2
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d101      	bne.n	8008d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	e06b      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d26:	4939      	ldr	r1, [pc, #228]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008d28:	4b38      	ldr	r3, [pc, #224]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	f023 0203 	bic.w	r2, r3, #3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008d38:	f7fd fc14 	bl	8006564 <HAL_GetTick>
 8008d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d3e:	e00a      	b.n	8008d56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d40:	f7fd fc10 	bl	8006564 <HAL_GetTick>
 8008d44:	4602      	mov	r2, r0
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d901      	bls.n	8008d56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008d52:	2303      	movs	r3, #3
 8008d54:	e053      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d56:	4b2d      	ldr	r3, [pc, #180]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f003 020c 	and.w	r2, r3, #12
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d1eb      	bne.n	8008d40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d68:	4b27      	ldr	r3, [pc, #156]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 0207 	and.w	r2, r3, #7
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d910      	bls.n	8008d98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d76:	4924      	ldr	r1, [pc, #144]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008d78:	4b23      	ldr	r3, [pc, #140]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f023 0207 	bic.w	r2, r3, #7
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d86:	4b20      	ldr	r3, [pc, #128]	; (8008e08 <HAL_RCC_ClockConfig+0x1c0>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0207 	and.w	r2, r3, #7
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d001      	beq.n	8008d98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e032      	b.n	8008dfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d008      	beq.n	8008db6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008da4:	4919      	ldr	r1, [pc, #100]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008da6:	4b19      	ldr	r3, [pc, #100]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0308 	and.w	r3, r3, #8
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d009      	beq.n	8008dd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008dc2:	4912      	ldr	r1, [pc, #72]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008dc4:	4b11      	ldr	r3, [pc, #68]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	691b      	ldr	r3, [r3, #16]
 8008dd0:	00db      	lsls	r3, r3, #3
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008dd6:	f000 f821 	bl	8008e1c <HAL_RCC_GetSysClockFreq>
 8008dda:	4601      	mov	r1, r0
 8008ddc:	4b0b      	ldr	r3, [pc, #44]	; (8008e0c <HAL_RCC_ClockConfig+0x1c4>)
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	091b      	lsrs	r3, r3, #4
 8008de2:	f003 030f 	and.w	r3, r3, #15
 8008de6:	4a0a      	ldr	r2, [pc, #40]	; (8008e10 <HAL_RCC_ClockConfig+0x1c8>)
 8008de8:	5cd3      	ldrb	r3, [r2, r3]
 8008dea:	fa21 f303 	lsr.w	r3, r1, r3
 8008dee:	4a09      	ldr	r2, [pc, #36]	; (8008e14 <HAL_RCC_ClockConfig+0x1cc>)
 8008df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008df2:	4b09      	ldr	r3, [pc, #36]	; (8008e18 <HAL_RCC_ClockConfig+0x1d0>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7fc ff0c 	bl	8005c14 <HAL_InitTick>

  return HAL_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	40022000 	.word	0x40022000
 8008e0c:	40021000 	.word	0x40021000
 8008e10:	0800cd48 	.word	0x0800cd48
 8008e14:	20000060 	.word	0x20000060
 8008e18:	20000064 	.word	0x20000064

08008e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e1c:	b490      	push	{r4, r7}
 8008e1e:	b08a      	sub	sp, #40	; 0x28
 8008e20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008e22:	4b2a      	ldr	r3, [pc, #168]	; (8008ecc <HAL_RCC_GetSysClockFreq+0xb0>)
 8008e24:	1d3c      	adds	r4, r7, #4
 8008e26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008e28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008e2c:	4b28      	ldr	r3, [pc, #160]	; (8008ed0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008e2e:	881b      	ldrh	r3, [r3, #0]
 8008e30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008e32:	2300      	movs	r3, #0
 8008e34:	61fb      	str	r3, [r7, #28]
 8008e36:	2300      	movs	r3, #0
 8008e38:	61bb      	str	r3, [r7, #24]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8008e3e:	2300      	movs	r3, #0
 8008e40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008e42:	2300      	movs	r3, #0
 8008e44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008e46:	4b23      	ldr	r3, [pc, #140]	; (8008ed4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	f003 030c 	and.w	r3, r3, #12
 8008e52:	2b04      	cmp	r3, #4
 8008e54:	d002      	beq.n	8008e5c <HAL_RCC_GetSysClockFreq+0x40>
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	d003      	beq.n	8008e62 <HAL_RCC_GetSysClockFreq+0x46>
 8008e5a:	e02d      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008e5c:	4b1e      	ldr	r3, [pc, #120]	; (8008ed8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e5e:	623b      	str	r3, [r7, #32]
      break;
 8008e60:	e02d      	b.n	8008ebe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	0c9b      	lsrs	r3, r3, #18
 8008e66:	f003 030f 	and.w	r3, r3, #15
 8008e6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008e6e:	4413      	add	r3, r2
 8008e70:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008e74:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d013      	beq.n	8008ea8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008e80:	4b14      	ldr	r3, [pc, #80]	; (8008ed4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	0c5b      	lsrs	r3, r3, #17
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008e8e:	4413      	add	r3, r2
 8008e90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008e94:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	4a0f      	ldr	r2, [pc, #60]	; (8008ed8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e9a:	fb02 f203 	mul.w	r2, r2, r3
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ea6:	e004      	b.n	8008eb2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	4a0c      	ldr	r2, [pc, #48]	; (8008edc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008eac:	fb02 f303 	mul.w	r3, r2, r3
 8008eb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	623b      	str	r3, [r7, #32]
      break;
 8008eb6:	e002      	b.n	8008ebe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008eb8:	4b07      	ldr	r3, [pc, #28]	; (8008ed8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008eba:	623b      	str	r3, [r7, #32]
      break;
 8008ebc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3728      	adds	r7, #40	; 0x28
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bc90      	pop	{r4, r7}
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop
 8008ecc:	0800c08c 	.word	0x0800c08c
 8008ed0:	0800c09c 	.word	0x0800c09c
 8008ed4:	40021000 	.word	0x40021000
 8008ed8:	007a1200 	.word	0x007a1200
 8008edc:	003d0900 	.word	0x003d0900

08008ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ee4:	4b02      	ldr	r3, [pc, #8]	; (8008ef0 <HAL_RCC_GetHCLKFreq+0x10>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bc80      	pop	{r7}
 8008eee:	4770      	bx	lr
 8008ef0:	20000060 	.word	0x20000060

08008ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008ef8:	f7ff fff2 	bl	8008ee0 <HAL_RCC_GetHCLKFreq>
 8008efc:	4601      	mov	r1, r0
 8008efe:	4b05      	ldr	r3, [pc, #20]	; (8008f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	0a1b      	lsrs	r3, r3, #8
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	4a03      	ldr	r2, [pc, #12]	; (8008f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f0a:	5cd3      	ldrb	r3, [r2, r3]
 8008f0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	40021000 	.word	0x40021000
 8008f18:	0800cd58 	.word	0x0800cd58

08008f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008f20:	f7ff ffde 	bl	8008ee0 <HAL_RCC_GetHCLKFreq>
 8008f24:	4601      	mov	r1, r0
 8008f26:	4b05      	ldr	r3, [pc, #20]	; (8008f3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	0adb      	lsrs	r3, r3, #11
 8008f2c:	f003 0307 	and.w	r3, r3, #7
 8008f30:	4a03      	ldr	r2, [pc, #12]	; (8008f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f32:	5cd3      	ldrb	r3, [r2, r3]
 8008f34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	40021000 	.word	0x40021000
 8008f40:	0800cd58 	.word	0x0800cd58

08008f44 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	220f      	movs	r2, #15
 8008f52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008f54:	4b11      	ldr	r3, [pc, #68]	; (8008f9c <HAL_RCC_GetClockConfig+0x58>)
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f003 0203 	and.w	r2, r3, #3
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008f60:	4b0e      	ldr	r3, [pc, #56]	; (8008f9c <HAL_RCC_GetClockConfig+0x58>)
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008f6c:	4b0b      	ldr	r3, [pc, #44]	; (8008f9c <HAL_RCC_GetClockConfig+0x58>)
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008f78:	4b08      	ldr	r3, [pc, #32]	; (8008f9c <HAL_RCC_GetClockConfig+0x58>)
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	08db      	lsrs	r3, r3, #3
 8008f7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008f86:	4b06      	ldr	r3, [pc, #24]	; (8008fa0 <HAL_RCC_GetClockConfig+0x5c>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f003 0207 	and.w	r2, r3, #7
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8008f92:	bf00      	nop
 8008f94:	370c      	adds	r7, #12
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bc80      	pop	{r7}
 8008f9a:	4770      	bx	lr
 8008f9c:	40021000 	.word	0x40021000
 8008fa0:	40022000 	.word	0x40022000

08008fa4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008fac:	4b0a      	ldr	r3, [pc, #40]	; (8008fd8 <RCC_Delay+0x34>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a0a      	ldr	r2, [pc, #40]	; (8008fdc <RCC_Delay+0x38>)
 8008fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb6:	0a5b      	lsrs	r3, r3, #9
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	fb02 f303 	mul.w	r3, r2, r3
 8008fbe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008fc0:	bf00      	nop
  }
  while (Delay --);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	1e5a      	subs	r2, r3, #1
 8008fc6:	60fa      	str	r2, [r7, #12]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d1f9      	bne.n	8008fc0 <RCC_Delay+0x1c>
}
 8008fcc:	bf00      	nop
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bc80      	pop	{r7}
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	20000060 	.word	0x20000060
 8008fdc:	10624dd3 	.word	0x10624dd3

08008fe0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	613b      	str	r3, [r7, #16]
 8008fec:	2300      	movs	r3, #0
 8008fee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f003 0301 	and.w	r3, r3, #1
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d07d      	beq.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009000:	4b4f      	ldr	r3, [pc, #316]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009002:	69db      	ldr	r3, [r3, #28]
 8009004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10d      	bne.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800900c:	4a4c      	ldr	r2, [pc, #304]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800900e:	4b4c      	ldr	r3, [pc, #304]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009010:	69db      	ldr	r3, [r3, #28]
 8009012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009016:	61d3      	str	r3, [r2, #28]
 8009018:	4b49      	ldr	r3, [pc, #292]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800901a:	69db      	ldr	r3, [r3, #28]
 800901c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009020:	60bb      	str	r3, [r7, #8]
 8009022:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009024:	2301      	movs	r3, #1
 8009026:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009028:	4b46      	ldr	r3, [pc, #280]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009030:	2b00      	cmp	r3, #0
 8009032:	d118      	bne.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009034:	4a43      	ldr	r2, [pc, #268]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009036:	4b43      	ldr	r3, [pc, #268]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800903e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009040:	f7fd fa90 	bl	8006564 <HAL_GetTick>
 8009044:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009046:	e008      	b.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009048:	f7fd fa8c 	bl	8006564 <HAL_GetTick>
 800904c:	4602      	mov	r2, r0
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	1ad3      	subs	r3, r2, r3
 8009052:	2b64      	cmp	r3, #100	; 0x64
 8009054:	d901      	bls.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009056:	2303      	movs	r3, #3
 8009058:	e06d      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800905a:	4b3a      	ldr	r3, [pc, #232]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009062:	2b00      	cmp	r3, #0
 8009064:	d0f0      	beq.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009066:	4b36      	ldr	r3, [pc, #216]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800906e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d02e      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	429a      	cmp	r2, r3
 8009082:	d027      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009084:	4b2e      	ldr	r3, [pc, #184]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009086:	6a1b      	ldr	r3, [r3, #32]
 8009088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800908c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800908e:	4b2e      	ldr	r3, [pc, #184]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009090:	2201      	movs	r2, #1
 8009092:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009094:	4b2c      	ldr	r3, [pc, #176]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009096:	2200      	movs	r2, #0
 8009098:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800909a:	4a29      	ldr	r2, [pc, #164]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f003 0301 	and.w	r3, r3, #1
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d014      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090aa:	f7fd fa5b 	bl	8006564 <HAL_GetTick>
 80090ae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090b0:	e00a      	b.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090b2:	f7fd fa57 	bl	8006564 <HAL_GetTick>
 80090b6:	4602      	mov	r2, r0
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	1ad3      	subs	r3, r2, r3
 80090bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d901      	bls.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80090c4:	2303      	movs	r3, #3
 80090c6:	e036      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090c8:	4b1d      	ldr	r3, [pc, #116]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	f003 0302 	and.w	r3, r3, #2
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d0ee      	beq.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090d4:	491a      	ldr	r1, [pc, #104]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80090d6:	4b1a      	ldr	r3, [pc, #104]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80090e6:	7dfb      	ldrb	r3, [r7, #23]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d105      	bne.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090ec:	4a14      	ldr	r2, [pc, #80]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80090ee:	4b14      	ldr	r3, [pc, #80]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80090f0:	69db      	ldr	r3, [r3, #28]
 80090f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f003 0302 	and.w	r3, r3, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	d008      	beq.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009104:	490e      	ldr	r1, [pc, #56]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009106:	4b0e      	ldr	r3, [pc, #56]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	4313      	orrs	r3, r2
 8009114:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f003 0310 	and.w	r3, r3, #16
 800911e:	2b00      	cmp	r3, #0
 8009120:	d008      	beq.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009122:	4907      	ldr	r1, [pc, #28]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009124:	4b06      	ldr	r3, [pc, #24]	; (8009140 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	4313      	orrs	r3, r2
 8009132:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	40021000 	.word	0x40021000
 8009144:	40007000 	.word	0x40007000
 8009148:	42420440 	.word	0x42420440

0800914c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800914c:	b590      	push	{r4, r7, lr}
 800914e:	b08d      	sub	sp, #52	; 0x34
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8009154:	4b55      	ldr	r3, [pc, #340]	; (80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8009156:	f107 040c 	add.w	r4, r7, #12
 800915a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800915c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8009160:	4b53      	ldr	r3, [pc, #332]	; (80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8009162:	881b      	ldrh	r3, [r3, #0]
 8009164:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8009166:	2300      	movs	r3, #0
 8009168:	627b      	str	r3, [r7, #36]	; 0x24
 800916a:	2300      	movs	r3, #0
 800916c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800916e:	2300      	movs	r3, #0
 8009170:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	61fb      	str	r3, [r7, #28]
 8009176:	2300      	movs	r3, #0
 8009178:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2b02      	cmp	r3, #2
 800917e:	d07f      	beq.n	8009280 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8009180:	2b10      	cmp	r3, #16
 8009182:	d002      	beq.n	800918a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8009184:	2b01      	cmp	r3, #1
 8009186:	d048      	beq.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8009188:	e08b      	b.n	80092a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800918a:	4b4a      	ldr	r3, [pc, #296]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8009190:	4b48      	ldr	r3, [pc, #288]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d07f      	beq.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	0c9b      	lsrs	r3, r3, #18
 80091a0:	f003 030f 	and.w	r3, r3, #15
 80091a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80091a8:	4413      	add	r3, r2
 80091aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80091ae:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d018      	beq.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80091ba:	4b3e      	ldr	r3, [pc, #248]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	0c5b      	lsrs	r3, r3, #17
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80091c8:	4413      	add	r3, r2
 80091ca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80091ce:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00d      	beq.n	80091f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80091da:	4a37      	ldr	r2, [pc, #220]	; (80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80091dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091de:	fbb2 f3f3 	udiv	r3, r2, r3
 80091e2:	6a3a      	ldr	r2, [r7, #32]
 80091e4:	fb02 f303 	mul.w	r3, r2, r3
 80091e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091ea:	e004      	b.n	80091f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	4a33      	ldr	r2, [pc, #204]	; (80092bc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80091f0:	fb02 f303 	mul.w	r3, r2, r3
 80091f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80091f6:	4b2f      	ldr	r3, [pc, #188]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80091fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009202:	d102      	bne.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8009204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009206:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8009208:	e048      	b.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800920a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	4a2c      	ldr	r2, [pc, #176]	; (80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8009210:	fba2 2303 	umull	r2, r3, r2, r3
 8009214:	085b      	lsrs	r3, r3, #1
 8009216:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8009218:	e040      	b.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800921a:	4b26      	ldr	r3, [pc, #152]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009220:	69fb      	ldr	r3, [r7, #28]
 8009222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800922a:	d108      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	f003 0302 	and.w	r3, r3, #2
 8009232:	2b00      	cmp	r3, #0
 8009234:	d003      	beq.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8009236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800923a:	62bb      	str	r3, [r7, #40]	; 0x28
 800923c:	e01f      	b.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009248:	d109      	bne.n	800925e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800924a:	4b1a      	ldr	r3, [pc, #104]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800924c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b00      	cmp	r3, #0
 8009254:	d003      	beq.n	800925e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8009256:	f649 4340 	movw	r3, #40000	; 0x9c40
 800925a:	62bb      	str	r3, [r7, #40]	; 0x28
 800925c:	e00f      	b.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009264:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009268:	d11a      	bne.n	80092a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800926a:	4b12      	ldr	r3, [pc, #72]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009272:	2b00      	cmp	r3, #0
 8009274:	d014      	beq.n	80092a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8009276:	f24f 4324 	movw	r3, #62500	; 0xf424
 800927a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800927c:	e010      	b.n	80092a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800927e:	e00f      	b.n	80092a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009280:	f7ff fe4c 	bl	8008f1c <HAL_RCC_GetPCLK2Freq>
 8009284:	4602      	mov	r2, r0
 8009286:	4b0b      	ldr	r3, [pc, #44]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	0b9b      	lsrs	r3, r3, #14
 800928c:	f003 0303 	and.w	r3, r3, #3
 8009290:	3301      	adds	r3, #1
 8009292:	005b      	lsls	r3, r3, #1
 8009294:	fbb2 f3f3 	udiv	r3, r2, r3
 8009298:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800929a:	e002      	b.n	80092a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800929c:	bf00      	nop
 800929e:	e000      	b.n	80092a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80092a0:	bf00      	nop
    }
  }
  return (frequency);
 80092a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3734      	adds	r7, #52	; 0x34
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd90      	pop	{r4, r7, pc}
 80092ac:	0800c0a0 	.word	0x0800c0a0
 80092b0:	0800c0b0 	.word	0x0800c0b0
 80092b4:	40021000 	.word	0x40021000
 80092b8:	007a1200 	.word	0x007a1200
 80092bc:	003d0900 	.word	0x003d0900
 80092c0:	aaaaaaab 	.word	0xaaaaaaab

080092c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d101      	bne.n	80092d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e041      	b.n	800935a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d106      	bne.n	80092f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7fc fe8c 	bl	8006008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2202      	movs	r2, #2
 80092f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	3304      	adds	r3, #4
 8009300:	4619      	mov	r1, r3
 8009302:	4610      	mov	r0, r2
 8009304:	f000 fd4c 	bl	8009da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2201      	movs	r2, #1
 800930c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
	...

08009364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b01      	cmp	r3, #1
 8009376:	d001      	beq.n	800937c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e03a      	b.n	80093f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2202      	movs	r2, #2
 8009380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	6812      	ldr	r2, [r2, #0]
 800938c:	68d2      	ldr	r2, [r2, #12]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a18      	ldr	r2, [pc, #96]	; (80093fc <HAL_TIM_Base_Start_IT+0x98>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d00e      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x58>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093a6:	d009      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x58>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a14      	ldr	r2, [pc, #80]	; (8009400 <HAL_TIM_Base_Start_IT+0x9c>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d004      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x58>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a13      	ldr	r2, [pc, #76]	; (8009404 <HAL_TIM_Base_Start_IT+0xa0>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d111      	bne.n	80093e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	f003 0307 	and.w	r3, r3, #7
 80093c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2b06      	cmp	r3, #6
 80093cc:	d010      	beq.n	80093f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	6812      	ldr	r2, [r2, #0]
 80093d6:	6812      	ldr	r2, [r2, #0]
 80093d8:	f042 0201 	orr.w	r2, r2, #1
 80093dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093de:	e007      	b.n	80093f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	6812      	ldr	r2, [r2, #0]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	f042 0201 	orr.w	r2, r2, #1
 80093ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3714      	adds	r7, #20
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bc80      	pop	{r7}
 80093fa:	4770      	bx	lr
 80093fc:	40012c00 	.word	0x40012c00
 8009400:	40000400 	.word	0x40000400
 8009404:	40000800 	.word	0x40000800

08009408 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b082      	sub	sp, #8
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e041      	b.n	800949e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	d106      	bne.n	8009434 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f839 	bl	80094a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2202      	movs	r2, #2
 8009438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	3304      	adds	r3, #4
 8009444:	4619      	mov	r1, r3
 8009446:	4610      	mov	r0, r2
 8009448:	f000 fcaa 	bl	8009da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2201      	movs	r2, #1
 8009460:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2201      	movs	r2, #1
 8009478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2201      	movs	r2, #1
 8009480:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3708      	adds	r7, #8
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80094a6:	b480      	push	{r7}
 80094a8:	b083      	sub	sp, #12
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80094ae:	bf00      	nop
 80094b0:	370c      	adds	r7, #12
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bc80      	pop	{r7}
 80094b6:	4770      	bx	lr

080094b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d109      	bne.n	80094dc <HAL_TIM_PWM_Start+0x24>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	bf14      	ite	ne
 80094d4:	2301      	movne	r3, #1
 80094d6:	2300      	moveq	r3, #0
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	e022      	b.n	8009522 <HAL_TIM_PWM_Start+0x6a>
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2b04      	cmp	r3, #4
 80094e0:	d109      	bne.n	80094f6 <HAL_TIM_PWM_Start+0x3e>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	bf14      	ite	ne
 80094ee:	2301      	movne	r3, #1
 80094f0:	2300      	moveq	r3, #0
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	e015      	b.n	8009522 <HAL_TIM_PWM_Start+0x6a>
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	2b08      	cmp	r3, #8
 80094fa:	d109      	bne.n	8009510 <HAL_TIM_PWM_Start+0x58>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009502:	b2db      	uxtb	r3, r3
 8009504:	2b01      	cmp	r3, #1
 8009506:	bf14      	ite	ne
 8009508:	2301      	movne	r3, #1
 800950a:	2300      	moveq	r3, #0
 800950c:	b2db      	uxtb	r3, r3
 800950e:	e008      	b.n	8009522 <HAL_TIM_PWM_Start+0x6a>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b01      	cmp	r3, #1
 800951a:	bf14      	ite	ne
 800951c:	2301      	movne	r3, #1
 800951e:	2300      	moveq	r3, #0
 8009520:	b2db      	uxtb	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d001      	beq.n	800952a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009526:	2301      	movs	r3, #1
 8009528:	e05e      	b.n	80095e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d104      	bne.n	800953a <HAL_TIM_PWM_Start+0x82>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2202      	movs	r2, #2
 8009534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009538:	e013      	b.n	8009562 <HAL_TIM_PWM_Start+0xaa>
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	2b04      	cmp	r3, #4
 800953e:	d104      	bne.n	800954a <HAL_TIM_PWM_Start+0x92>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2202      	movs	r2, #2
 8009544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009548:	e00b      	b.n	8009562 <HAL_TIM_PWM_Start+0xaa>
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b08      	cmp	r3, #8
 800954e:	d104      	bne.n	800955a <HAL_TIM_PWM_Start+0xa2>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009558:	e003      	b.n	8009562 <HAL_TIM_PWM_Start+0xaa>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2202      	movs	r2, #2
 800955e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2201      	movs	r2, #1
 8009568:	6839      	ldr	r1, [r7, #0]
 800956a:	4618      	mov	r0, r3
 800956c:	f000 fe98 	bl	800a2a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a1e      	ldr	r2, [pc, #120]	; (80095f0 <HAL_TIM_PWM_Start+0x138>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d107      	bne.n	800958a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	6812      	ldr	r2, [r2, #0]
 8009582:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009584:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009588:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a18      	ldr	r2, [pc, #96]	; (80095f0 <HAL_TIM_PWM_Start+0x138>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d00e      	beq.n	80095b2 <HAL_TIM_PWM_Start+0xfa>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800959c:	d009      	beq.n	80095b2 <HAL_TIM_PWM_Start+0xfa>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a14      	ldr	r2, [pc, #80]	; (80095f4 <HAL_TIM_PWM_Start+0x13c>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d004      	beq.n	80095b2 <HAL_TIM_PWM_Start+0xfa>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a12      	ldr	r2, [pc, #72]	; (80095f8 <HAL_TIM_PWM_Start+0x140>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d111      	bne.n	80095d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	f003 0307 	and.w	r3, r3, #7
 80095bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2b06      	cmp	r3, #6
 80095c2:	d010      	beq.n	80095e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	6812      	ldr	r2, [r2, #0]
 80095cc:	6812      	ldr	r2, [r2, #0]
 80095ce:	f042 0201 	orr.w	r2, r2, #1
 80095d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095d4:	e007      	b.n	80095e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	6812      	ldr	r2, [r2, #0]
 80095de:	6812      	ldr	r2, [r2, #0]
 80095e0:	f042 0201 	orr.w	r2, r2, #1
 80095e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3710      	adds	r7, #16
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	40012c00 	.word	0x40012c00
 80095f4:	40000400 	.word	0x40000400
 80095f8:	40000800 	.word	0x40000800

080095fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b086      	sub	sp, #24
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d101      	bne.n	8009610 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	e093      	b.n	8009738 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009616:	b2db      	uxtb	r3, r3
 8009618:	2b00      	cmp	r3, #0
 800961a:	d106      	bne.n	800962a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f7fc fd15 	bl	8006054 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2202      	movs	r2, #2
 800962e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009640:	f023 0307 	bic.w	r3, r3, #7
 8009644:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	3304      	adds	r3, #4
 800964e:	4619      	mov	r1, r3
 8009650:	4610      	mov	r0, r2
 8009652:	f000 fba5 	bl	8009da0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6a1b      	ldr	r3, [r3, #32]
 800966c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	4313      	orrs	r3, r2
 8009676:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800967e:	f023 0303 	bic.w	r3, r3, #3
 8009682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	689a      	ldr	r2, [r3, #8]
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	021b      	lsls	r3, r3, #8
 800968e:	4313      	orrs	r3, r2
 8009690:	693a      	ldr	r2, [r7, #16]
 8009692:	4313      	orrs	r3, r2
 8009694:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800969c:	f023 030c 	bic.w	r3, r3, #12
 80096a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	68da      	ldr	r2, [r3, #12]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	69db      	ldr	r3, [r3, #28]
 80096b6:	021b      	lsls	r3, r3, #8
 80096b8:	4313      	orrs	r3, r2
 80096ba:	693a      	ldr	r2, [r7, #16]
 80096bc:	4313      	orrs	r3, r2
 80096be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	691b      	ldr	r3, [r3, #16]
 80096c4:	011a      	lsls	r2, r3, #4
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	031b      	lsls	r3, r3, #12
 80096cc:	4313      	orrs	r3, r2
 80096ce:	693a      	ldr	r2, [r7, #16]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80096da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	685a      	ldr	r2, [r3, #4]
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	695b      	ldr	r3, [r3, #20]
 80096e4:	011b      	lsls	r3, r3, #4
 80096e6:	4313      	orrs	r3, r2
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2201      	movs	r2, #1
 800970a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2201      	movs	r2, #1
 8009712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2201      	movs	r2, #1
 800971a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2201      	movs	r2, #1
 8009722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2201      	movs	r2, #1
 8009732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3718      	adds	r7, #24
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009750:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009758:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009760:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009768:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d110      	bne.n	8009792 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009770:	7bfb      	ldrb	r3, [r7, #15]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d102      	bne.n	800977c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009776:	7b7b      	ldrb	r3, [r7, #13]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d001      	beq.n	8009780 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e068      	b.n	8009852 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2202      	movs	r2, #2
 800978c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009790:	e031      	b.n	80097f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b04      	cmp	r3, #4
 8009796:	d110      	bne.n	80097ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009798:	7bbb      	ldrb	r3, [r7, #14]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d102      	bne.n	80097a4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800979e:	7b3b      	ldrb	r3, [r7, #12]
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d001      	beq.n	80097a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80097a4:	2301      	movs	r3, #1
 80097a6:	e054      	b.n	8009852 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097b8:	e01d      	b.n	80097f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80097ba:	7bfb      	ldrb	r3, [r7, #15]
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d108      	bne.n	80097d2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80097c0:	7bbb      	ldrb	r3, [r7, #14]
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d105      	bne.n	80097d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80097c6:	7b7b      	ldrb	r3, [r7, #13]
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d102      	bne.n	80097d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80097cc:	7b3b      	ldrb	r3, [r7, #12]
 80097ce:	2b01      	cmp	r3, #1
 80097d0:	d001      	beq.n	80097d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	e03d      	b.n	8009852 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2202      	movs	r2, #2
 80097da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2202      	movs	r2, #2
 80097e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2202      	movs	r2, #2
 80097ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2202      	movs	r2, #2
 80097f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d002      	beq.n	8009802 <HAL_TIM_Encoder_Start+0xc2>
 80097fc:	2b04      	cmp	r3, #4
 80097fe:	d008      	beq.n	8009812 <HAL_TIM_Encoder_Start+0xd2>
 8009800:	e00f      	b.n	8009822 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2201      	movs	r2, #1
 8009808:	2100      	movs	r1, #0
 800980a:	4618      	mov	r0, r3
 800980c:	f000 fd48 	bl	800a2a0 <TIM_CCxChannelCmd>
      break;
 8009810:	e016      	b.n	8009840 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2201      	movs	r2, #1
 8009818:	2104      	movs	r1, #4
 800981a:	4618      	mov	r0, r3
 800981c:	f000 fd40 	bl	800a2a0 <TIM_CCxChannelCmd>
      break;
 8009820:	e00e      	b.n	8009840 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2201      	movs	r2, #1
 8009828:	2100      	movs	r1, #0
 800982a:	4618      	mov	r0, r3
 800982c:	f000 fd38 	bl	800a2a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2201      	movs	r2, #1
 8009836:	2104      	movs	r1, #4
 8009838:	4618      	mov	r0, r3
 800983a:	f000 fd31 	bl	800a2a0 <TIM_CCxChannelCmd>
      break;
 800983e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	6812      	ldr	r2, [r2, #0]
 8009848:	6812      	ldr	r2, [r2, #0]
 800984a:	f042 0201 	orr.w	r2, r2, #1
 800984e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}

0800985a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800985a:	b580      	push	{r7, lr}
 800985c:	b082      	sub	sp, #8
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	f003 0302 	and.w	r3, r3, #2
 800986c:	2b02      	cmp	r3, #2
 800986e:	d122      	bne.n	80098b6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	f003 0302 	and.w	r3, r3, #2
 800987a:	2b02      	cmp	r3, #2
 800987c:	d11b      	bne.n	80098b6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f06f 0202 	mvn.w	r2, #2
 8009886:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	699b      	ldr	r3, [r3, #24]
 8009894:	f003 0303 	and.w	r3, r3, #3
 8009898:	2b00      	cmp	r3, #0
 800989a:	d003      	beq.n	80098a4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fa63 	bl	8009d68 <HAL_TIM_IC_CaptureCallback>
 80098a2:	e005      	b.n	80098b0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 fa56 	bl	8009d56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 fa65 	bl	8009d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	f003 0304 	and.w	r3, r3, #4
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	d122      	bne.n	800990a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	68db      	ldr	r3, [r3, #12]
 80098ca:	f003 0304 	and.w	r3, r3, #4
 80098ce:	2b04      	cmp	r3, #4
 80098d0:	d11b      	bne.n	800990a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f06f 0204 	mvn.w	r2, #4
 80098da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2202      	movs	r2, #2
 80098e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	699b      	ldr	r3, [r3, #24]
 80098e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d003      	beq.n	80098f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 fa39 	bl	8009d68 <HAL_TIM_IC_CaptureCallback>
 80098f6:	e005      	b.n	8009904 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fa2c 	bl	8009d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fa3b 	bl	8009d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	f003 0308 	and.w	r3, r3, #8
 8009914:	2b08      	cmp	r3, #8
 8009916:	d122      	bne.n	800995e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	f003 0308 	and.w	r3, r3, #8
 8009922:	2b08      	cmp	r3, #8
 8009924:	d11b      	bne.n	800995e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f06f 0208 	mvn.w	r2, #8
 800992e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2204      	movs	r2, #4
 8009934:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	69db      	ldr	r3, [r3, #28]
 800993c:	f003 0303 	and.w	r3, r3, #3
 8009940:	2b00      	cmp	r3, #0
 8009942:	d003      	beq.n	800994c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fa0f 	bl	8009d68 <HAL_TIM_IC_CaptureCallback>
 800994a:	e005      	b.n	8009958 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f000 fa02 	bl	8009d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 fa11 	bl	8009d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2200      	movs	r2, #0
 800995c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	691b      	ldr	r3, [r3, #16]
 8009964:	f003 0310 	and.w	r3, r3, #16
 8009968:	2b10      	cmp	r3, #16
 800996a:	d122      	bne.n	80099b2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	f003 0310 	and.w	r3, r3, #16
 8009976:	2b10      	cmp	r3, #16
 8009978:	d11b      	bne.n	80099b2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f06f 0210 	mvn.w	r2, #16
 8009982:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2208      	movs	r2, #8
 8009988:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	69db      	ldr	r3, [r3, #28]
 8009990:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009994:	2b00      	cmp	r3, #0
 8009996:	d003      	beq.n	80099a0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 f9e5 	bl	8009d68 <HAL_TIM_IC_CaptureCallback>
 800999e:	e005      	b.n	80099ac <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 f9d8 	bl	8009d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f9e7 	bl	8009d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	f003 0301 	and.w	r3, r3, #1
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d10e      	bne.n	80099de <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d107      	bne.n	80099de <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f06f 0201 	mvn.w	r2, #1
 80099d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f7fc f85d 	bl	8005a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099e8:	2b80      	cmp	r3, #128	; 0x80
 80099ea:	d10e      	bne.n	8009a0a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	68db      	ldr	r3, [r3, #12]
 80099f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099f6:	2b80      	cmp	r3, #128	; 0x80
 80099f8:	d107      	bne.n	8009a0a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 fd27 	bl	800a458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a14:	2b40      	cmp	r3, #64	; 0x40
 8009a16:	d10e      	bne.n	8009a36 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	68db      	ldr	r3, [r3, #12]
 8009a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a22:	2b40      	cmp	r3, #64	; 0x40
 8009a24:	d107      	bne.n	8009a36 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 f9ab 	bl	8009d8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	f003 0320 	and.w	r3, r3, #32
 8009a40:	2b20      	cmp	r3, #32
 8009a42:	d10e      	bne.n	8009a62 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	f003 0320 	and.w	r3, r3, #32
 8009a4e:	2b20      	cmp	r3, #32
 8009a50:	d107      	bne.n	8009a62 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f06f 0220 	mvn.w	r2, #32
 8009a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fcf2 	bl	800a446 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a62:	bf00      	nop
 8009a64:	3708      	adds	r7, #8
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
	...

08009a6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b084      	sub	sp, #16
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d101      	bne.n	8009a86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009a82:	2302      	movs	r3, #2
 8009a84:	e0ac      	b.n	8009be0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2b0c      	cmp	r3, #12
 8009a92:	f200 809f 	bhi.w	8009bd4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8009a96:	a201      	add	r2, pc, #4	; (adr r2, 8009a9c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9c:	08009ad1 	.word	0x08009ad1
 8009aa0:	08009bd5 	.word	0x08009bd5
 8009aa4:	08009bd5 	.word	0x08009bd5
 8009aa8:	08009bd5 	.word	0x08009bd5
 8009aac:	08009b11 	.word	0x08009b11
 8009ab0:	08009bd5 	.word	0x08009bd5
 8009ab4:	08009bd5 	.word	0x08009bd5
 8009ab8:	08009bd5 	.word	0x08009bd5
 8009abc:	08009b53 	.word	0x08009b53
 8009ac0:	08009bd5 	.word	0x08009bd5
 8009ac4:	08009bd5 	.word	0x08009bd5
 8009ac8:	08009bd5 	.word	0x08009bd5
 8009acc:	08009b93 	.word	0x08009b93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68b9      	ldr	r1, [r7, #8]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 f9c4 	bl	8009e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	6812      	ldr	r2, [r2, #0]
 8009ae4:	6992      	ldr	r2, [r2, #24]
 8009ae6:	f042 0208 	orr.w	r2, r2, #8
 8009aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	6812      	ldr	r2, [r2, #0]
 8009af4:	6992      	ldr	r2, [r2, #24]
 8009af6:	f022 0204 	bic.w	r2, r2, #4
 8009afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	6812      	ldr	r2, [r2, #0]
 8009b04:	6991      	ldr	r1, [r2, #24]
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	6912      	ldr	r2, [r2, #16]
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	619a      	str	r2, [r3, #24]
      break;
 8009b0e:	e062      	b.n	8009bd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68b9      	ldr	r1, [r7, #8]
 8009b16:	4618      	mov	r0, r3
 8009b18:	f000 fa0a 	bl	8009f30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	6812      	ldr	r2, [r2, #0]
 8009b24:	6992      	ldr	r2, [r2, #24]
 8009b26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	68fa      	ldr	r2, [r7, #12]
 8009b32:	6812      	ldr	r2, [r2, #0]
 8009b34:	6992      	ldr	r2, [r2, #24]
 8009b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	68fa      	ldr	r2, [r7, #12]
 8009b42:	6812      	ldr	r2, [r2, #0]
 8009b44:	6991      	ldr	r1, [r2, #24]
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	6912      	ldr	r2, [r2, #16]
 8009b4a:	0212      	lsls	r2, r2, #8
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	619a      	str	r2, [r3, #24]
      break;
 8009b50:	e041      	b.n	8009bd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68b9      	ldr	r1, [r7, #8]
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f000 fa53 	bl	800a004 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	68fa      	ldr	r2, [r7, #12]
 8009b64:	6812      	ldr	r2, [r2, #0]
 8009b66:	69d2      	ldr	r2, [r2, #28]
 8009b68:	f042 0208 	orr.w	r2, r2, #8
 8009b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	6812      	ldr	r2, [r2, #0]
 8009b76:	69d2      	ldr	r2, [r2, #28]
 8009b78:	f022 0204 	bic.w	r2, r2, #4
 8009b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	6812      	ldr	r2, [r2, #0]
 8009b86:	69d1      	ldr	r1, [r2, #28]
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	6912      	ldr	r2, [r2, #16]
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	61da      	str	r2, [r3, #28]
      break;
 8009b90:	e021      	b.n	8009bd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	68b9      	ldr	r1, [r7, #8]
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f000 fa9d 	bl	800a0d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68fa      	ldr	r2, [r7, #12]
 8009ba4:	6812      	ldr	r2, [r2, #0]
 8009ba6:	69d2      	ldr	r2, [r2, #28]
 8009ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	6812      	ldr	r2, [r2, #0]
 8009bb6:	69d2      	ldr	r2, [r2, #28]
 8009bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	6812      	ldr	r2, [r2, #0]
 8009bc6:	69d1      	ldr	r1, [r2, #28]
 8009bc8:	68ba      	ldr	r2, [r7, #8]
 8009bca:	6912      	ldr	r2, [r2, #16]
 8009bcc:	0212      	lsls	r2, r2, #8
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	61da      	str	r2, [r3, #28]
      break;
 8009bd2:	e000      	b.n	8009bd6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8009bd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d101      	bne.n	8009c00 <HAL_TIM_ConfigClockSource+0x18>
 8009bfc:	2302      	movs	r3, #2
 8009bfe:	e0a6      	b.n	8009d4e <HAL_TIM_ConfigClockSource+0x166>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2202      	movs	r2, #2
 8009c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009c1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b40      	cmp	r3, #64	; 0x40
 8009c36:	d067      	beq.n	8009d08 <HAL_TIM_ConfigClockSource+0x120>
 8009c38:	2b40      	cmp	r3, #64	; 0x40
 8009c3a:	d80b      	bhi.n	8009c54 <HAL_TIM_ConfigClockSource+0x6c>
 8009c3c:	2b10      	cmp	r3, #16
 8009c3e:	d073      	beq.n	8009d28 <HAL_TIM_ConfigClockSource+0x140>
 8009c40:	2b10      	cmp	r3, #16
 8009c42:	d802      	bhi.n	8009c4a <HAL_TIM_ConfigClockSource+0x62>
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d06f      	beq.n	8009d28 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009c48:	e078      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c4a:	2b20      	cmp	r3, #32
 8009c4c:	d06c      	beq.n	8009d28 <HAL_TIM_ConfigClockSource+0x140>
 8009c4e:	2b30      	cmp	r3, #48	; 0x30
 8009c50:	d06a      	beq.n	8009d28 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8009c52:	e073      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c54:	2b70      	cmp	r3, #112	; 0x70
 8009c56:	d00d      	beq.n	8009c74 <HAL_TIM_ConfigClockSource+0x8c>
 8009c58:	2b70      	cmp	r3, #112	; 0x70
 8009c5a:	d804      	bhi.n	8009c66 <HAL_TIM_ConfigClockSource+0x7e>
 8009c5c:	2b50      	cmp	r3, #80	; 0x50
 8009c5e:	d033      	beq.n	8009cc8 <HAL_TIM_ConfigClockSource+0xe0>
 8009c60:	2b60      	cmp	r3, #96	; 0x60
 8009c62:	d041      	beq.n	8009ce8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009c64:	e06a      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c6a:	d066      	beq.n	8009d3a <HAL_TIM_ConfigClockSource+0x152>
 8009c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c70:	d017      	beq.n	8009ca2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8009c72:	e063      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6818      	ldr	r0, [r3, #0]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	6899      	ldr	r1, [r3, #8]
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	685a      	ldr	r2, [r3, #4]
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	f000 faed 	bl	800a262 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009c96:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	609a      	str	r2, [r3, #8]
      break;
 8009ca0:	e04c      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6818      	ldr	r0, [r3, #0]
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	6899      	ldr	r1, [r3, #8]
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	685a      	ldr	r2, [r3, #4]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	f000 fad6 	bl	800a262 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	6812      	ldr	r2, [r2, #0]
 8009cbe:	6892      	ldr	r2, [r2, #8]
 8009cc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009cc4:	609a      	str	r2, [r3, #8]
      break;
 8009cc6:	e039      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6818      	ldr	r0, [r3, #0]
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	6859      	ldr	r1, [r3, #4]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	68db      	ldr	r3, [r3, #12]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	f000 fa4d 	bl	800a174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2150      	movs	r1, #80	; 0x50
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f000 faa4 	bl	800a22e <TIM_ITRx_SetConfig>
      break;
 8009ce6:	e029      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6818      	ldr	r0, [r3, #0]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	6859      	ldr	r1, [r3, #4]
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	f000 fa6b 	bl	800a1d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2160      	movs	r1, #96	; 0x60
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fa94 	bl	800a22e <TIM_ITRx_SetConfig>
      break;
 8009d06:	e019      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6818      	ldr	r0, [r3, #0]
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	6859      	ldr	r1, [r3, #4]
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	461a      	mov	r2, r3
 8009d16:	f000 fa2d 	bl	800a174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2140      	movs	r1, #64	; 0x40
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 fa84 	bl	800a22e <TIM_ITRx_SetConfig>
      break;
 8009d26:	e009      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681a      	ldr	r2, [r3, #0]
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4619      	mov	r1, r3
 8009d32:	4610      	mov	r0, r2
 8009d34:	f000 fa7b 	bl	800a22e <TIM_ITRx_SetConfig>
        break;
 8009d38:	e000      	b.n	8009d3c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009d3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d56:	b480      	push	{r7}
 8009d58:	b083      	sub	sp, #12
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d5e:	bf00      	nop
 8009d60:	370c      	adds	r7, #12
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bc80      	pop	{r7}
 8009d66:	4770      	bx	lr

08009d68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d70:	bf00      	nop
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bc80      	pop	{r7}
 8009d78:	4770      	bx	lr

08009d7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d7a:	b480      	push	{r7}
 8009d7c:	b083      	sub	sp, #12
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d82:	bf00      	nop
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bc80      	pop	{r7}
 8009d8a:	4770      	bx	lr

08009d8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d94:	bf00      	nop
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bc80      	pop	{r7}
 8009d9c:	4770      	bx	lr
	...

08009da0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a29      	ldr	r2, [pc, #164]	; (8009e58 <TIM_Base_SetConfig+0xb8>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d00b      	beq.n	8009dd0 <TIM_Base_SetConfig+0x30>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dbe:	d007      	beq.n	8009dd0 <TIM_Base_SetConfig+0x30>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a26      	ldr	r2, [pc, #152]	; (8009e5c <TIM_Base_SetConfig+0xbc>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d003      	beq.n	8009dd0 <TIM_Base_SetConfig+0x30>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a25      	ldr	r2, [pc, #148]	; (8009e60 <TIM_Base_SetConfig+0xc0>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d108      	bne.n	8009de2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a1c      	ldr	r2, [pc, #112]	; (8009e58 <TIM_Base_SetConfig+0xb8>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d00b      	beq.n	8009e02 <TIM_Base_SetConfig+0x62>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009df0:	d007      	beq.n	8009e02 <TIM_Base_SetConfig+0x62>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a19      	ldr	r2, [pc, #100]	; (8009e5c <TIM_Base_SetConfig+0xbc>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d003      	beq.n	8009e02 <TIM_Base_SetConfig+0x62>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a18      	ldr	r2, [pc, #96]	; (8009e60 <TIM_Base_SetConfig+0xc0>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d108      	bne.n	8009e14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	695b      	ldr	r3, [r3, #20]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	68fa      	ldr	r2, [r7, #12]
 8009e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	689a      	ldr	r2, [r3, #8]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	4a07      	ldr	r2, [pc, #28]	; (8009e58 <TIM_Base_SetConfig+0xb8>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d103      	bne.n	8009e48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	691a      	ldr	r2, [r3, #16]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	615a      	str	r2, [r3, #20]
}
 8009e4e:	bf00      	nop
 8009e50:	3714      	adds	r7, #20
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bc80      	pop	{r7}
 8009e56:	4770      	bx	lr
 8009e58:	40012c00 	.word	0x40012c00
 8009e5c:	40000400 	.word	0x40000400
 8009e60:	40000800 	.word	0x40000800

08009e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b087      	sub	sp, #28
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a1b      	ldr	r3, [r3, #32]
 8009e72:	f023 0201 	bic.w	r2, r3, #1
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6a1b      	ldr	r3, [r3, #32]
 8009e7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	699b      	ldr	r3, [r3, #24]
 8009e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f023 0303 	bic.w	r3, r3, #3
 8009e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68fa      	ldr	r2, [r7, #12]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	f023 0302 	bic.w	r3, r3, #2
 8009eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	697a      	ldr	r2, [r7, #20]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a1c      	ldr	r2, [pc, #112]	; (8009f2c <TIM_OC1_SetConfig+0xc8>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d10c      	bne.n	8009eda <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	f023 0308 	bic.w	r3, r3, #8
 8009ec6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	68db      	ldr	r3, [r3, #12]
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	f023 0304 	bic.w	r3, r3, #4
 8009ed8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a13      	ldr	r2, [pc, #76]	; (8009f2c <TIM_OC1_SetConfig+0xc8>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d111      	bne.n	8009f06 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	695b      	ldr	r3, [r3, #20]
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	699b      	ldr	r3, [r3, #24]
 8009f00:	693a      	ldr	r2, [r7, #16]
 8009f02:	4313      	orrs	r3, r2
 8009f04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	693a      	ldr	r2, [r7, #16]
 8009f0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	68fa      	ldr	r2, [r7, #12]
 8009f10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	685a      	ldr	r2, [r3, #4]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	697a      	ldr	r2, [r7, #20]
 8009f1e:	621a      	str	r2, [r3, #32]
}
 8009f20:	bf00      	nop
 8009f22:	371c      	adds	r7, #28
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bc80      	pop	{r7}
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	40012c00 	.word	0x40012c00

08009f30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b087      	sub	sp, #28
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6a1b      	ldr	r3, [r3, #32]
 8009f3e:	f023 0210 	bic.w	r2, r3, #16
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a1b      	ldr	r3, [r3, #32]
 8009f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	699b      	ldr	r3, [r3, #24]
 8009f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	021b      	lsls	r3, r3, #8
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f023 0320 	bic.w	r3, r3, #32
 8009f7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	011b      	lsls	r3, r3, #4
 8009f82:	697a      	ldr	r2, [r7, #20]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	4a1d      	ldr	r2, [pc, #116]	; (800a000 <TIM_OC2_SetConfig+0xd0>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d10d      	bne.n	8009fac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	011b      	lsls	r3, r3, #4
 8009f9e:	697a      	ldr	r2, [r7, #20]
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009faa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a14      	ldr	r2, [pc, #80]	; (800a000 <TIM_OC2_SetConfig+0xd0>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d113      	bne.n	8009fdc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009fba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	695b      	ldr	r3, [r3, #20]
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	699b      	ldr	r3, [r3, #24]
 8009fd4:	009b      	lsls	r3, r3, #2
 8009fd6:	693a      	ldr	r2, [r7, #16]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	685a      	ldr	r2, [r3, #4]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	621a      	str	r2, [r3, #32]
}
 8009ff6:	bf00      	nop
 8009ff8:	371c      	adds	r7, #28
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bc80      	pop	{r7}
 8009ffe:	4770      	bx	lr
 800a000:	40012c00 	.word	0x40012c00

0800a004 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a004:	b480      	push	{r7}
 800a006:	b087      	sub	sp, #28
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a1b      	ldr	r3, [r3, #32]
 800a012:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	69db      	ldr	r3, [r3, #28]
 800a02a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a032:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f023 0303 	bic.w	r3, r3, #3
 800a03a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	4313      	orrs	r3, r2
 800a044:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a04c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	021b      	lsls	r3, r3, #8
 800a054:	697a      	ldr	r2, [r7, #20]
 800a056:	4313      	orrs	r3, r2
 800a058:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a1d      	ldr	r2, [pc, #116]	; (800a0d4 <TIM_OC3_SetConfig+0xd0>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d10d      	bne.n	800a07e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a068:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	021b      	lsls	r3, r3, #8
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	4313      	orrs	r3, r2
 800a074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a07c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a14      	ldr	r2, [pc, #80]	; (800a0d4 <TIM_OC3_SetConfig+0xd0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d113      	bne.n	800a0ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a08c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	695b      	ldr	r3, [r3, #20]
 800a09a:	011b      	lsls	r3, r3, #4
 800a09c:	693a      	ldr	r2, [r7, #16]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	011b      	lsls	r3, r3, #4
 800a0a8:	693a      	ldr	r2, [r7, #16]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	685a      	ldr	r2, [r3, #4]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	621a      	str	r2, [r3, #32]
}
 800a0c8:	bf00      	nop
 800a0ca:	371c      	adds	r7, #28
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bc80      	pop	{r7}
 800a0d0:	4770      	bx	lr
 800a0d2:	bf00      	nop
 800a0d4:	40012c00 	.word	0x40012c00

0800a0d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b087      	sub	sp, #28
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6a1b      	ldr	r3, [r3, #32]
 800a0f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	69db      	ldr	r3, [r3, #28]
 800a0fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a10e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	021b      	lsls	r3, r3, #8
 800a116:	68fa      	ldr	r2, [r7, #12]
 800a118:	4313      	orrs	r3, r2
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a122:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	031b      	lsls	r3, r3, #12
 800a12a:	693a      	ldr	r2, [r7, #16]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a0f      	ldr	r2, [pc, #60]	; (800a170 <TIM_OC4_SetConfig+0x98>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d109      	bne.n	800a14c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a13e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	695b      	ldr	r3, [r3, #20]
 800a144:	019b      	lsls	r3, r3, #6
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	697a      	ldr	r2, [r7, #20]
 800a150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	68fa      	ldr	r2, [r7, #12]
 800a156:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	685a      	ldr	r2, [r3, #4]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	693a      	ldr	r2, [r7, #16]
 800a164:	621a      	str	r2, [r3, #32]
}
 800a166:	bf00      	nop
 800a168:	371c      	adds	r7, #28
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bc80      	pop	{r7}
 800a16e:	4770      	bx	lr
 800a170:	40012c00 	.word	0x40012c00

0800a174 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a174:	b480      	push	{r7}
 800a176:	b087      	sub	sp, #28
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6a1b      	ldr	r3, [r3, #32]
 800a184:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	6a1b      	ldr	r3, [r3, #32]
 800a18a:	f023 0201 	bic.w	r2, r3, #1
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	699b      	ldr	r3, [r3, #24]
 800a196:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a19e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	011b      	lsls	r3, r3, #4
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	f023 030a 	bic.w	r3, r3, #10
 800a1b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a1b2:	697a      	ldr	r2, [r7, #20]
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	697a      	ldr	r2, [r7, #20]
 800a1c4:	621a      	str	r2, [r3, #32]
}
 800a1c6:	bf00      	nop
 800a1c8:	371c      	adds	r7, #28
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bc80      	pop	{r7}
 800a1ce:	4770      	bx	lr

0800a1d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b087      	sub	sp, #28
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6a1b      	ldr	r3, [r3, #32]
 800a1e0:	f023 0210 	bic.w	r2, r3, #16
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a1fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	031b      	lsls	r3, r3, #12
 800a200:	697a      	ldr	r2, [r7, #20]
 800a202:	4313      	orrs	r3, r2
 800a204:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a20c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	011b      	lsls	r3, r3, #4
 800a212:	693a      	ldr	r2, [r7, #16]
 800a214:	4313      	orrs	r3, r2
 800a216:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	693a      	ldr	r2, [r7, #16]
 800a222:	621a      	str	r2, [r3, #32]
}
 800a224:	bf00      	nop
 800a226:	371c      	adds	r7, #28
 800a228:	46bd      	mov	sp, r7
 800a22a:	bc80      	pop	{r7}
 800a22c:	4770      	bx	lr

0800a22e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a22e:	b480      	push	{r7}
 800a230:	b085      	sub	sp, #20
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a244:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	4313      	orrs	r3, r2
 800a24c:	f043 0307 	orr.w	r3, r3, #7
 800a250:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	68fa      	ldr	r2, [r7, #12]
 800a256:	609a      	str	r2, [r3, #8]
}
 800a258:	bf00      	nop
 800a25a:	3714      	adds	r7, #20
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bc80      	pop	{r7}
 800a260:	4770      	bx	lr

0800a262 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a262:	b480      	push	{r7}
 800a264:	b087      	sub	sp, #28
 800a266:	af00      	add	r7, sp, #0
 800a268:	60f8      	str	r0, [r7, #12]
 800a26a:	60b9      	str	r1, [r7, #8]
 800a26c:	607a      	str	r2, [r7, #4]
 800a26e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a27c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	021a      	lsls	r2, r3, #8
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	431a      	orrs	r2, r3
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	4313      	orrs	r3, r2
 800a28a:	697a      	ldr	r2, [r7, #20]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	697a      	ldr	r2, [r7, #20]
 800a294:	609a      	str	r2, [r3, #8]
}
 800a296:	bf00      	nop
 800a298:	371c      	adds	r7, #28
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bc80      	pop	{r7}
 800a29e:	4770      	bx	lr

0800a2a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b087      	sub	sp, #28
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	f003 031f 	and.w	r3, r3, #31
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	6a1a      	ldr	r2, [r3, #32]
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	43db      	mvns	r3, r3
 800a2c2:	401a      	ands	r2, r3
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	6a1a      	ldr	r2, [r3, #32]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f003 031f 	and.w	r3, r3, #31
 800a2d2:	6879      	ldr	r1, [r7, #4]
 800a2d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a2d8:	431a      	orrs	r2, r3
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	621a      	str	r2, [r3, #32]
}
 800a2de:	bf00      	nop
 800a2e0:	371c      	adds	r7, #28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bc80      	pop	{r7}
 800a2e6:	4770      	bx	lr

0800a2e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d101      	bne.n	800a300 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	e046      	b.n	800a38e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2202      	movs	r2, #2
 800a30c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a326:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	68fa      	ldr	r2, [r7, #12]
 800a338:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a16      	ldr	r2, [pc, #88]	; (800a398 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d00e      	beq.n	800a362 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a34c:	d009      	beq.n	800a362 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4a12      	ldr	r2, [pc, #72]	; (800a39c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d004      	beq.n	800a362 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a10      	ldr	r2, [pc, #64]	; (800a3a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d10c      	bne.n	800a37c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a368:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	4313      	orrs	r3, r2
 800a372:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2200      	movs	r2, #0
 800a388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3714      	adds	r7, #20
 800a392:	46bd      	mov	sp, r7
 800a394:	bc80      	pop	{r7}
 800a396:	4770      	bx	lr
 800a398:	40012c00 	.word	0x40012c00
 800a39c:	40000400 	.word	0x40000400
 800a3a0:	40000800 	.word	0x40000800

0800a3a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d101      	bne.n	800a3c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a3bc:	2302      	movs	r3, #2
 800a3be:	e03d      	b.n	800a43c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	691b      	ldr	r3, [r3, #16]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	695b      	ldr	r3, [r3, #20]
 800a418:	4313      	orrs	r3, r2
 800a41a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	69db      	ldr	r3, [r3, #28]
 800a426:	4313      	orrs	r3, r2
 800a428:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2200      	movs	r2, #0
 800a436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a43a:	2300      	movs	r3, #0
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	bc80      	pop	{r7}
 800a444:	4770      	bx	lr

0800a446 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a446:	b480      	push	{r7}
 800a448:	b083      	sub	sp, #12
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a44e:	bf00      	nop
 800a450:	370c      	adds	r7, #12
 800a452:	46bd      	mov	sp, r7
 800a454:	bc80      	pop	{r7}
 800a456:	4770      	bx	lr

0800a458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a460:	bf00      	nop
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	bc80      	pop	{r7}
 800a468:	4770      	bx	lr

0800a46a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b082      	sub	sp, #8
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	e03f      	b.n	800a4fc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b00      	cmp	r3, #0
 800a486:	d106      	bne.n	800a496 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f7fb fefb 	bl	800628c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2224      	movs	r2, #36	; 0x24
 800a49a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	6812      	ldr	r2, [r2, #0]
 800a4a6:	68d2      	ldr	r2, [r2, #12]
 800a4a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a4ac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 fb4a 	bl	800ab48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	6812      	ldr	r2, [r2, #0]
 800a4bc:	6912      	ldr	r2, [r2, #16]
 800a4be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a4c2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	687a      	ldr	r2, [r7, #4]
 800a4ca:	6812      	ldr	r2, [r2, #0]
 800a4cc:	6952      	ldr	r2, [r2, #20]
 800a4ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a4d2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	6812      	ldr	r2, [r2, #0]
 800a4dc:	68d2      	ldr	r2, [r2, #12]
 800a4de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a4e2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2220      	movs	r2, #32
 800a4ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2220      	movs	r2, #32
 800a4f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3708      	adds	r7, #8
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}

0800a504 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b08a      	sub	sp, #40	; 0x28
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	68db      	ldr	r3, [r3, #12]
 800a51a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800a524:	2300      	movs	r3, #0
 800a526:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800a528:	2300      	movs	r3, #0
 800a52a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52e:	f003 030f 	and.w	r3, r3, #15
 800a532:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10d      	bne.n	800a556 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b00      	cmp	r3, #0
 800a542:	d008      	beq.n	800a556 <HAL_UART_IRQHandler+0x52>
 800a544:	6a3b      	ldr	r3, [r7, #32]
 800a546:	f003 0320 	and.w	r3, r3, #32
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d003      	beq.n	800a556 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 fa50 	bl	800a9f4 <UART_Receive_IT>
      return;
 800a554:	e17c      	b.n	800a850 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a556:	69bb      	ldr	r3, [r7, #24]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f000 80b1 	beq.w	800a6c0 <HAL_UART_IRQHandler+0x1bc>
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	f003 0301 	and.w	r3, r3, #1
 800a564:	2b00      	cmp	r3, #0
 800a566:	d105      	bne.n	800a574 <HAL_UART_IRQHandler+0x70>
 800a568:	6a3b      	ldr	r3, [r7, #32]
 800a56a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a56e:	2b00      	cmp	r3, #0
 800a570:	f000 80a6 	beq.w	800a6c0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a576:	f003 0301 	and.w	r3, r3, #1
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00a      	beq.n	800a594 <HAL_UART_IRQHandler+0x90>
 800a57e:	6a3b      	ldr	r3, [r7, #32]
 800a580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a584:	2b00      	cmp	r3, #0
 800a586:	d005      	beq.n	800a594 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a58c:	f043 0201 	orr.w	r2, r3, #1
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a596:	f003 0304 	and.w	r3, r3, #4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00a      	beq.n	800a5b4 <HAL_UART_IRQHandler+0xb0>
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	f003 0301 	and.w	r3, r3, #1
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d005      	beq.n	800a5b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ac:	f043 0202 	orr.w	r2, r3, #2
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b6:	f003 0302 	and.w	r3, r3, #2
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00a      	beq.n	800a5d4 <HAL_UART_IRQHandler+0xd0>
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	f003 0301 	and.w	r3, r3, #1
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d005      	beq.n	800a5d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5cc:	f043 0204 	orr.w	r2, r3, #4
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d6:	f003 0308 	and.w	r3, r3, #8
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00f      	beq.n	800a5fe <HAL_UART_IRQHandler+0xfa>
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	f003 0320 	and.w	r3, r3, #32
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d104      	bne.n	800a5f2 <HAL_UART_IRQHandler+0xee>
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	f003 0301 	and.w	r3, r3, #1
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d005      	beq.n	800a5fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5f6:	f043 0208 	orr.w	r2, r3, #8
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a602:	2b00      	cmp	r3, #0
 800a604:	f000 811f 	beq.w	800a846 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60a:	f003 0320 	and.w	r3, r3, #32
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d007      	beq.n	800a622 <HAL_UART_IRQHandler+0x11e>
 800a612:	6a3b      	ldr	r3, [r7, #32]
 800a614:	f003 0320 	and.w	r3, r3, #32
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 f9e9 	bl	800a9f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	695b      	ldr	r3, [r3, #20]
 800a628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	bf14      	ite	ne
 800a630:	2301      	movne	r3, #1
 800a632:	2300      	moveq	r3, #0
 800a634:	b2db      	uxtb	r3, r3
 800a636:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a63c:	f003 0308 	and.w	r3, r3, #8
 800a640:	2b00      	cmp	r3, #0
 800a642:	d102      	bne.n	800a64a <HAL_UART_IRQHandler+0x146>
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d031      	beq.n	800a6ae <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 f92c 	bl	800a8a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	695b      	ldr	r3, [r3, #20]
 800a656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d023      	beq.n	800a6a6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	6812      	ldr	r2, [r2, #0]
 800a666:	6952      	ldr	r2, [r2, #20]
 800a668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a66c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a672:	2b00      	cmp	r3, #0
 800a674:	d013      	beq.n	800a69e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a67a:	4a77      	ldr	r2, [pc, #476]	; (800a858 <HAL_UART_IRQHandler+0x354>)
 800a67c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a682:	4618      	mov	r0, r3
 800a684:	f7fc fd44 	bl	8007110 <HAL_DMA_Abort_IT>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d016      	beq.n	800a6bc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a698:	4610      	mov	r0, r2
 800a69a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a69c:	e00e      	b.n	800a6bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 f8ee 	bl	800a880 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6a4:	e00a      	b.n	800a6bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f8ea 	bl	800a880 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6ac:	e006      	b.n	800a6bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 f8e6 	bl	800a880 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a6ba:	e0c4      	b.n	800a846 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6bc:	bf00      	nop
    return;
 800a6be:	e0c2      	b.n	800a846 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	f040 80a1 	bne.w	800a80c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800a6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6cc:	f003 0310 	and.w	r3, r3, #16
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	f000 809b 	beq.w	800a80c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	f003 0310 	and.w	r3, r3, #16
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 8095 	beq.w	800a80c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	60fb      	str	r3, [r7, #12]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	60fb      	str	r3, [r7, #12]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	60fb      	str	r3, [r7, #12]
 800a6f6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	695b      	ldr	r3, [r3, #20]
 800a6fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a702:	2b00      	cmp	r3, #0
 800a704:	d04e      	beq.n	800a7a4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 800a710:	8a7b      	ldrh	r3, [r7, #18]
 800a712:	2b00      	cmp	r3, #0
 800a714:	f000 8099 	beq.w	800a84a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a71c:	8a7a      	ldrh	r2, [r7, #18]
 800a71e:	429a      	cmp	r2, r3
 800a720:	f080 8093 	bcs.w	800a84a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	8a7a      	ldrh	r2, [r7, #18]
 800a728:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a72e:	699b      	ldr	r3, [r3, #24]
 800a730:	2b20      	cmp	r3, #32
 800a732:	d02b      	beq.n	800a78c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	6812      	ldr	r2, [r2, #0]
 800a73c:	68d2      	ldr	r2, [r2, #12]
 800a73e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a742:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	6812      	ldr	r2, [r2, #0]
 800a74c:	6952      	ldr	r2, [r2, #20]
 800a74e:	f022 0201 	bic.w	r2, r2, #1
 800a752:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6812      	ldr	r2, [r2, #0]
 800a75c:	6952      	ldr	r2, [r2, #20]
 800a75e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a762:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2220      	movs	r2, #32
 800a768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	6812      	ldr	r2, [r2, #0]
 800a77a:	68d2      	ldr	r2, [r2, #12]
 800a77c:	f022 0210 	bic.w	r2, r2, #16
 800a780:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a786:	4618      	mov	r0, r3
 800a788:	f7fc fc88 	bl	800709c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a794:	b29b      	uxth	r3, r3
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	b29b      	uxth	r3, r3
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f878 	bl	800a892 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800a7a2:	e052      	b.n	800a84a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	1ad3      	subs	r3, r2, r3
 800a7b0:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d048      	beq.n	800a84e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800a7bc:	8a3b      	ldrh	r3, [r7, #16]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d045      	beq.n	800a84e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	687a      	ldr	r2, [r7, #4]
 800a7c8:	6812      	ldr	r2, [r2, #0]
 800a7ca:	68d2      	ldr	r2, [r2, #12]
 800a7cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a7d0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	6812      	ldr	r2, [r2, #0]
 800a7da:	6952      	ldr	r2, [r2, #20]
 800a7dc:	f022 0201 	bic.w	r2, r2, #1
 800a7e0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2220      	movs	r2, #32
 800a7e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	6812      	ldr	r2, [r2, #0]
 800a7f8:	68d2      	ldr	r2, [r2, #12]
 800a7fa:	f022 0210 	bic.w	r2, r2, #16
 800a7fe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a800:	8a3b      	ldrh	r3, [r7, #16]
 800a802:	4619      	mov	r1, r3
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 f844 	bl	800a892 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800a80a:	e020      	b.n	800a84e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a812:	2b00      	cmp	r3, #0
 800a814:	d008      	beq.n	800a828 <HAL_UART_IRQHandler+0x324>
 800a816:	6a3b      	ldr	r3, [r7, #32]
 800a818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 f881 	bl	800a928 <UART_Transmit_IT>
    return;
 800a826:	e013      	b.n	800a850 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a82a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00e      	beq.n	800a850 <HAL_UART_IRQHandler+0x34c>
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d009      	beq.n	800a850 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 f8c1 	bl	800a9c4 <UART_EndTransmit_IT>
    return;
 800a842:	bf00      	nop
 800a844:	e004      	b.n	800a850 <HAL_UART_IRQHandler+0x34c>
    return;
 800a846:	bf00      	nop
 800a848:	e002      	b.n	800a850 <HAL_UART_IRQHandler+0x34c>
      return;
 800a84a:	bf00      	nop
 800a84c:	e000      	b.n	800a850 <HAL_UART_IRQHandler+0x34c>
      return;
 800a84e:	bf00      	nop
  }
}
 800a850:	3728      	adds	r7, #40	; 0x28
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	0800a901 	.word	0x0800a901

0800a85c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a864:	bf00      	nop
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	bc80      	pop	{r7}
 800a86c:	4770      	bx	lr

0800a86e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a86e:	b480      	push	{r7}
 800a870:	b083      	sub	sp, #12
 800a872:	af00      	add	r7, sp, #0
 800a874:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a876:	bf00      	nop
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bc80      	pop	{r7}
 800a87e:	4770      	bx	lr

0800a880 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a880:	b480      	push	{r7}
 800a882:	b083      	sub	sp, #12
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a888:	bf00      	nop
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bc80      	pop	{r7}
 800a890:	4770      	bx	lr

0800a892 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a892:	b480      	push	{r7}
 800a894:	b083      	sub	sp, #12
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	460b      	mov	r3, r1
 800a89c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a89e:	bf00      	nop
 800a8a0:	370c      	adds	r7, #12
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bc80      	pop	{r7}
 800a8a6:	4770      	bx	lr

0800a8a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	6812      	ldr	r2, [r2, #0]
 800a8b8:	68d2      	ldr	r2, [r2, #12]
 800a8ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a8be:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	6812      	ldr	r2, [r2, #0]
 800a8c8:	6952      	ldr	r2, [r2, #20]
 800a8ca:	f022 0201 	bic.w	r2, r2, #1
 800a8ce:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d107      	bne.n	800a8e8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	6812      	ldr	r2, [r2, #0]
 800a8e0:	68d2      	ldr	r2, [r2, #12]
 800a8e2:	f022 0210 	bic.w	r2, r2, #16
 800a8e6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2220      	movs	r2, #32
 800a8ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a8f6:	bf00      	nop
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bc80      	pop	{r7}
 800a8fe:	4770      	bx	lr

0800a900 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a90c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2200      	movs	r2, #0
 800a912:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2200      	movs	r2, #0
 800a918:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	f7ff ffb0 	bl	800a880 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a920:	bf00      	nop
 800a922:	3710      	adds	r7, #16
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a936:	b2db      	uxtb	r3, r3
 800a938:	2b21      	cmp	r3, #33	; 0x21
 800a93a:	d13d      	bne.n	800a9b8 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a944:	d113      	bne.n	800a96e <UART_Transmit_IT+0x46>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10f      	bne.n	800a96e <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a1b      	ldr	r3, [r3, #32]
 800a952:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	68fa      	ldr	r2, [r7, #12]
 800a95a:	8812      	ldrh	r2, [r2, #0]
 800a95c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a960:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6a1b      	ldr	r3, [r3, #32]
 800a966:	1c9a      	adds	r2, r3, #2
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	621a      	str	r2, [r3, #32]
 800a96c:	e008      	b.n	800a980 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6a1b      	ldr	r3, [r3, #32]
 800a976:	1c58      	adds	r0, r3, #1
 800a978:	6879      	ldr	r1, [r7, #4]
 800a97a:	6208      	str	r0, [r1, #32]
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a984:	b29b      	uxth	r3, r3
 800a986:	3b01      	subs	r3, #1
 800a988:	b29b      	uxth	r3, r3
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	4619      	mov	r1, r3
 800a98e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10f      	bne.n	800a9b4 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	6812      	ldr	r2, [r2, #0]
 800a99c:	68d2      	ldr	r2, [r2, #12]
 800a99e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	6812      	ldr	r2, [r2, #0]
 800a9ac:	68d2      	ldr	r2, [r2, #12]
 800a9ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a9b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	e000      	b.n	800a9ba <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 800a9b8:	2302      	movs	r3, #2
  }
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3714      	adds	r7, #20
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bc80      	pop	{r7}
 800a9c2:	4770      	bx	lr

0800a9c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	6812      	ldr	r2, [r2, #0]
 800a9d4:	68d2      	ldr	r2, [r2, #12]
 800a9d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f7ff ff39 	bl	800a85c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3708      	adds	r7, #8
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b086      	sub	sp, #24
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	2b22      	cmp	r3, #34	; 0x22
 800aa06:	f040 8099 	bne.w	800ab3c <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa12:	d117      	bne.n	800aa44 <UART_Receive_IT+0x50>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	691b      	ldr	r3, [r3, #16]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d113      	bne.n	800aa44 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa24:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa32:	b29a      	uxth	r2, r3
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa3c:	1c9a      	adds	r2, r3, #2
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	629a      	str	r2, [r3, #40]	; 0x28
 800aa42:	e026      	b.n	800aa92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa48:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa56:	d007      	beq.n	800aa68 <UART_Receive_IT+0x74>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10a      	bne.n	800aa76 <UART_Receive_IT+0x82>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	691b      	ldr	r3, [r3, #16]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d106      	bne.n	800aa76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	b2da      	uxtb	r2, r3
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	701a      	strb	r2, [r3, #0]
 800aa74:	e008      	b.n	800aa88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	b2db      	uxtb	r3, r3
 800aa7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8c:	1c5a      	adds	r2, r3, #1
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	687a      	ldr	r2, [r7, #4]
 800aa9e:	4619      	mov	r1, r3
 800aaa0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d148      	bne.n	800ab38 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	6812      	ldr	r2, [r2, #0]
 800aaae:	68d2      	ldr	r2, [r2, #12]
 800aab0:	f022 0220 	bic.w	r2, r2, #32
 800aab4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	687a      	ldr	r2, [r7, #4]
 800aabc:	6812      	ldr	r2, [r2, #0]
 800aabe:	68d2      	ldr	r2, [r2, #12]
 800aac0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aac4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	6812      	ldr	r2, [r2, #0]
 800aace:	6952      	ldr	r2, [r2, #20]
 800aad0:	f022 0201 	bic.w	r2, r2, #1
 800aad4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2220      	movs	r2, #32
 800aada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d123      	bne.n	800ab2e <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	687a      	ldr	r2, [r7, #4]
 800aaf2:	6812      	ldr	r2, [r2, #0]
 800aaf4:	68d2      	ldr	r2, [r2, #12]
 800aaf6:	f022 0210 	bic.w	r2, r2, #16
 800aafa:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f003 0310 	and.w	r3, r3, #16
 800ab06:	2b10      	cmp	r3, #16
 800ab08:	d10a      	bne.n	800ab20 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	60fb      	str	r3, [r7, #12]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	60fb      	str	r3, [r7, #12]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ab24:	4619      	mov	r1, r3
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f7ff feb3 	bl	800a892 <HAL_UARTEx_RxEventCallback>
 800ab2c:	e002      	b.n	800ab34 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f7ff fe9d 	bl	800a86e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ab34:	2300      	movs	r3, #0
 800ab36:	e002      	b.n	800ab3e <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	e000      	b.n	800ab3e <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800ab3c:	2302      	movs	r3, #2
  }
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3718      	adds	r7, #24
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}
	...

0800ab48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab48:	b590      	push	{r4, r7, lr}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	6812      	ldr	r2, [r2, #0]
 800ab58:	6912      	ldr	r2, [r2, #16]
 800ab5a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	68d2      	ldr	r2, [r2, #12]
 800ab62:	430a      	orrs	r2, r1
 800ab64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	689a      	ldr	r2, [r3, #8]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	691b      	ldr	r3, [r3, #16]
 800ab6e:	431a      	orrs	r2, r3
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	695b      	ldr	r3, [r3, #20]
 800ab74:	4313      	orrs	r3, r2
 800ab76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681a      	ldr	r2, [r3, #0]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800ab86:	f023 030c 	bic.w	r3, r3, #12
 800ab8a:	68b9      	ldr	r1, [r7, #8]
 800ab8c:	430b      	orrs	r3, r1
 800ab8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	6812      	ldr	r2, [r2, #0]
 800ab98:	6952      	ldr	r2, [r2, #20]
 800ab9a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	6992      	ldr	r2, [r2, #24]
 800aba2:	430a      	orrs	r2, r1
 800aba4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	4a2c      	ldr	r2, [pc, #176]	; (800ac5c <UART_SetConfig+0x114>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d103      	bne.n	800abb8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800abb0:	f7fe f9b4 	bl	8008f1c <HAL_RCC_GetPCLK2Freq>
 800abb4:	60f8      	str	r0, [r7, #12]
 800abb6:	e002      	b.n	800abbe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800abb8:	f7fe f99c 	bl	8008ef4 <HAL_RCC_GetPCLK1Freq>
 800abbc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6819      	ldr	r1, [r3, #0]
 800abc2:	68fa      	ldr	r2, [r7, #12]
 800abc4:	4613      	mov	r3, r2
 800abc6:	009b      	lsls	r3, r3, #2
 800abc8:	4413      	add	r3, r2
 800abca:	009a      	lsls	r2, r3, #2
 800abcc:	441a      	add	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800abd8:	4a21      	ldr	r2, [pc, #132]	; (800ac60 <UART_SetConfig+0x118>)
 800abda:	fba2 2303 	umull	r2, r3, r2, r3
 800abde:	095b      	lsrs	r3, r3, #5
 800abe0:	0118      	lsls	r0, r3, #4
 800abe2:	68fa      	ldr	r2, [r7, #12]
 800abe4:	4613      	mov	r3, r2
 800abe6:	009b      	lsls	r3, r3, #2
 800abe8:	4413      	add	r3, r2
 800abea:	009a      	lsls	r2, r3, #2
 800abec:	441a      	add	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	fbb2 f2f3 	udiv	r2, r2, r3
 800abf8:	4b19      	ldr	r3, [pc, #100]	; (800ac60 <UART_SetConfig+0x118>)
 800abfa:	fba3 4302 	umull	r4, r3, r3, r2
 800abfe:	095b      	lsrs	r3, r3, #5
 800ac00:	2464      	movs	r4, #100	; 0x64
 800ac02:	fb04 f303 	mul.w	r3, r4, r3
 800ac06:	1ad3      	subs	r3, r2, r3
 800ac08:	011b      	lsls	r3, r3, #4
 800ac0a:	3332      	adds	r3, #50	; 0x32
 800ac0c:	4a14      	ldr	r2, [pc, #80]	; (800ac60 <UART_SetConfig+0x118>)
 800ac0e:	fba2 2303 	umull	r2, r3, r2, r3
 800ac12:	095b      	lsrs	r3, r3, #5
 800ac14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac18:	4418      	add	r0, r3
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	4613      	mov	r3, r2
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	4413      	add	r3, r2
 800ac22:	009a      	lsls	r2, r3, #2
 800ac24:	441a      	add	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	fbb2 f2f3 	udiv	r2, r2, r3
 800ac30:	4b0b      	ldr	r3, [pc, #44]	; (800ac60 <UART_SetConfig+0x118>)
 800ac32:	fba3 4302 	umull	r4, r3, r3, r2
 800ac36:	095b      	lsrs	r3, r3, #5
 800ac38:	2464      	movs	r4, #100	; 0x64
 800ac3a:	fb04 f303 	mul.w	r3, r4, r3
 800ac3e:	1ad3      	subs	r3, r2, r3
 800ac40:	011b      	lsls	r3, r3, #4
 800ac42:	3332      	adds	r3, #50	; 0x32
 800ac44:	4a06      	ldr	r2, [pc, #24]	; (800ac60 <UART_SetConfig+0x118>)
 800ac46:	fba2 2303 	umull	r2, r3, r2, r3
 800ac4a:	095b      	lsrs	r3, r3, #5
 800ac4c:	f003 030f 	and.w	r3, r3, #15
 800ac50:	4403      	add	r3, r0
 800ac52:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800ac54:	bf00      	nop
 800ac56:	3714      	adds	r7, #20
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd90      	pop	{r4, r7, pc}
 800ac5c:	40013800 	.word	0x40013800
 800ac60:	51eb851f 	.word	0x51eb851f

0800ac64 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b085      	sub	sp, #20
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ac72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ac76:	2b84      	cmp	r3, #132	; 0x84
 800ac78:	d005      	beq.n	800ac86 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ac7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	4413      	add	r3, r2
 800ac82:	3303      	adds	r3, #3
 800ac84:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ac86:	68fb      	ldr	r3, [r7, #12]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3714      	adds	r7, #20
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bc80      	pop	{r7}
 800ac90:	4770      	bx	lr

0800ac92 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ac96:	f000 fd93 	bl	800b7c0 <vTaskStartScheduler>
  
  return osOK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800aca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aca2:	b089      	sub	sp, #36	; 0x24
 800aca4:	af04      	add	r7, sp, #16
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	695b      	ldr	r3, [r3, #20]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d020      	beq.n	800acf4 <osThreadCreate+0x54>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	699b      	ldr	r3, [r3, #24]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d01c      	beq.n	800acf4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	685c      	ldr	r4, [r3, #4]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681d      	ldr	r5, [r3, #0]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	691e      	ldr	r6, [r3, #16]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800accc:	4618      	mov	r0, r3
 800acce:	f7ff ffc9 	bl	800ac64 <makeFreeRtosPriority>
 800acd2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	695b      	ldr	r3, [r3, #20]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800acdc:	9202      	str	r2, [sp, #8]
 800acde:	9301      	str	r3, [sp, #4]
 800ace0:	9100      	str	r1, [sp, #0]
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	4632      	mov	r2, r6
 800ace6:	4629      	mov	r1, r5
 800ace8:	4620      	mov	r0, r4
 800acea:	f000 fbaf 	bl	800b44c <xTaskCreateStatic>
 800acee:	4603      	mov	r3, r0
 800acf0:	60fb      	str	r3, [r7, #12]
 800acf2:	e01c      	b.n	800ad2e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	685c      	ldr	r4, [r3, #4]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ad00:	b29e      	uxth	r6, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f7ff ffab 	bl	800ac64 <makeFreeRtosPriority>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	f107 030c 	add.w	r3, r7, #12
 800ad14:	9301      	str	r3, [sp, #4]
 800ad16:	9200      	str	r2, [sp, #0]
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	4632      	mov	r2, r6
 800ad1c:	4629      	mov	r1, r5
 800ad1e:	4620      	mov	r0, r4
 800ad20:	f000 fbed 	bl	800b4fe <xTaskCreate>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d001      	beq.n	800ad2e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	e000      	b.n	800ad30 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3714      	adds	r7, #20
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ad38 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d001      	beq.n	800ad4e <osDelay+0x16>
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	e000      	b.n	800ad50 <osDelay+0x18>
 800ad4e:	2301      	movs	r3, #1
 800ad50:	4618      	mov	r0, r3
 800ad52:	f000 fd01 	bl	800b758 <vTaskDelay>
  
  return osOK;
 800ad56:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3710      	adds	r7, #16
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08a      	sub	sp, #40	; 0x28
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad6c:	f000 fd86 	bl	800b87c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad70:	4b57      	ldr	r3, [pc, #348]	; (800aed0 <pvPortMalloc+0x170>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d101      	bne.n	800ad7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad78:	f000 f90c 	bl	800af94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad7c:	4b55      	ldr	r3, [pc, #340]	; (800aed4 <pvPortMalloc+0x174>)
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	4013      	ands	r3, r2
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f040 808c 	bne.w	800aea2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d01c      	beq.n	800adca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ad90:	2208      	movs	r2, #8
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	4413      	add	r3, r2
 800ad96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f003 0307 	and.w	r3, r3, #7
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d013      	beq.n	800adca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f023 0307 	bic.w	r3, r3, #7
 800ada8:	3308      	adds	r3, #8
 800adaa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f003 0307 	and.w	r3, r3, #7
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d009      	beq.n	800adca <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800adb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adba:	f383 8811 	msr	BASEPRI, r3
 800adbe:	f3bf 8f6f 	isb	sy
 800adc2:	f3bf 8f4f 	dsb	sy
 800adc6:	617b      	str	r3, [r7, #20]
 800adc8:	e7fe      	b.n	800adc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d068      	beq.n	800aea2 <pvPortMalloc+0x142>
 800add0:	4b41      	ldr	r3, [pc, #260]	; (800aed8 <pvPortMalloc+0x178>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	687a      	ldr	r2, [r7, #4]
 800add6:	429a      	cmp	r2, r3
 800add8:	d863      	bhi.n	800aea2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800adda:	4b40      	ldr	r3, [pc, #256]	; (800aedc <pvPortMalloc+0x17c>)
 800addc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800adde:	4b3f      	ldr	r3, [pc, #252]	; (800aedc <pvPortMalloc+0x17c>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ade4:	e004      	b.n	800adf0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800ade6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800adea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	685a      	ldr	r2, [r3, #4]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	429a      	cmp	r2, r3
 800adf8:	d203      	bcs.n	800ae02 <pvPortMalloc+0xa2>
 800adfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1f1      	bne.n	800ade6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae02:	4b33      	ldr	r3, [pc, #204]	; (800aed0 <pvPortMalloc+0x170>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d04a      	beq.n	800aea2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2208      	movs	r2, #8
 800ae12:	4413      	add	r3, r2
 800ae14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	6a3b      	ldr	r3, [r7, #32]
 800ae1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae20:	685a      	ldr	r2, [r3, #4]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	1ad2      	subs	r2, r2, r3
 800ae26:	2308      	movs	r3, #8
 800ae28:	005b      	lsls	r3, r3, #1
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d91e      	bls.n	800ae6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4413      	add	r3, r2
 800ae34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	f003 0307 	and.w	r3, r3, #7
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d009      	beq.n	800ae54 <pvPortMalloc+0xf4>
 800ae40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae44:	f383 8811 	msr	BASEPRI, r3
 800ae48:	f3bf 8f6f 	isb	sy
 800ae4c:	f3bf 8f4f 	dsb	sy
 800ae50:	613b      	str	r3, [r7, #16]
 800ae52:	e7fe      	b.n	800ae52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae56:	685a      	ldr	r2, [r3, #4]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	1ad2      	subs	r2, r2, r3
 800ae5c:	69bb      	ldr	r3, [r7, #24]
 800ae5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae66:	69b8      	ldr	r0, [r7, #24]
 800ae68:	f000 f8f6 	bl	800b058 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae6c:	4b1a      	ldr	r3, [pc, #104]	; (800aed8 <pvPortMalloc+0x178>)
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	1ad3      	subs	r3, r2, r3
 800ae76:	4a18      	ldr	r2, [pc, #96]	; (800aed8 <pvPortMalloc+0x178>)
 800ae78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae7a:	4b17      	ldr	r3, [pc, #92]	; (800aed8 <pvPortMalloc+0x178>)
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	4b18      	ldr	r3, [pc, #96]	; (800aee0 <pvPortMalloc+0x180>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	429a      	cmp	r2, r3
 800ae84:	d203      	bcs.n	800ae8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae86:	4b14      	ldr	r3, [pc, #80]	; (800aed8 <pvPortMalloc+0x178>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a15      	ldr	r2, [pc, #84]	; (800aee0 <pvPortMalloc+0x180>)
 800ae8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae90:	685a      	ldr	r2, [r3, #4]
 800ae92:	4b10      	ldr	r3, [pc, #64]	; (800aed4 <pvPortMalloc+0x174>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	431a      	orrs	r2, r3
 800ae98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9e:	2200      	movs	r2, #0
 800aea0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aea2:	f000 fcf9 	bl	800b898 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	f003 0307 	and.w	r3, r3, #7
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d009      	beq.n	800aec4 <pvPortMalloc+0x164>
 800aeb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	60fb      	str	r3, [r7, #12]
 800aec2:	e7fe      	b.n	800aec2 <pvPortMalloc+0x162>
	return pvReturn;
 800aec4:	69fb      	ldr	r3, [r7, #28]
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3728      	adds	r7, #40	; 0x28
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	20000f18 	.word	0x20000f18
 800aed4:	20000f24 	.word	0x20000f24
 800aed8:	20000f1c 	.word	0x20000f1c
 800aedc:	20000f10 	.word	0x20000f10
 800aee0:	20000f20 	.word	0x20000f20

0800aee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b086      	sub	sp, #24
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d046      	beq.n	800af84 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aef6:	2308      	movs	r3, #8
 800aef8:	425b      	negs	r3, r3
 800aefa:	697a      	ldr	r2, [r7, #20]
 800aefc:	4413      	add	r3, r2
 800aefe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	685a      	ldr	r2, [r3, #4]
 800af08:	4b20      	ldr	r3, [pc, #128]	; (800af8c <vPortFree+0xa8>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4013      	ands	r3, r2
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d109      	bne.n	800af26 <vPortFree+0x42>
 800af12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af16:	f383 8811 	msr	BASEPRI, r3
 800af1a:	f3bf 8f6f 	isb	sy
 800af1e:	f3bf 8f4f 	dsb	sy
 800af22:	60fb      	str	r3, [r7, #12]
 800af24:	e7fe      	b.n	800af24 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af26:	693b      	ldr	r3, [r7, #16]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d009      	beq.n	800af42 <vPortFree+0x5e>
 800af2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af32:	f383 8811 	msr	BASEPRI, r3
 800af36:	f3bf 8f6f 	isb	sy
 800af3a:	f3bf 8f4f 	dsb	sy
 800af3e:	60bb      	str	r3, [r7, #8]
 800af40:	e7fe      	b.n	800af40 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	685a      	ldr	r2, [r3, #4]
 800af46:	4b11      	ldr	r3, [pc, #68]	; (800af8c <vPortFree+0xa8>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4013      	ands	r3, r2
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d019      	beq.n	800af84 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d115      	bne.n	800af84 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	685a      	ldr	r2, [r3, #4]
 800af5c:	4b0b      	ldr	r3, [pc, #44]	; (800af8c <vPortFree+0xa8>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	43db      	mvns	r3, r3
 800af62:	401a      	ands	r2, r3
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af68:	f000 fc88 	bl	800b87c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	685a      	ldr	r2, [r3, #4]
 800af70:	4b07      	ldr	r3, [pc, #28]	; (800af90 <vPortFree+0xac>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4413      	add	r3, r2
 800af76:	4a06      	ldr	r2, [pc, #24]	; (800af90 <vPortFree+0xac>)
 800af78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af7a:	6938      	ldr	r0, [r7, #16]
 800af7c:	f000 f86c 	bl	800b058 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800af80:	f000 fc8a 	bl	800b898 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af84:	bf00      	nop
 800af86:	3718      	adds	r7, #24
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}
 800af8c:	20000f24 	.word	0x20000f24
 800af90:	20000f1c 	.word	0x20000f1c

0800af94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800af9a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800af9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afa0:	4b27      	ldr	r3, [pc, #156]	; (800b040 <prvHeapInit+0xac>)
 800afa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f003 0307 	and.w	r3, r3, #7
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00c      	beq.n	800afc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3307      	adds	r3, #7
 800afb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f023 0307 	bic.w	r3, r3, #7
 800afba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afbc:	68ba      	ldr	r2, [r7, #8]
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	4a1f      	ldr	r2, [pc, #124]	; (800b040 <prvHeapInit+0xac>)
 800afc4:	4413      	add	r3, r2
 800afc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afcc:	4a1d      	ldr	r2, [pc, #116]	; (800b044 <prvHeapInit+0xb0>)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800afd2:	4b1c      	ldr	r3, [pc, #112]	; (800b044 <prvHeapInit+0xb0>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	4413      	add	r3, r2
 800afde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800afe0:	2208      	movs	r2, #8
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	1a9b      	subs	r3, r3, r2
 800afe6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f023 0307 	bic.w	r3, r3, #7
 800afee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	4a15      	ldr	r2, [pc, #84]	; (800b048 <prvHeapInit+0xb4>)
 800aff4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aff6:	4b14      	ldr	r3, [pc, #80]	; (800b048 <prvHeapInit+0xb4>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2200      	movs	r2, #0
 800affc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800affe:	4b12      	ldr	r3, [pc, #72]	; (800b048 <prvHeapInit+0xb4>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2200      	movs	r2, #0
 800b004:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	68fa      	ldr	r2, [r7, #12]
 800b00e:	1ad2      	subs	r2, r2, r3
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b014:	4b0c      	ldr	r3, [pc, #48]	; (800b048 <prvHeapInit+0xb4>)
 800b016:	681a      	ldr	r2, [r3, #0]
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	4a0a      	ldr	r2, [pc, #40]	; (800b04c <prvHeapInit+0xb8>)
 800b022:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	4a09      	ldr	r2, [pc, #36]	; (800b050 <prvHeapInit+0xbc>)
 800b02a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b02c:	4b09      	ldr	r3, [pc, #36]	; (800b054 <prvHeapInit+0xc0>)
 800b02e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b032:	601a      	str	r2, [r3, #0]
}
 800b034:	bf00      	nop
 800b036:	3714      	adds	r7, #20
 800b038:	46bd      	mov	sp, r7
 800b03a:	bc80      	pop	{r7}
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	20000310 	.word	0x20000310
 800b044:	20000f10 	.word	0x20000f10
 800b048:	20000f18 	.word	0x20000f18
 800b04c:	20000f20 	.word	0x20000f20
 800b050:	20000f1c 	.word	0x20000f1c
 800b054:	20000f24 	.word	0x20000f24

0800b058 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b058:	b480      	push	{r7}
 800b05a:	b085      	sub	sp, #20
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b060:	4b27      	ldr	r3, [pc, #156]	; (800b100 <prvInsertBlockIntoFreeList+0xa8>)
 800b062:	60fb      	str	r3, [r7, #12]
 800b064:	e002      	b.n	800b06c <prvInsertBlockIntoFreeList+0x14>
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	60fb      	str	r3, [r7, #12]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	429a      	cmp	r2, r3
 800b074:	d3f7      	bcc.n	800b066 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	68ba      	ldr	r2, [r7, #8]
 800b080:	441a      	add	r2, r3
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	429a      	cmp	r2, r3
 800b086:	d108      	bne.n	800b09a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	685a      	ldr	r2, [r3, #4]
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	441a      	add	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	68ba      	ldr	r2, [r7, #8]
 800b0a4:	441a      	add	r2, r3
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d118      	bne.n	800b0e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	4b14      	ldr	r3, [pc, #80]	; (800b104 <prvInsertBlockIntoFreeList+0xac>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d00d      	beq.n	800b0d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685a      	ldr	r2, [r3, #4]
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	441a      	add	r2, r3
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	681a      	ldr	r2, [r3, #0]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	601a      	str	r2, [r3, #0]
 800b0d4:	e008      	b.n	800b0e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0d6:	4b0b      	ldr	r3, [pc, #44]	; (800b104 <prvInsertBlockIntoFreeList+0xac>)
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	601a      	str	r2, [r3, #0]
 800b0de:	e003      	b.n	800b0e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b0e8:	68fa      	ldr	r2, [r7, #12]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d002      	beq.n	800b0f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b0f6:	bf00      	nop
 800b0f8:	3714      	adds	r7, #20
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bc80      	pop	{r7}
 800b0fe:	4770      	bx	lr
 800b100:	20000f10 	.word	0x20000f10
 800b104:	20000f18 	.word	0x20000f18

0800b108 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b108:	b480      	push	{r7}
 800b10a:	b085      	sub	sp, #20
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	3b04      	subs	r3, #4
 800b118:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b120:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	3b04      	subs	r3, #4
 800b126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	f023 0201 	bic.w	r2, r3, #1
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	3b04      	subs	r3, #4
 800b136:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b138:	4a08      	ldr	r2, [pc, #32]	; (800b15c <pxPortInitialiseStack+0x54>)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	3b14      	subs	r3, #20
 800b142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	3b20      	subs	r3, #32
 800b14e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b150:	68fb      	ldr	r3, [r7, #12]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3714      	adds	r7, #20
 800b156:	46bd      	mov	sp, r7
 800b158:	bc80      	pop	{r7}
 800b15a:	4770      	bx	lr
 800b15c:	0800b161 	.word	0x0800b161

0800b160 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b160:	b480      	push	{r7}
 800b162:	b085      	sub	sp, #20
 800b164:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b166:	2300      	movs	r3, #0
 800b168:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b16a:	4b10      	ldr	r3, [pc, #64]	; (800b1ac <prvTaskExitError+0x4c>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b172:	d009      	beq.n	800b188 <prvTaskExitError+0x28>
 800b174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b178:	f383 8811 	msr	BASEPRI, r3
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	60fb      	str	r3, [r7, #12]
 800b186:	e7fe      	b.n	800b186 <prvTaskExitError+0x26>
 800b188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b18c:	f383 8811 	msr	BASEPRI, r3
 800b190:	f3bf 8f6f 	isb	sy
 800b194:	f3bf 8f4f 	dsb	sy
 800b198:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b19a:	bf00      	nop
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d0fc      	beq.n	800b19c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1a2:	bf00      	nop
 800b1a4:	3714      	adds	r7, #20
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bc80      	pop	{r7}
 800b1aa:	4770      	bx	lr
 800b1ac:	2000006c 	.word	0x2000006c

0800b1b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b1b0:	4b07      	ldr	r3, [pc, #28]	; (800b1d0 <pxCurrentTCBConst2>)
 800b1b2:	6819      	ldr	r1, [r3, #0]
 800b1b4:	6808      	ldr	r0, [r1, #0]
 800b1b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b1ba:	f380 8809 	msr	PSP, r0
 800b1be:	f3bf 8f6f 	isb	sy
 800b1c2:	f04f 0000 	mov.w	r0, #0
 800b1c6:	f380 8811 	msr	BASEPRI, r0
 800b1ca:	f04e 0e0d 	orr.w	lr, lr, #13
 800b1ce:	4770      	bx	lr

0800b1d0 <pxCurrentTCBConst2>:
 800b1d0:	20000f30 	.word	0x20000f30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b1d4:	bf00      	nop
 800b1d6:	bf00      	nop

0800b1d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b1d8:	4806      	ldr	r0, [pc, #24]	; (800b1f4 <prvPortStartFirstTask+0x1c>)
 800b1da:	6800      	ldr	r0, [r0, #0]
 800b1dc:	6800      	ldr	r0, [r0, #0]
 800b1de:	f380 8808 	msr	MSP, r0
 800b1e2:	b662      	cpsie	i
 800b1e4:	b661      	cpsie	f
 800b1e6:	f3bf 8f4f 	dsb	sy
 800b1ea:	f3bf 8f6f 	isb	sy
 800b1ee:	df00      	svc	0
 800b1f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b1f2:	bf00      	nop
 800b1f4:	e000ed08 	.word	0xe000ed08

0800b1f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b1fe:	4b31      	ldr	r3, [pc, #196]	; (800b2c4 <xPortStartScheduler+0xcc>)
 800b200:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	b2db      	uxtb	r3, r3
 800b208:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	22ff      	movs	r2, #255	; 0xff
 800b20e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	b2db      	uxtb	r3, r3
 800b216:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b218:	78fb      	ldrb	r3, [r7, #3]
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b220:	b2da      	uxtb	r2, r3
 800b222:	4b29      	ldr	r3, [pc, #164]	; (800b2c8 <xPortStartScheduler+0xd0>)
 800b224:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b226:	4b29      	ldr	r3, [pc, #164]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b228:	2207      	movs	r2, #7
 800b22a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b22c:	e009      	b.n	800b242 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b22e:	4b27      	ldr	r3, [pc, #156]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	3b01      	subs	r3, #1
 800b234:	4a25      	ldr	r2, [pc, #148]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b236:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b238:	78fb      	ldrb	r3, [r7, #3]
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	005b      	lsls	r3, r3, #1
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b242:	78fb      	ldrb	r3, [r7, #3]
 800b244:	b2db      	uxtb	r3, r3
 800b246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b24a:	2b80      	cmp	r3, #128	; 0x80
 800b24c:	d0ef      	beq.n	800b22e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b24e:	4b1f      	ldr	r3, [pc, #124]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f1c3 0307 	rsb	r3, r3, #7
 800b256:	2b04      	cmp	r3, #4
 800b258:	d009      	beq.n	800b26e <xPortStartScheduler+0x76>
 800b25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	60bb      	str	r3, [r7, #8]
 800b26c:	e7fe      	b.n	800b26c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b26e:	4b17      	ldr	r3, [pc, #92]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	021b      	lsls	r3, r3, #8
 800b274:	4a15      	ldr	r2, [pc, #84]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b276:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b278:	4b14      	ldr	r3, [pc, #80]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b280:	4a12      	ldr	r2, [pc, #72]	; (800b2cc <xPortStartScheduler+0xd4>)
 800b282:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	b2da      	uxtb	r2, r3
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b28c:	4a10      	ldr	r2, [pc, #64]	; (800b2d0 <xPortStartScheduler+0xd8>)
 800b28e:	4b10      	ldr	r3, [pc, #64]	; (800b2d0 <xPortStartScheduler+0xd8>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b296:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b298:	4a0d      	ldr	r2, [pc, #52]	; (800b2d0 <xPortStartScheduler+0xd8>)
 800b29a:	4b0d      	ldr	r3, [pc, #52]	; (800b2d0 <xPortStartScheduler+0xd8>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b2a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b2a4:	f000 f8b0 	bl	800b408 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b2a8:	4b0a      	ldr	r3, [pc, #40]	; (800b2d4 <xPortStartScheduler+0xdc>)
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b2ae:	f7ff ff93 	bl	800b1d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2b2:	f000 fc49 	bl	800bb48 <vTaskSwitchContext>
	prvTaskExitError();
 800b2b6:	f7ff ff53 	bl	800b160 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3710      	adds	r7, #16
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	e000e400 	.word	0xe000e400
 800b2c8:	20000f28 	.word	0x20000f28
 800b2cc:	20000f2c 	.word	0x20000f2c
 800b2d0:	e000ed20 	.word	0xe000ed20
 800b2d4:	2000006c 	.word	0x2000006c

0800b2d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b2f0:	4b0e      	ldr	r3, [pc, #56]	; (800b32c <vPortEnterCritical+0x54>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	4a0d      	ldr	r2, [pc, #52]	; (800b32c <vPortEnterCritical+0x54>)
 800b2f8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b2fa:	4b0c      	ldr	r3, [pc, #48]	; (800b32c <vPortEnterCritical+0x54>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d10e      	bne.n	800b320 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b302:	4b0b      	ldr	r3, [pc, #44]	; (800b330 <vPortEnterCritical+0x58>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	b2db      	uxtb	r3, r3
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d009      	beq.n	800b320 <vPortEnterCritical+0x48>
 800b30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b310:	f383 8811 	msr	BASEPRI, r3
 800b314:	f3bf 8f6f 	isb	sy
 800b318:	f3bf 8f4f 	dsb	sy
 800b31c:	603b      	str	r3, [r7, #0]
 800b31e:	e7fe      	b.n	800b31e <vPortEnterCritical+0x46>
	}
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	bc80      	pop	{r7}
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	2000006c 	.word	0x2000006c
 800b330:	e000ed04 	.word	0xe000ed04

0800b334 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b33a:	4b10      	ldr	r3, [pc, #64]	; (800b37c <vPortExitCritical+0x48>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d109      	bne.n	800b356 <vPortExitCritical+0x22>
 800b342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	607b      	str	r3, [r7, #4]
 800b354:	e7fe      	b.n	800b354 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b356:	4b09      	ldr	r3, [pc, #36]	; (800b37c <vPortExitCritical+0x48>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	3b01      	subs	r3, #1
 800b35c:	4a07      	ldr	r2, [pc, #28]	; (800b37c <vPortExitCritical+0x48>)
 800b35e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b360:	4b06      	ldr	r3, [pc, #24]	; (800b37c <vPortExitCritical+0x48>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d104      	bne.n	800b372 <vPortExitCritical+0x3e>
 800b368:	2300      	movs	r3, #0
 800b36a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b372:	bf00      	nop
 800b374:	370c      	adds	r7, #12
 800b376:	46bd      	mov	sp, r7
 800b378:	bc80      	pop	{r7}
 800b37a:	4770      	bx	lr
 800b37c:	2000006c 	.word	0x2000006c

0800b380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b380:	f3ef 8009 	mrs	r0, PSP
 800b384:	f3bf 8f6f 	isb	sy
 800b388:	4b0d      	ldr	r3, [pc, #52]	; (800b3c0 <pxCurrentTCBConst>)
 800b38a:	681a      	ldr	r2, [r3, #0]
 800b38c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b390:	6010      	str	r0, [r2, #0]
 800b392:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b396:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b39a:	f380 8811 	msr	BASEPRI, r0
 800b39e:	f000 fbd3 	bl	800bb48 <vTaskSwitchContext>
 800b3a2:	f04f 0000 	mov.w	r0, #0
 800b3a6:	f380 8811 	msr	BASEPRI, r0
 800b3aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b3ae:	6819      	ldr	r1, [r3, #0]
 800b3b0:	6808      	ldr	r0, [r1, #0]
 800b3b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b3b6:	f380 8809 	msr	PSP, r0
 800b3ba:	f3bf 8f6f 	isb	sy
 800b3be:	4770      	bx	lr

0800b3c0 <pxCurrentTCBConst>:
 800b3c0:	20000f30 	.word	0x20000f30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b3c4:	bf00      	nop
 800b3c6:	bf00      	nop

0800b3c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b3e0:	f000 faf6 	bl	800b9d0 <xTaskIncrementTick>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d003      	beq.n	800b3f2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b3ea:	4b06      	ldr	r3, [pc, #24]	; (800b404 <SysTick_Handler+0x3c>)
 800b3ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3f0:	601a      	str	r2, [r3, #0]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b3fc:	bf00      	nop
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	e000ed04 	.word	0xe000ed04

0800b408 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b408:	b480      	push	{r7}
 800b40a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b40c:	4b0a      	ldr	r3, [pc, #40]	; (800b438 <vPortSetupTimerInterrupt+0x30>)
 800b40e:	2200      	movs	r2, #0
 800b410:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b412:	4b0a      	ldr	r3, [pc, #40]	; (800b43c <vPortSetupTimerInterrupt+0x34>)
 800b414:	2200      	movs	r2, #0
 800b416:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b418:	4a09      	ldr	r2, [pc, #36]	; (800b440 <vPortSetupTimerInterrupt+0x38>)
 800b41a:	4b0a      	ldr	r3, [pc, #40]	; (800b444 <vPortSetupTimerInterrupt+0x3c>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	490a      	ldr	r1, [pc, #40]	; (800b448 <vPortSetupTimerInterrupt+0x40>)
 800b420:	fba1 1303 	umull	r1, r3, r1, r3
 800b424:	099b      	lsrs	r3, r3, #6
 800b426:	3b01      	subs	r3, #1
 800b428:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b42a:	4b03      	ldr	r3, [pc, #12]	; (800b438 <vPortSetupTimerInterrupt+0x30>)
 800b42c:	2207      	movs	r2, #7
 800b42e:	601a      	str	r2, [r3, #0]
}
 800b430:	bf00      	nop
 800b432:	46bd      	mov	sp, r7
 800b434:	bc80      	pop	{r7}
 800b436:	4770      	bx	lr
 800b438:	e000e010 	.word	0xe000e010
 800b43c:	e000e018 	.word	0xe000e018
 800b440:	e000e014 	.word	0xe000e014
 800b444:	20000060 	.word	0x20000060
 800b448:	10624dd3 	.word	0x10624dd3

0800b44c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b08e      	sub	sp, #56	; 0x38
 800b450:	af04      	add	r7, sp, #16
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	607a      	str	r2, [r7, #4]
 800b458:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b45a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d109      	bne.n	800b474 <xTaskCreateStatic+0x28>
	__asm volatile
 800b460:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b464:	f383 8811 	msr	BASEPRI, r3
 800b468:	f3bf 8f6f 	isb	sy
 800b46c:	f3bf 8f4f 	dsb	sy
 800b470:	623b      	str	r3, [r7, #32]
 800b472:	e7fe      	b.n	800b472 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800b474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b476:	2b00      	cmp	r3, #0
 800b478:	d109      	bne.n	800b48e <xTaskCreateStatic+0x42>
 800b47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	61fb      	str	r3, [r7, #28]
 800b48c:	e7fe      	b.n	800b48c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b48e:	2354      	movs	r3, #84	; 0x54
 800b490:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	2b54      	cmp	r3, #84	; 0x54
 800b496:	d009      	beq.n	800b4ac <xTaskCreateStatic+0x60>
 800b498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49c:	f383 8811 	msr	BASEPRI, r3
 800b4a0:	f3bf 8f6f 	isb	sy
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	61bb      	str	r3, [r7, #24]
 800b4aa:	e7fe      	b.n	800b4aa <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b4ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d01e      	beq.n	800b4f0 <xTaskCreateStatic+0xa4>
 800b4b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d01b      	beq.n	800b4f0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b4c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c4:	2202      	movs	r2, #2
 800b4c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	9303      	str	r3, [sp, #12]
 800b4ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d0:	9302      	str	r3, [sp, #8]
 800b4d2:	f107 0314 	add.w	r3, r7, #20
 800b4d6:	9301      	str	r3, [sp, #4]
 800b4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4da:	9300      	str	r3, [sp, #0]
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	68b9      	ldr	r1, [r7, #8]
 800b4e2:	68f8      	ldr	r0, [r7, #12]
 800b4e4:	f000 f850 	bl	800b588 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b4e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b4ea:	f000 f8cb 	bl	800b684 <prvAddNewTaskToReadyList>
 800b4ee:	e001      	b.n	800b4f4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b4f4:	697b      	ldr	r3, [r7, #20]
	}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3728      	adds	r7, #40	; 0x28
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b4fe:	b580      	push	{r7, lr}
 800b500:	b08c      	sub	sp, #48	; 0x30
 800b502:	af04      	add	r7, sp, #16
 800b504:	60f8      	str	r0, [r7, #12]
 800b506:	60b9      	str	r1, [r7, #8]
 800b508:	603b      	str	r3, [r7, #0]
 800b50a:	4613      	mov	r3, r2
 800b50c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b50e:	88fb      	ldrh	r3, [r7, #6]
 800b510:	009b      	lsls	r3, r3, #2
 800b512:	4618      	mov	r0, r3
 800b514:	f7ff fc24 	bl	800ad60 <pvPortMalloc>
 800b518:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d00e      	beq.n	800b53e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b520:	2054      	movs	r0, #84	; 0x54
 800b522:	f7ff fc1d 	bl	800ad60 <pvPortMalloc>
 800b526:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b528:	69fb      	ldr	r3, [r7, #28]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d003      	beq.n	800b536 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b52e:	69fb      	ldr	r3, [r7, #28]
 800b530:	697a      	ldr	r2, [r7, #20]
 800b532:	631a      	str	r2, [r3, #48]	; 0x30
 800b534:	e005      	b.n	800b542 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b536:	6978      	ldr	r0, [r7, #20]
 800b538:	f7ff fcd4 	bl	800aee4 <vPortFree>
 800b53c:	e001      	b.n	800b542 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b53e:	2300      	movs	r3, #0
 800b540:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d017      	beq.n	800b578 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b548:	69fb      	ldr	r3, [r7, #28]
 800b54a:	2200      	movs	r2, #0
 800b54c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b550:	88fa      	ldrh	r2, [r7, #6]
 800b552:	2300      	movs	r3, #0
 800b554:	9303      	str	r3, [sp, #12]
 800b556:	69fb      	ldr	r3, [r7, #28]
 800b558:	9302      	str	r3, [sp, #8]
 800b55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b55c:	9301      	str	r3, [sp, #4]
 800b55e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b560:	9300      	str	r3, [sp, #0]
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	68b9      	ldr	r1, [r7, #8]
 800b566:	68f8      	ldr	r0, [r7, #12]
 800b568:	f000 f80e 	bl	800b588 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b56c:	69f8      	ldr	r0, [r7, #28]
 800b56e:	f000 f889 	bl	800b684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b572:	2301      	movs	r3, #1
 800b574:	61bb      	str	r3, [r7, #24]
 800b576:	e002      	b.n	800b57e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b578:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b57c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b57e:	69bb      	ldr	r3, [r7, #24]
	}
 800b580:	4618      	mov	r0, r3
 800b582:	3720      	adds	r7, #32
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b088      	sub	sp, #32
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	009b      	lsls	r3, r3, #2
 800b5a4:	4413      	add	r3, r2
 800b5a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b5a8:	69bb      	ldr	r3, [r7, #24]
 800b5aa:	f023 0307 	bic.w	r3, r3, #7
 800b5ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	f003 0307 	and.w	r3, r3, #7
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d009      	beq.n	800b5ce <prvInitialiseNewTask+0x46>
 800b5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	617b      	str	r3, [r7, #20]
 800b5cc:	e7fe      	b.n	800b5cc <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	61fb      	str	r3, [r7, #28]
 800b5d2:	e012      	b.n	800b5fa <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b5d4:	68ba      	ldr	r2, [r7, #8]
 800b5d6:	69fb      	ldr	r3, [r7, #28]
 800b5d8:	4413      	add	r3, r2
 800b5da:	7819      	ldrb	r1, [r3, #0]
 800b5dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5de:	69fb      	ldr	r3, [r7, #28]
 800b5e0:	4413      	add	r3, r2
 800b5e2:	3334      	adds	r3, #52	; 0x34
 800b5e4:	460a      	mov	r2, r1
 800b5e6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b5e8:	68ba      	ldr	r2, [r7, #8]
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d006      	beq.n	800b602 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	61fb      	str	r3, [r7, #28]
 800b5fa:	69fb      	ldr	r3, [r7, #28]
 800b5fc:	2b0f      	cmp	r3, #15
 800b5fe:	d9e9      	bls.n	800b5d4 <prvInitialiseNewTask+0x4c>
 800b600:	e000      	b.n	800b604 <prvInitialiseNewTask+0x7c>
		{
			break;
 800b602:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b606:	2200      	movs	r2, #0
 800b608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60e:	2b06      	cmp	r3, #6
 800b610:	d901      	bls.n	800b616 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b612:	2306      	movs	r3, #6
 800b614:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b61a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b620:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b624:	2200      	movs	r2, #0
 800b626:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b62a:	3304      	adds	r3, #4
 800b62c:	4618      	mov	r0, r3
 800b62e:	f000 fc40 	bl	800beb2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b634:	3318      	adds	r3, #24
 800b636:	4618      	mov	r0, r3
 800b638:	f000 fc3b 	bl	800beb2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b640:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b644:	f1c3 0207 	rsb	r2, r3, #7
 800b648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b650:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b654:	2200      	movs	r2, #0
 800b656:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b660:	683a      	ldr	r2, [r7, #0]
 800b662:	68f9      	ldr	r1, [r7, #12]
 800b664:	69b8      	ldr	r0, [r7, #24]
 800b666:	f7ff fd4f 	bl	800b108 <pxPortInitialiseStack>
 800b66a:	4602      	mov	r2, r0
 800b66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b672:	2b00      	cmp	r3, #0
 800b674:	d002      	beq.n	800b67c <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b678:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b67a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b67c:	bf00      	nop
 800b67e:	3720      	adds	r7, #32
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b082      	sub	sp, #8
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b68c:	f7ff fe24 	bl	800b2d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b690:	4b2a      	ldr	r3, [pc, #168]	; (800b73c <prvAddNewTaskToReadyList+0xb8>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	3301      	adds	r3, #1
 800b696:	4a29      	ldr	r2, [pc, #164]	; (800b73c <prvAddNewTaskToReadyList+0xb8>)
 800b698:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b69a:	4b29      	ldr	r3, [pc, #164]	; (800b740 <prvAddNewTaskToReadyList+0xbc>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d109      	bne.n	800b6b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b6a2:	4a27      	ldr	r2, [pc, #156]	; (800b740 <prvAddNewTaskToReadyList+0xbc>)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b6a8:	4b24      	ldr	r3, [pc, #144]	; (800b73c <prvAddNewTaskToReadyList+0xb8>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d110      	bne.n	800b6d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b6b0:	f000 fabc 	bl	800bc2c <prvInitialiseTaskLists>
 800b6b4:	e00d      	b.n	800b6d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b6b6:	4b23      	ldr	r3, [pc, #140]	; (800b744 <prvAddNewTaskToReadyList+0xc0>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d109      	bne.n	800b6d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b6be:	4b20      	ldr	r3, [pc, #128]	; (800b740 <prvAddNewTaskToReadyList+0xbc>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d802      	bhi.n	800b6d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b6cc:	4a1c      	ldr	r2, [pc, #112]	; (800b740 <prvAddNewTaskToReadyList+0xbc>)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b6d2:	4b1d      	ldr	r3, [pc, #116]	; (800b748 <prvAddNewTaskToReadyList+0xc4>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	4a1b      	ldr	r2, [pc, #108]	; (800b748 <prvAddNewTaskToReadyList+0xc4>)
 800b6da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	409a      	lsls	r2, r3
 800b6e4:	4b19      	ldr	r3, [pc, #100]	; (800b74c <prvAddNewTaskToReadyList+0xc8>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	4a18      	ldr	r2, [pc, #96]	; (800b74c <prvAddNewTaskToReadyList+0xc8>)
 800b6ec:	6013      	str	r3, [r2, #0]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6f2:	4613      	mov	r3, r2
 800b6f4:	009b      	lsls	r3, r3, #2
 800b6f6:	4413      	add	r3, r2
 800b6f8:	009b      	lsls	r3, r3, #2
 800b6fa:	4a15      	ldr	r2, [pc, #84]	; (800b750 <prvAddNewTaskToReadyList+0xcc>)
 800b6fc:	441a      	add	r2, r3
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	3304      	adds	r3, #4
 800b702:	4619      	mov	r1, r3
 800b704:	4610      	mov	r0, r2
 800b706:	f000 fbe0 	bl	800beca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b70a:	f7ff fe13 	bl	800b334 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b70e:	4b0d      	ldr	r3, [pc, #52]	; (800b744 <prvAddNewTaskToReadyList+0xc0>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d00e      	beq.n	800b734 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b716:	4b0a      	ldr	r3, [pc, #40]	; (800b740 <prvAddNewTaskToReadyList+0xbc>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b720:	429a      	cmp	r2, r3
 800b722:	d207      	bcs.n	800b734 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b724:	4b0b      	ldr	r3, [pc, #44]	; (800b754 <prvAddNewTaskToReadyList+0xd0>)
 800b726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b72a:	601a      	str	r2, [r3, #0]
 800b72c:	f3bf 8f4f 	dsb	sy
 800b730:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b734:	bf00      	nop
 800b736:	3708      	adds	r7, #8
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}
 800b73c:	20001030 	.word	0x20001030
 800b740:	20000f30 	.word	0x20000f30
 800b744:	2000103c 	.word	0x2000103c
 800b748:	2000104c 	.word	0x2000104c
 800b74c:	20001038 	.word	0x20001038
 800b750:	20000f34 	.word	0x20000f34
 800b754:	e000ed04 	.word	0xe000ed04

0800b758 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b084      	sub	sp, #16
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b760:	2300      	movs	r3, #0
 800b762:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d016      	beq.n	800b798 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b76a:	4b13      	ldr	r3, [pc, #76]	; (800b7b8 <vTaskDelay+0x60>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d009      	beq.n	800b786 <vTaskDelay+0x2e>
 800b772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b776:	f383 8811 	msr	BASEPRI, r3
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	f3bf 8f4f 	dsb	sy
 800b782:	60bb      	str	r3, [r7, #8]
 800b784:	e7fe      	b.n	800b784 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b786:	f000 f879 	bl	800b87c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b78a:	2100      	movs	r1, #0
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f000 fb0b 	bl	800bda8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b792:	f000 f881 	bl	800b898 <xTaskResumeAll>
 800b796:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d107      	bne.n	800b7ae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b79e:	4b07      	ldr	r3, [pc, #28]	; (800b7bc <vTaskDelay+0x64>)
 800b7a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a4:	601a      	str	r2, [r3, #0]
 800b7a6:	f3bf 8f4f 	dsb	sy
 800b7aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7ae:	bf00      	nop
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	20001058 	.word	0x20001058
 800b7bc:	e000ed04 	.word	0xe000ed04

0800b7c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b08a      	sub	sp, #40	; 0x28
 800b7c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b7ce:	463a      	mov	r2, r7
 800b7d0:	1d39      	adds	r1, r7, #4
 800b7d2:	f107 0308 	add.w	r3, r7, #8
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7f6 fdea 	bl	80023b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b7dc:	6839      	ldr	r1, [r7, #0]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	68ba      	ldr	r2, [r7, #8]
 800b7e2:	9202      	str	r2, [sp, #8]
 800b7e4:	9301      	str	r3, [sp, #4]
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	460a      	mov	r2, r1
 800b7ee:	491d      	ldr	r1, [pc, #116]	; (800b864 <vTaskStartScheduler+0xa4>)
 800b7f0:	481d      	ldr	r0, [pc, #116]	; (800b868 <vTaskStartScheduler+0xa8>)
 800b7f2:	f7ff fe2b 	bl	800b44c <xTaskCreateStatic>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b1c      	ldr	r3, [pc, #112]	; (800b86c <vTaskStartScheduler+0xac>)
 800b7fa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b7fc:	4b1b      	ldr	r3, [pc, #108]	; (800b86c <vTaskStartScheduler+0xac>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d002      	beq.n	800b80a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b804:	2301      	movs	r3, #1
 800b806:	617b      	str	r3, [r7, #20]
 800b808:	e001      	b.n	800b80e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b80a:	2300      	movs	r3, #0
 800b80c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	2b01      	cmp	r3, #1
 800b812:	d115      	bne.n	800b840 <vTaskStartScheduler+0x80>
 800b814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b818:	f383 8811 	msr	BASEPRI, r3
 800b81c:	f3bf 8f6f 	isb	sy
 800b820:	f3bf 8f4f 	dsb	sy
 800b824:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b826:	4b12      	ldr	r3, [pc, #72]	; (800b870 <vTaskStartScheduler+0xb0>)
 800b828:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b82c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b82e:	4b11      	ldr	r3, [pc, #68]	; (800b874 <vTaskStartScheduler+0xb4>)
 800b830:	2201      	movs	r2, #1
 800b832:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b834:	4b10      	ldr	r3, [pc, #64]	; (800b878 <vTaskStartScheduler+0xb8>)
 800b836:	2200      	movs	r2, #0
 800b838:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b83a:	f7ff fcdd 	bl	800b1f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b83e:	e00d      	b.n	800b85c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b846:	d109      	bne.n	800b85c <vTaskStartScheduler+0x9c>
 800b848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84c:	f383 8811 	msr	BASEPRI, r3
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	60fb      	str	r3, [r7, #12]
 800b85a:	e7fe      	b.n	800b85a <vTaskStartScheduler+0x9a>
}
 800b85c:	bf00      	nop
 800b85e:	3718      	adds	r7, #24
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}
 800b864:	0800c0b4 	.word	0x0800c0b4
 800b868:	0800bbfd 	.word	0x0800bbfd
 800b86c:	20001054 	.word	0x20001054
 800b870:	20001050 	.word	0x20001050
 800b874:	2000103c 	.word	0x2000103c
 800b878:	20001034 	.word	0x20001034

0800b87c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b87c:	b480      	push	{r7}
 800b87e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b880:	4b04      	ldr	r3, [pc, #16]	; (800b894 <vTaskSuspendAll+0x18>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	3301      	adds	r3, #1
 800b886:	4a03      	ldr	r2, [pc, #12]	; (800b894 <vTaskSuspendAll+0x18>)
 800b888:	6013      	str	r3, [r2, #0]
}
 800b88a:	bf00      	nop
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bc80      	pop	{r7}
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	20001058 	.word	0x20001058

0800b898 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b084      	sub	sp, #16
 800b89c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b8a6:	4b41      	ldr	r3, [pc, #260]	; (800b9ac <xTaskResumeAll+0x114>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d109      	bne.n	800b8c2 <xTaskResumeAll+0x2a>
 800b8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b2:	f383 8811 	msr	BASEPRI, r3
 800b8b6:	f3bf 8f6f 	isb	sy
 800b8ba:	f3bf 8f4f 	dsb	sy
 800b8be:	603b      	str	r3, [r7, #0]
 800b8c0:	e7fe      	b.n	800b8c0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b8c2:	f7ff fd09 	bl	800b2d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b8c6:	4b39      	ldr	r3, [pc, #228]	; (800b9ac <xTaskResumeAll+0x114>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	3b01      	subs	r3, #1
 800b8cc:	4a37      	ldr	r2, [pc, #220]	; (800b9ac <xTaskResumeAll+0x114>)
 800b8ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8d0:	4b36      	ldr	r3, [pc, #216]	; (800b9ac <xTaskResumeAll+0x114>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d161      	bne.n	800b99c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b8d8:	4b35      	ldr	r3, [pc, #212]	; (800b9b0 <xTaskResumeAll+0x118>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d05d      	beq.n	800b99c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8e0:	e02e      	b.n	800b940 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b8e2:	4b34      	ldr	r3, [pc, #208]	; (800b9b4 <xTaskResumeAll+0x11c>)
 800b8e4:	68db      	ldr	r3, [r3, #12]
 800b8e6:	68db      	ldr	r3, [r3, #12]
 800b8e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	3318      	adds	r3, #24
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f000 fb46 	bl	800bf80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	3304      	adds	r3, #4
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f000 fb41 	bl	800bf80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b902:	2201      	movs	r2, #1
 800b904:	409a      	lsls	r2, r3
 800b906:	4b2c      	ldr	r3, [pc, #176]	; (800b9b8 <xTaskResumeAll+0x120>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	4a2a      	ldr	r2, [pc, #168]	; (800b9b8 <xTaskResumeAll+0x120>)
 800b90e:	6013      	str	r3, [r2, #0]
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b914:	4613      	mov	r3, r2
 800b916:	009b      	lsls	r3, r3, #2
 800b918:	4413      	add	r3, r2
 800b91a:	009b      	lsls	r3, r3, #2
 800b91c:	4a27      	ldr	r2, [pc, #156]	; (800b9bc <xTaskResumeAll+0x124>)
 800b91e:	441a      	add	r2, r3
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	3304      	adds	r3, #4
 800b924:	4619      	mov	r1, r3
 800b926:	4610      	mov	r0, r2
 800b928:	f000 facf 	bl	800beca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b930:	4b23      	ldr	r3, [pc, #140]	; (800b9c0 <xTaskResumeAll+0x128>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b936:	429a      	cmp	r2, r3
 800b938:	d302      	bcc.n	800b940 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800b93a:	4b22      	ldr	r3, [pc, #136]	; (800b9c4 <xTaskResumeAll+0x12c>)
 800b93c:	2201      	movs	r2, #1
 800b93e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b940:	4b1c      	ldr	r3, [pc, #112]	; (800b9b4 <xTaskResumeAll+0x11c>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d1cc      	bne.n	800b8e2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d001      	beq.n	800b952 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b94e:	f000 fa07 	bl	800bd60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b952:	4b1d      	ldr	r3, [pc, #116]	; (800b9c8 <xTaskResumeAll+0x130>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d010      	beq.n	800b980 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b95e:	f000 f837 	bl	800b9d0 <xTaskIncrementTick>
 800b962:	4603      	mov	r3, r0
 800b964:	2b00      	cmp	r3, #0
 800b966:	d002      	beq.n	800b96e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800b968:	4b16      	ldr	r3, [pc, #88]	; (800b9c4 <xTaskResumeAll+0x12c>)
 800b96a:	2201      	movs	r2, #1
 800b96c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3b01      	subs	r3, #1
 800b972:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1f1      	bne.n	800b95e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800b97a:	4b13      	ldr	r3, [pc, #76]	; (800b9c8 <xTaskResumeAll+0x130>)
 800b97c:	2200      	movs	r2, #0
 800b97e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b980:	4b10      	ldr	r3, [pc, #64]	; (800b9c4 <xTaskResumeAll+0x12c>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d009      	beq.n	800b99c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b988:	2301      	movs	r3, #1
 800b98a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b98c:	4b0f      	ldr	r3, [pc, #60]	; (800b9cc <xTaskResumeAll+0x134>)
 800b98e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b992:	601a      	str	r2, [r3, #0]
 800b994:	f3bf 8f4f 	dsb	sy
 800b998:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b99c:	f7ff fcca 	bl	800b334 <vPortExitCritical>

	return xAlreadyYielded;
 800b9a0:	68bb      	ldr	r3, [r7, #8]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
 800b9aa:	bf00      	nop
 800b9ac:	20001058 	.word	0x20001058
 800b9b0:	20001030 	.word	0x20001030
 800b9b4:	20000ff0 	.word	0x20000ff0
 800b9b8:	20001038 	.word	0x20001038
 800b9bc:	20000f34 	.word	0x20000f34
 800b9c0:	20000f30 	.word	0x20000f30
 800b9c4:	20001044 	.word	0x20001044
 800b9c8:	20001040 	.word	0x20001040
 800b9cc:	e000ed04 	.word	0xe000ed04

0800b9d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b086      	sub	sp, #24
 800b9d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9da:	4b50      	ldr	r3, [pc, #320]	; (800bb1c <xTaskIncrementTick+0x14c>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	f040 808c 	bne.w	800bafc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b9e4:	4b4e      	ldr	r3, [pc, #312]	; (800bb20 <xTaskIncrementTick+0x150>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b9ec:	4a4c      	ldr	r2, [pc, #304]	; (800bb20 <xTaskIncrementTick+0x150>)
 800b9ee:	693b      	ldr	r3, [r7, #16]
 800b9f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d11f      	bne.n	800ba38 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b9f8:	4b4a      	ldr	r3, [pc, #296]	; (800bb24 <xTaskIncrementTick+0x154>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d009      	beq.n	800ba16 <xTaskIncrementTick+0x46>
 800ba02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba06:	f383 8811 	msr	BASEPRI, r3
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	603b      	str	r3, [r7, #0]
 800ba14:	e7fe      	b.n	800ba14 <xTaskIncrementTick+0x44>
 800ba16:	4b43      	ldr	r3, [pc, #268]	; (800bb24 <xTaskIncrementTick+0x154>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	60fb      	str	r3, [r7, #12]
 800ba1c:	4b42      	ldr	r3, [pc, #264]	; (800bb28 <xTaskIncrementTick+0x158>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a40      	ldr	r2, [pc, #256]	; (800bb24 <xTaskIncrementTick+0x154>)
 800ba22:	6013      	str	r3, [r2, #0]
 800ba24:	4a40      	ldr	r2, [pc, #256]	; (800bb28 <xTaskIncrementTick+0x158>)
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	6013      	str	r3, [r2, #0]
 800ba2a:	4b40      	ldr	r3, [pc, #256]	; (800bb2c <xTaskIncrementTick+0x15c>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	3301      	adds	r3, #1
 800ba30:	4a3e      	ldr	r2, [pc, #248]	; (800bb2c <xTaskIncrementTick+0x15c>)
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	f000 f994 	bl	800bd60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba38:	4b3d      	ldr	r3, [pc, #244]	; (800bb30 <xTaskIncrementTick+0x160>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d34d      	bcc.n	800bade <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba42:	4b38      	ldr	r3, [pc, #224]	; (800bb24 <xTaskIncrementTick+0x154>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d101      	bne.n	800ba50 <xTaskIncrementTick+0x80>
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e000      	b.n	800ba52 <xTaskIncrementTick+0x82>
 800ba50:	2300      	movs	r3, #0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d004      	beq.n	800ba60 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba56:	4b36      	ldr	r3, [pc, #216]	; (800bb30 <xTaskIncrementTick+0x160>)
 800ba58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba5c:	601a      	str	r2, [r3, #0]
					break;
 800ba5e:	e03e      	b.n	800bade <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ba60:	4b30      	ldr	r3, [pc, #192]	; (800bb24 <xTaskIncrementTick+0x154>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	68db      	ldr	r3, [r3, #12]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	685b      	ldr	r3, [r3, #4]
 800ba6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba70:	693a      	ldr	r2, [r7, #16]
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d203      	bcs.n	800ba80 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba78:	4a2d      	ldr	r2, [pc, #180]	; (800bb30 <xTaskIncrementTick+0x160>)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6013      	str	r3, [r2, #0]
						break;
 800ba7e:	e02e      	b.n	800bade <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	3304      	adds	r3, #4
 800ba84:	4618      	mov	r0, r3
 800ba86:	f000 fa7b 	bl	800bf80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	3318      	adds	r3, #24
 800ba96:	4618      	mov	r0, r3
 800ba98:	f000 fa72 	bl	800bf80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baa0:	2201      	movs	r2, #1
 800baa2:	409a      	lsls	r2, r3
 800baa4:	4b23      	ldr	r3, [pc, #140]	; (800bb34 <xTaskIncrementTick+0x164>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4313      	orrs	r3, r2
 800baaa:	4a22      	ldr	r2, [pc, #136]	; (800bb34 <xTaskIncrementTick+0x164>)
 800baac:	6013      	str	r3, [r2, #0]
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bab2:	4613      	mov	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	4413      	add	r3, r2
 800bab8:	009b      	lsls	r3, r3, #2
 800baba:	4a1f      	ldr	r2, [pc, #124]	; (800bb38 <xTaskIncrementTick+0x168>)
 800babc:	441a      	add	r2, r3
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	3304      	adds	r3, #4
 800bac2:	4619      	mov	r1, r3
 800bac4:	4610      	mov	r0, r2
 800bac6:	f000 fa00 	bl	800beca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bace:	4b1b      	ldr	r3, [pc, #108]	; (800bb3c <xTaskIncrementTick+0x16c>)
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d3b4      	bcc.n	800ba42 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800bad8:	2301      	movs	r3, #1
 800bada:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800badc:	e7b1      	b.n	800ba42 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bade:	4b17      	ldr	r3, [pc, #92]	; (800bb3c <xTaskIncrementTick+0x16c>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bae4:	4914      	ldr	r1, [pc, #80]	; (800bb38 <xTaskIncrementTick+0x168>)
 800bae6:	4613      	mov	r3, r2
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	4413      	add	r3, r2
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	440b      	add	r3, r1
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2b01      	cmp	r3, #1
 800baf4:	d907      	bls.n	800bb06 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800baf6:	2301      	movs	r3, #1
 800baf8:	617b      	str	r3, [r7, #20]
 800bafa:	e004      	b.n	800bb06 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bafc:	4b10      	ldr	r3, [pc, #64]	; (800bb40 <xTaskIncrementTick+0x170>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	3301      	adds	r3, #1
 800bb02:	4a0f      	ldr	r2, [pc, #60]	; (800bb40 <xTaskIncrementTick+0x170>)
 800bb04:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bb06:	4b0f      	ldr	r3, [pc, #60]	; (800bb44 <xTaskIncrementTick+0x174>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d001      	beq.n	800bb12 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800bb0e:	2301      	movs	r3, #1
 800bb10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bb12:	697b      	ldr	r3, [r7, #20]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3718      	adds	r7, #24
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}
 800bb1c:	20001058 	.word	0x20001058
 800bb20:	20001034 	.word	0x20001034
 800bb24:	20000fe8 	.word	0x20000fe8
 800bb28:	20000fec 	.word	0x20000fec
 800bb2c:	20001048 	.word	0x20001048
 800bb30:	20001050 	.word	0x20001050
 800bb34:	20001038 	.word	0x20001038
 800bb38:	20000f34 	.word	0x20000f34
 800bb3c:	20000f30 	.word	0x20000f30
 800bb40:	20001040 	.word	0x20001040
 800bb44:	20001044 	.word	0x20001044

0800bb48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b087      	sub	sp, #28
 800bb4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb4e:	4b26      	ldr	r3, [pc, #152]	; (800bbe8 <vTaskSwitchContext+0xa0>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d003      	beq.n	800bb5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb56:	4b25      	ldr	r3, [pc, #148]	; (800bbec <vTaskSwitchContext+0xa4>)
 800bb58:	2201      	movs	r2, #1
 800bb5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb5c:	e03e      	b.n	800bbdc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800bb5e:	4b23      	ldr	r3, [pc, #140]	; (800bbec <vTaskSwitchContext+0xa4>)
 800bb60:	2200      	movs	r2, #0
 800bb62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800bb64:	4b22      	ldr	r3, [pc, #136]	; (800bbf0 <vTaskSwitchContext+0xa8>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	fab3 f383 	clz	r3, r3
 800bb70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bb72:	7afb      	ldrb	r3, [r7, #11]
 800bb74:	f1c3 031f 	rsb	r3, r3, #31
 800bb78:	617b      	str	r3, [r7, #20]
 800bb7a:	491e      	ldr	r1, [pc, #120]	; (800bbf4 <vTaskSwitchContext+0xac>)
 800bb7c:	697a      	ldr	r2, [r7, #20]
 800bb7e:	4613      	mov	r3, r2
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	4413      	add	r3, r2
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	440b      	add	r3, r1
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d109      	bne.n	800bba2 <vTaskSwitchContext+0x5a>
	__asm volatile
 800bb8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb92:	f383 8811 	msr	BASEPRI, r3
 800bb96:	f3bf 8f6f 	isb	sy
 800bb9a:	f3bf 8f4f 	dsb	sy
 800bb9e:	607b      	str	r3, [r7, #4]
 800bba0:	e7fe      	b.n	800bba0 <vTaskSwitchContext+0x58>
 800bba2:	697a      	ldr	r2, [r7, #20]
 800bba4:	4613      	mov	r3, r2
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4a11      	ldr	r2, [pc, #68]	; (800bbf4 <vTaskSwitchContext+0xac>)
 800bbae:	4413      	add	r3, r2
 800bbb0:	613b      	str	r3, [r7, #16]
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	685a      	ldr	r2, [r3, #4]
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	605a      	str	r2, [r3, #4]
 800bbbc:	693b      	ldr	r3, [r7, #16]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	3308      	adds	r3, #8
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d104      	bne.n	800bbd2 <vTaskSwitchContext+0x8a>
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	685a      	ldr	r2, [r3, #4]
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	605a      	str	r2, [r3, #4]
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	4a07      	ldr	r2, [pc, #28]	; (800bbf8 <vTaskSwitchContext+0xb0>)
 800bbda:	6013      	str	r3, [r2, #0]
}
 800bbdc:	bf00      	nop
 800bbde:	371c      	adds	r7, #28
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bc80      	pop	{r7}
 800bbe4:	4770      	bx	lr
 800bbe6:	bf00      	nop
 800bbe8:	20001058 	.word	0x20001058
 800bbec:	20001044 	.word	0x20001044
 800bbf0:	20001038 	.word	0x20001038
 800bbf4:	20000f34 	.word	0x20000f34
 800bbf8:	20000f30 	.word	0x20000f30

0800bbfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bc04:	f000 f852 	bl	800bcac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bc08:	4b06      	ldr	r3, [pc, #24]	; (800bc24 <prvIdleTask+0x28>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d9f9      	bls.n	800bc04 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bc10:	4b05      	ldr	r3, [pc, #20]	; (800bc28 <prvIdleTask+0x2c>)
 800bc12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc16:	601a      	str	r2, [r3, #0]
 800bc18:	f3bf 8f4f 	dsb	sy
 800bc1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bc20:	e7f0      	b.n	800bc04 <prvIdleTask+0x8>
 800bc22:	bf00      	nop
 800bc24:	20000f34 	.word	0x20000f34
 800bc28:	e000ed04 	.word	0xe000ed04

0800bc2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc32:	2300      	movs	r3, #0
 800bc34:	607b      	str	r3, [r7, #4]
 800bc36:	e00c      	b.n	800bc52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bc38:	687a      	ldr	r2, [r7, #4]
 800bc3a:	4613      	mov	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	4413      	add	r3, r2
 800bc40:	009b      	lsls	r3, r3, #2
 800bc42:	4a12      	ldr	r2, [pc, #72]	; (800bc8c <prvInitialiseTaskLists+0x60>)
 800bc44:	4413      	add	r3, r2
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 f914 	bl	800be74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	3301      	adds	r3, #1
 800bc50:	607b      	str	r3, [r7, #4]
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2b06      	cmp	r3, #6
 800bc56:	d9ef      	bls.n	800bc38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc58:	480d      	ldr	r0, [pc, #52]	; (800bc90 <prvInitialiseTaskLists+0x64>)
 800bc5a:	f000 f90b 	bl	800be74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc5e:	480d      	ldr	r0, [pc, #52]	; (800bc94 <prvInitialiseTaskLists+0x68>)
 800bc60:	f000 f908 	bl	800be74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc64:	480c      	ldr	r0, [pc, #48]	; (800bc98 <prvInitialiseTaskLists+0x6c>)
 800bc66:	f000 f905 	bl	800be74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc6a:	480c      	ldr	r0, [pc, #48]	; (800bc9c <prvInitialiseTaskLists+0x70>)
 800bc6c:	f000 f902 	bl	800be74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc70:	480b      	ldr	r0, [pc, #44]	; (800bca0 <prvInitialiseTaskLists+0x74>)
 800bc72:	f000 f8ff 	bl	800be74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc76:	4b0b      	ldr	r3, [pc, #44]	; (800bca4 <prvInitialiseTaskLists+0x78>)
 800bc78:	4a05      	ldr	r2, [pc, #20]	; (800bc90 <prvInitialiseTaskLists+0x64>)
 800bc7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc7c:	4b0a      	ldr	r3, [pc, #40]	; (800bca8 <prvInitialiseTaskLists+0x7c>)
 800bc7e:	4a05      	ldr	r2, [pc, #20]	; (800bc94 <prvInitialiseTaskLists+0x68>)
 800bc80:	601a      	str	r2, [r3, #0]
}
 800bc82:	bf00      	nop
 800bc84:	3708      	adds	r7, #8
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}
 800bc8a:	bf00      	nop
 800bc8c:	20000f34 	.word	0x20000f34
 800bc90:	20000fc0 	.word	0x20000fc0
 800bc94:	20000fd4 	.word	0x20000fd4
 800bc98:	20000ff0 	.word	0x20000ff0
 800bc9c:	20001004 	.word	0x20001004
 800bca0:	2000101c 	.word	0x2000101c
 800bca4:	20000fe8 	.word	0x20000fe8
 800bca8:	20000fec 	.word	0x20000fec

0800bcac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b082      	sub	sp, #8
 800bcb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bcb2:	e019      	b.n	800bce8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bcb4:	f7ff fb10 	bl	800b2d8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800bcb8:	4b0f      	ldr	r3, [pc, #60]	; (800bcf8 <prvCheckTasksWaitingTermination+0x4c>)
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	3304      	adds	r3, #4
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f000 f95b 	bl	800bf80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bcca:	4b0c      	ldr	r3, [pc, #48]	; (800bcfc <prvCheckTasksWaitingTermination+0x50>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	4a0a      	ldr	r2, [pc, #40]	; (800bcfc <prvCheckTasksWaitingTermination+0x50>)
 800bcd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bcd4:	4b0a      	ldr	r3, [pc, #40]	; (800bd00 <prvCheckTasksWaitingTermination+0x54>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	3b01      	subs	r3, #1
 800bcda:	4a09      	ldr	r2, [pc, #36]	; (800bd00 <prvCheckTasksWaitingTermination+0x54>)
 800bcdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bcde:	f7ff fb29 	bl	800b334 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f000 f80e 	bl	800bd04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bce8:	4b05      	ldr	r3, [pc, #20]	; (800bd00 <prvCheckTasksWaitingTermination+0x54>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d1e1      	bne.n	800bcb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bcf0:	bf00      	nop
 800bcf2:	3708      	adds	r7, #8
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	20001004 	.word	0x20001004
 800bcfc:	20001030 	.word	0x20001030
 800bd00:	20001018 	.word	0x20001018

0800bd04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b084      	sub	sp, #16
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d108      	bne.n	800bd28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	f7ff f8e2 	bl	800aee4 <vPortFree>
				vPortFree( pxTCB );
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f7ff f8df 	bl	800aee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bd26:	e017      	b.n	800bd58 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd2e:	2b01      	cmp	r3, #1
 800bd30:	d103      	bne.n	800bd3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f7ff f8d6 	bl	800aee4 <vPortFree>
	}
 800bd38:	e00e      	b.n	800bd58 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd40:	2b02      	cmp	r3, #2
 800bd42:	d009      	beq.n	800bd58 <prvDeleteTCB+0x54>
 800bd44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd48:	f383 8811 	msr	BASEPRI, r3
 800bd4c:	f3bf 8f6f 	isb	sy
 800bd50:	f3bf 8f4f 	dsb	sy
 800bd54:	60fb      	str	r3, [r7, #12]
 800bd56:	e7fe      	b.n	800bd56 <prvDeleteTCB+0x52>
	}
 800bd58:	bf00      	nop
 800bd5a:	3710      	adds	r7, #16
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd66:	4b0e      	ldr	r3, [pc, #56]	; (800bda0 <prvResetNextTaskUnblockTime+0x40>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d101      	bne.n	800bd74 <prvResetNextTaskUnblockTime+0x14>
 800bd70:	2301      	movs	r3, #1
 800bd72:	e000      	b.n	800bd76 <prvResetNextTaskUnblockTime+0x16>
 800bd74:	2300      	movs	r3, #0
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d004      	beq.n	800bd84 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd7a:	4b0a      	ldr	r3, [pc, #40]	; (800bda4 <prvResetNextTaskUnblockTime+0x44>)
 800bd7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd80:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd82:	e008      	b.n	800bd96 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800bd84:	4b06      	ldr	r3, [pc, #24]	; (800bda0 <prvResetNextTaskUnblockTime+0x40>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	68db      	ldr	r3, [r3, #12]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	4a04      	ldr	r2, [pc, #16]	; (800bda4 <prvResetNextTaskUnblockTime+0x44>)
 800bd94:	6013      	str	r3, [r2, #0]
}
 800bd96:	bf00      	nop
 800bd98:	370c      	adds	r7, #12
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bc80      	pop	{r7}
 800bd9e:	4770      	bx	lr
 800bda0:	20000fe8 	.word	0x20000fe8
 800bda4:	20001050 	.word	0x20001050

0800bda8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bdb2:	4b29      	ldr	r3, [pc, #164]	; (800be58 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdb8:	4b28      	ldr	r3, [pc, #160]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	3304      	adds	r3, #4
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	f000 f8de 	bl	800bf80 <uxListRemove>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d10b      	bne.n	800bde2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800bdca:	4b24      	ldr	r3, [pc, #144]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdd6:	43da      	mvns	r2, r3
 800bdd8:	4b21      	ldr	r3, [pc, #132]	; (800be60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	4013      	ands	r3, r2
 800bdde:	4a20      	ldr	r2, [pc, #128]	; (800be60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bde0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bde8:	d10a      	bne.n	800be00 <prvAddCurrentTaskToDelayedList+0x58>
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d007      	beq.n	800be00 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bdf0:	4b1a      	ldr	r3, [pc, #104]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	3304      	adds	r3, #4
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	481a      	ldr	r0, [pc, #104]	; (800be64 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bdfa:	f000 f866 	bl	800beca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bdfe:	e026      	b.n	800be4e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be00:	68fa      	ldr	r2, [r7, #12]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	4413      	add	r3, r2
 800be06:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be08:	4b14      	ldr	r3, [pc, #80]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	68ba      	ldr	r2, [r7, #8]
 800be0e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800be10:	68ba      	ldr	r2, [r7, #8]
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	429a      	cmp	r2, r3
 800be16:	d209      	bcs.n	800be2c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be18:	4b13      	ldr	r3, [pc, #76]	; (800be68 <prvAddCurrentTaskToDelayedList+0xc0>)
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	4b0f      	ldr	r3, [pc, #60]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3304      	adds	r3, #4
 800be22:	4619      	mov	r1, r3
 800be24:	4610      	mov	r0, r2
 800be26:	f000 f873 	bl	800bf10 <vListInsert>
}
 800be2a:	e010      	b.n	800be4e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be2c:	4b0f      	ldr	r3, [pc, #60]	; (800be6c <prvAddCurrentTaskToDelayedList+0xc4>)
 800be2e:	681a      	ldr	r2, [r3, #0]
 800be30:	4b0a      	ldr	r3, [pc, #40]	; (800be5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	3304      	adds	r3, #4
 800be36:	4619      	mov	r1, r3
 800be38:	4610      	mov	r0, r2
 800be3a:	f000 f869 	bl	800bf10 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800be3e:	4b0c      	ldr	r3, [pc, #48]	; (800be70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	429a      	cmp	r2, r3
 800be46:	d202      	bcs.n	800be4e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800be48:	4a09      	ldr	r2, [pc, #36]	; (800be70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	6013      	str	r3, [r2, #0]
}
 800be4e:	bf00      	nop
 800be50:	3710      	adds	r7, #16
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	20001034 	.word	0x20001034
 800be5c:	20000f30 	.word	0x20000f30
 800be60:	20001038 	.word	0x20001038
 800be64:	2000101c 	.word	0x2000101c
 800be68:	20000fec 	.word	0x20000fec
 800be6c:	20000fe8 	.word	0x20000fe8
 800be70:	20001050 	.word	0x20001050

0800be74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800be74:	b480      	push	{r7}
 800be76:	b083      	sub	sp, #12
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f103 0208 	add.w	r2, r3, #8
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f103 0208 	add.w	r2, r3, #8
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f103 0208 	add.w	r2, r3, #8
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2200      	movs	r2, #0
 800bea6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bea8:	bf00      	nop
 800beaa:	370c      	adds	r7, #12
 800beac:	46bd      	mov	sp, r7
 800beae:	bc80      	pop	{r7}
 800beb0:	4770      	bx	lr

0800beb2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800beb2:	b480      	push	{r7}
 800beb4:	b083      	sub	sp, #12
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bec0:	bf00      	nop
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bc80      	pop	{r7}
 800bec8:	4770      	bx	lr

0800beca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800beca:	b480      	push	{r7}
 800becc:	b085      	sub	sp, #20
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
 800bed2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	68fa      	ldr	r2, [r7, #12]
 800bede:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	689a      	ldr	r2, [r3, #8]
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	689b      	ldr	r3, [r3, #8]
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	687a      	ldr	r2, [r7, #4]
 800befa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	601a      	str	r2, [r3, #0]
}
 800bf06:	bf00      	nop
 800bf08:	3714      	adds	r7, #20
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bc80      	pop	{r7}
 800bf0e:	4770      	bx	lr

0800bf10 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf26:	d103      	bne.n	800bf30 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	691b      	ldr	r3, [r3, #16]
 800bf2c:	60fb      	str	r3, [r7, #12]
 800bf2e:	e00c      	b.n	800bf4a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	3308      	adds	r3, #8
 800bf34:	60fb      	str	r3, [r7, #12]
 800bf36:	e002      	b.n	800bf3e <vListInsert+0x2e>
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	60fb      	str	r3, [r7, #12]
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	685b      	ldr	r3, [r3, #4]
 800bf42:	681a      	ldr	r2, [r3, #0]
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d9f6      	bls.n	800bf38 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	685b      	ldr	r3, [r3, #4]
 800bf56:	683a      	ldr	r2, [r7, #0]
 800bf58:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	683a      	ldr	r2, [r7, #0]
 800bf64:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	1c5a      	adds	r2, r3, #1
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	601a      	str	r2, [r3, #0]
}
 800bf76:	bf00      	nop
 800bf78:	3714      	adds	r7, #20
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bc80      	pop	{r7}
 800bf7e:	4770      	bx	lr

0800bf80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bf80:	b480      	push	{r7}
 800bf82:	b085      	sub	sp, #20
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	691b      	ldr	r3, [r3, #16]
 800bf8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	687a      	ldr	r2, [r7, #4]
 800bf94:	6892      	ldr	r2, [r2, #8]
 800bf96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	687a      	ldr	r2, [r7, #4]
 800bf9e:	6852      	ldr	r2, [r2, #4]
 800bfa0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	685a      	ldr	r2, [r3, #4]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d103      	bne.n	800bfb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	689a      	ldr	r2, [r3, #8]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	1e5a      	subs	r2, r3, #1
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	3714      	adds	r7, #20
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bc80      	pop	{r7}
 800bfd0:	4770      	bx	lr
	...

0800bfd4 <_init>:
 800bfd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfd6:	bf00      	nop
 800bfd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfda:	bc08      	pop	{r3}
 800bfdc:	469e      	mov	lr, r3
 800bfde:	4770      	bx	lr

0800bfe0 <_fini>:
 800bfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfe2:	bf00      	nop
 800bfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfe6:	bc08      	pop	{r3}
 800bfe8:	469e      	mov	lr, r3
 800bfea:	4770      	bx	lr
