<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   3948, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   3137, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   2608, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   2119, user inline pragmas are applied</column>
            <column name="">(4) simplification,   2117, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 144431 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   7564, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   7756, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   7712, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   7757, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   7616, loop and instruction simplification</column>
            <column name="">(2) parallelization,   7616, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   7616, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   7616, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">,   7650, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_2mm" col1="__merlinkernel_kernel_2mm.c:95" col2="3948" col3="2117" col4="7757" col5="7616" col6="7650">
                    <row id="2" col0="memcpy_wide_bus_read_float_3d_2_210_64" col1="mars_wide_bus_3d.h:1648" col2="740" col3="" col4="" col5="" col6="">
                        <row id="4" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="390" col2_disp=" 390 (5 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="memcpy_wide_bus_read_float_2d_190_64" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="4" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_2mm.c:38" col2="22" col3="11" col4="12" col5="12" col6="21"/>
                    <row id="9" col0="merlin_memcpy_1" col1="__merlinkernel_kernel_2mm.c:57" col2="22" col3="11" col4="12" col5="12" col6="23"/>
                    <row id="3" col0="merlin_memcpy_2" col1="__merlinkernel_kernel_2mm.c:76" col2="47" col3="16" col4="58" col5="59" col6="60"/>
                    <row id="10" col0="memcpy_wide_bus_read_float_4d_5_5_44_128" col1="mars_wide_bus_4d.h:2010" col2="942" col3="" col4="" col5="" col6="">
                        <row id="11" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="468" col2_disp=" 468 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="8" col0="memcpy_wide_bus_read_float_2d_44_128" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="11" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="memcpy_wide_bus_write_float_2d_44_128" col1="mars_wide_bus_2d.h:1422" col2="766" col3="" col4="" col5="" col6="">
                        <row id="6" col0="merlin_set_range_128" col1="memcpy_128.h:72" col2="462" col2_disp=" 462 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

