0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/synth/timing/s_counter_time_synth.v,1492981265,verilog,,,,counter;glbl,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd,1492978044,vhdl,,,,s_counter,,,,,,,,
