/**
 *
 * @file SCB_RegisterDefines_INTCTLR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date Author Version Description
 * 22 jun. 2020 vyldram 1.0 initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_
#define XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_

#include <xDriver_MCU/Core/SCB/Peripheral/xHeader/SCB_Enum.h>

/********************************************************************************************/
/************************************* 4 INTCTLR ***********************************************/
/********************************************************************************************/
/*----------*/
#define SCB_ICSR_VECTACTIVE_MASK    ((UBase_t) 0x000000FFUL)
#define SCB_ICSR_VECTACTIVE_THREAD    (0UL)
#define SCB_ICSR_VECTACTIVE_RESET    (1UL)
#define SCB_ICSR_VECTACTIVE_NMI    (2UL)
#define SCB_ICSR_VECTACTIVE_HARDFAULT    (3UL)
#define SCB_ICSR_VECTACTIVE_MEMMANAGE    (4UL)
#define SCB_ICSR_VECTACTIVE_BUSFAULT    (5UL)
#define SCB_ICSR_VECTACTIVE_USAGEFAULT    (6UL)
#define SCB_ICSR_VECTACTIVE_RES7    (7UL)
#define SCB_ICSR_VECTACTIVE_RES8    (8UL)
#define SCB_ICSR_VECTACTIVE_RES9    (9UL)
#define SCB_ICSR_VECTACTIVE_RES10    (10UL)
#define SCB_ICSR_VECTACTIVE_SVCALL    (11UL)
#define SCB_ICSR_VECTACTIVE_DEBUGMON    (12UL)
#define SCB_ICSR_VECTACTIVE_RES13    (13UL)
#define SCB_ICSR_VECTACTIVE_PENDSV    (14UL)
#define SCB_ICSR_VECTACTIVE_SYSTICK    (15UL)
#define SCB_ICSR_VECTACTIVE_WWDT    (0UL + 16UL)
#define SCB_ICSR_VECTACTIVE_PVD    (1UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TAMP_STAMP    (2UL + 16UL)
#define SCB_ICSR_VECTACTIVE_RTC_WKUP    (3UL + 16UL)
#define SCB_ICSR_VECTACTIVE_FLASH    (4UL + 16UL)
#define SCB_ICSR_VECTACTIVE_RCC    (5UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI0    (6UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI1    (7UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI2    (8UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI3    (9UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI4    (10UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM0    (11UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM1    (12UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM2    (13UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM3    (14UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM4    (15UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM5    (16UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM6    (17UL + 16UL)
#define SCB_ICSR_VECTACTIVE_ADC    (18UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN1_TX    (19UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN1_RX0    (20UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN1_RX1    (21UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN1_SCE    (22UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI9_5    (23UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM1_BRK_TIM9    (24UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM1_UP_TIM10    (25UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM1_TRG_COM_TIM11    (26UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM1_CC    (27UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM2    (28UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM3    (29UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM4    (30UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C1_EV    (31UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C1_ER    (32UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C2_EV    (33UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C2_ER    (34UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI1    (35UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI2    (36UL + 16UL)
#define SCB_ICSR_VECTACTIVE_USART1    (37UL + 16UL)
#define SCB_ICSR_VECTACTIVE_USART2    (38UL + 16UL)
#define SCB_ICSR_VECTACTIVE_USART3    (39UL + 16UL)
#define SCB_ICSR_VECTACTIVE_EXTI15_10    (40UL + 16UL)
#define SCB_ICSR_VECTACTIVE_RTC_ALARM    (41UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_FS_WKUP    (42UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM8_BRK_TIM12    (43UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM8_UP_TIM13    (44UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM8_TRG_COM_TIM14    (45UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM8_CC    (46UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA1_STREAM7    (47UL + 16UL)
#define SCB_ICSR_VECTACTIVE_FMC    (48UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SDMMC1    (49UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM5    (50UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI3    (51UL + 16UL)
#define SCB_ICSR_VECTACTIVE_UART4    (52UL + 16UL)
#define SCB_ICSR_VECTACTIVE_UART5    (53UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM6_DAC    (54UL + 16UL)
#define SCB_ICSR_VECTACTIVE_TIM7    (55UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM0    (56UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM1    (57UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM2    (58UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM3    (59UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM4    (60UL + 16UL)
#define SCB_ICSR_VECTACTIVE_ETH    (61UL + 16UL)
#define SCB_ICSR_VECTACTIVE_ETH_WKUP    (62UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN2_TX    (63UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN2_RX0    (64UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN2_RX1    (65UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN2_SCE    (66UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_FS    (67UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM5    (68UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM6    (69UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2_STREAM7    (70UL + 16UL)
#define SCB_ICSR_VECTACTIVE_USART6    (71UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C3_EV    (72UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C3_ER    (73UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_HS_EP1_OUT    (74UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_HS_EP1_IN    (75UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_HS_WKUP    (76UL + 16UL)
#define SCB_ICSR_VECTACTIVE_OTG_HS    (77UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DCMI    (78UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CRYP    (79UL + 16UL)
#define SCB_ICSR_VECTACTIVE_HASH_RNG    (80UL + 16UL)
#define SCB_ICSR_VECTACTIVE_FPU    (81UL + 16UL)
#define SCB_ICSR_VECTACTIVE_UART7    (82UL + 16UL)
#define SCB_ICSR_VECTACTIVE_UART8    (83UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI4    (84UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI5    (85UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPI6    (86UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SAI1    (87UL + 16UL)
#define SCB_ICSR_VECTACTIVE_LCD_TFT    (88UL + 16UL)
#define SCB_ICSR_VECTACTIVE_LCD_TFT_ER    (89UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DMA2D    (90UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SAI2    (91UL + 16UL)
#define SCB_ICSR_VECTACTIVE_QSPI    (92UL + 16UL)
#define SCB_ICSR_VECTACTIVE_LPTIM1    (93UL + 16UL)
#define SCB_ICSR_VECTACTIVE_HDMI_CEC    (94UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C4_EV    (95UL + 16UL)
#define SCB_ICSR_VECTACTIVE_I2C4_ER    (96UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SPDIF_RX    (97UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DSI_HOST    (98UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DFSDM1_FLT0    (99UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DFSDM1_FLT1    (100UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DFSDM1_FLT2    (101UL + 16UL)
#define SCB_ICSR_VECTACTIVE_DFSDM1_FLT3    (102UL + 16UL)
#define SCB_ICSR_VECTACTIVE_SDMMC2    (103UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN3_TX    (104UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN3_RX0    (105UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN3_RX1    (106UL + 16UL)
#define SCB_ICSR_VECTACTIVE_CAN3_SCE    (107UL + 16UL)
#define SCB_ICSR_VECTACTIVE_JPEG    (108UL + 16UL)
#define SCB_ICSR_VECTACTIVE_MDIO_SLAVE    (109UL + 16UL)

#define SCB_ICSR_R_VECTACTIVE_BIT    (0UL)
#define SCB_ICSR_R_VECTACTIVE_MASK    ((UBase_t)((UBase_t) 0x000000FFUL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_THREAD    ((UBase_t)(0UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RESET    ((UBase_t)(1UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_NMI    ((UBase_t)(2UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_HARDFAULT    ((UBase_t)(3UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_MEMMANAGE    ((UBase_t)(4UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_BUSFAULT    ((UBase_t)(5UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_USAGEFAULT    ((UBase_t)(6UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RES7    ((UBase_t)(7UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RES8    ((UBase_t)(8UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RES9    ((UBase_t)(9UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RES10    ((UBase_t)(10UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SVCALL    ((UBase_t)(11UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DEBUGMON    ((UBase_t)(12UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RES13    ((UBase_t)(13UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_PENDSV    ((UBase_t)(14UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SYSTICK    ((UBase_t)(15UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_WWDT    ((UBase_t)(0UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_PVD    ((UBase_t)(1UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TAMP_STAMP    ((UBase_t)(2UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RTC_WKUP    ((UBase_t)(3UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_FLASH    ((UBase_t)(4UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RCC    ((UBase_t)(5UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI0    ((UBase_t)(6UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI1    ((UBase_t)(7UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI2    ((UBase_t)(8UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI3    ((UBase_t)(9UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI4    ((UBase_t)(10UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM0    ((UBase_t)(11UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM1    ((UBase_t)(12UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM2    ((UBase_t)(13UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM3    ((UBase_t)(14UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM4    ((UBase_t)(15UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM5    ((UBase_t)(16UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM6    ((UBase_t)(17UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_ADC    ((UBase_t)(18UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN1_TX    ((UBase_t)(19UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN1_RX0    ((UBase_t)(20UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN1_RX1    ((UBase_t)(21UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN1_SCE    ((UBase_t)(22UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI9_5    ((UBase_t)(23UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM1_BRK_TIM9    ((UBase_t)(24UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM1_UP_TIM10    ((UBase_t)(25UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM1_TRG_COM_TIM11    ((UBase_t)(26UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM1_CC    ((UBase_t)(27UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM2    ((UBase_t)(28UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM3    ((UBase_t)(29UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM4    ((UBase_t)(30UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C1_EV    ((UBase_t)(31UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C1_ER    ((UBase_t)(32UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C2_EV    ((UBase_t)(33UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C2_ER    ((UBase_t)(34UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI1    ((UBase_t)(35UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI2    ((UBase_t)(36UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_USART1    ((UBase_t)(37UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_USART2    ((UBase_t)(38UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_USART3    ((UBase_t)(39UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_EXTI15_10    ((UBase_t)(40UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_RTC_ALARM    ((UBase_t)(41UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_FS_WKUP    ((UBase_t)(42UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM8_BRK_TIM12    ((UBase_t)(43UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM8_UP_TIM13    ((UBase_t)(44UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM8_TRG_COM_TIM14    ((UBase_t)(45UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM8_CC    ((UBase_t)(46UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA1_STREAM7    ((UBase_t)(47UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_FMC    ((UBase_t)(48UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SDMMC1    ((UBase_t)(49UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM5    ((UBase_t)(50UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI3    ((UBase_t)(51UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_UART4    ((UBase_t)(52UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_UART5    ((UBase_t)(53UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM6_DAC    ((UBase_t)(54UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_TIM7    ((UBase_t)(55UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM0    ((UBase_t)(56UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM1    ((UBase_t)(57UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM2    ((UBase_t)(58UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM3    ((UBase_t)(59UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM4    ((UBase_t)(60UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_ETH    ((UBase_t)(61UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_ETH_WKUP    ((UBase_t)(62UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN2_TX    ((UBase_t)(63UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN2_RX0    ((UBase_t)(64UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN2_RX1    ((UBase_t)(65UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN2_SCE    ((UBase_t)(66UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_FS    ((UBase_t)(67UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM5    ((UBase_t)(68UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM6    ((UBase_t)(69UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2_STREAM7    ((UBase_t)(70UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_USART6    ((UBase_t)(71UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C3_EV    ((UBase_t)(72UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C3_ER    ((UBase_t)(73UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_HS_EP1_OUT    ((UBase_t)(74UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_HS_EP1_IN    ((UBase_t)(75UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_HS_WKUP    ((UBase_t)(76UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_OTG_HS    ((UBase_t)(77UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DCMI    ((UBase_t)(78UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CRYP    ((UBase_t)(79UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_HASH_RNG    ((UBase_t)(80UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_FPU    ((UBase_t)(81UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_UART7    ((UBase_t)(82UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_UART8    ((UBase_t)(83UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI4    ((UBase_t)(84UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI5    ((UBase_t)(85UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPI6    ((UBase_t)(86UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SAI1    ((UBase_t)(87UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_LCD_TFT    ((UBase_t)(88UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_LCD_TFT_ER    ((UBase_t)(89UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DMA2D    ((UBase_t)(90UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SAI2    ((UBase_t)(91UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_QSPI    ((UBase_t)(92UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_LPTIM1    ((UBase_t)(93UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_HDMI_CEC    ((UBase_t)(94UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C4_EV    ((UBase_t)(95UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_I2C4_ER    ((UBase_t)(96UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SPDIF_RX    ((UBase_t)(97UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DSI_HOST    ((UBase_t)(98UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DFSDM1_FLT0    ((UBase_t)(99UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DFSDM1_FLT1    ((UBase_t)(100UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DFSDM1_FLT2    ((UBase_t)(101UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_DFSDM1_FLT3    ((UBase_t)(102UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_SDMMC2    ((UBase_t)(103UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN3_TX    ((UBase_t)(104UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN3_RX0    ((UBase_t)(105UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN3_RX1    ((UBase_t)(106UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_CAN3_SCE    ((UBase_t)(107UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_JPEG    ((UBase_t)(108UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
#define SCB_ICSR_R_VECTACTIVE_MDIO_SLAVE    ((UBase_t)(109UL + 16UL) << SCB_ICSR_R_VECTACTIVE_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_RETTOBASE_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_RETTOBASE_THREAD    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_RETTOBASE_ISR    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_RETTOBASE_BIT    (11UL)

#define SCB_ICSR_R_RETTOBASE_MASK    (SCB_ICSR_RETTOBASE_MASK << SCB_ICSR_R_RETTOBASE_BIT)
#define SCB_ICSR_R_RETTOBASE_THREAD    (SCB_ICSR_RETTOBASE_THREAD << SCB_ICSR_R_RETTOBASE_BIT)
#define SCB_ICSR_R_RETTOBASE_ISR    (SCB_ICSR_RETTOBASE_ISR << SCB_ICSR_R_RETTOBASE_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_VECTPENDING_MASK    ((UBase_t) 0x000000FFUL)
#define SCB_ICSR_VECTPENDING_THREAD    (0UL)
#define SCB_ICSR_VECTPENDING_RESET    (1UL)
#define SCB_ICSR_VECTPENDING_NMI    (2UL)
#define SCB_ICSR_VECTPENDING_HARDFAULT    (3UL)
#define SCB_ICSR_VECTPENDING_MEMMANAGE    (4UL)
#define SCB_ICSR_VECTPENDING_BUSFAULT    (5UL)
#define SCB_ICSR_VECTPENDING_USAGEFAULT    (6UL)
#define SCB_ICSR_VECTPENDING_RES7    (7UL)
#define SCB_ICSR_VECTPENDING_RES8    (8UL)
#define SCB_ICSR_VECTPENDING_RES9    (9UL)
#define SCB_ICSR_VECTPENDING_RES10    (10UL)
#define SCB_ICSR_VECTPENDING_SVCALL    (11UL)
#define SCB_ICSR_VECTPENDING_DEBUGMON    (12UL)
#define SCB_ICSR_VECTPENDING_RES13    (13UL)
#define SCB_ICSR_VECTPENDING_PENDSV    (14UL)
#define SCB_ICSR_VECTPENDING_SYSTICK    (15UL)
#define SCB_ICSR_VECTPENDING_WWDT    (0UL + 16UL)
#define SCB_ICSR_VECTPENDING_PVD    (1UL + 16UL)
#define SCB_ICSR_VECTPENDING_TAMP_STAMP    (2UL + 16UL)
#define SCB_ICSR_VECTPENDING_RTC_WKUP    (3UL + 16UL)
#define SCB_ICSR_VECTPENDING_FLASH    (4UL + 16UL)
#define SCB_ICSR_VECTPENDING_RCC    (5UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI0    (6UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI1    (7UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI2    (8UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI3    (9UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI4    (10UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM0    (11UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM1    (12UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM2    (13UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM3    (14UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM4    (15UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM5    (16UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM6    (17UL + 16UL)
#define SCB_ICSR_VECTPENDING_ADC    (18UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN1_TX    (19UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN1_RX0    (20UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN1_RX1    (21UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN1_SCE    (22UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI9_5    (23UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM1_BRK_TIM9    (24UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM1_UP_TIM10    (25UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM1_TRG_COM_TIM11    (26UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM1_CC    (27UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM2    (28UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM3    (29UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM4    (30UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C1_EV    (31UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C1_ER    (32UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C2_EV    (33UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C2_ER    (34UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI1    (35UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI2    (36UL + 16UL)
#define SCB_ICSR_VECTPENDING_USART1    (37UL + 16UL)
#define SCB_ICSR_VECTPENDING_USART2    (38UL + 16UL)
#define SCB_ICSR_VECTPENDING_USART3    (39UL + 16UL)
#define SCB_ICSR_VECTPENDING_EXTI15_10    (40UL + 16UL)
#define SCB_ICSR_VECTPENDING_RTC_ALARM    (41UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_FS_WKUP    (42UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM8_BRK_TIM12    (43UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM8_UP_TIM13    (44UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM8_TRG_COM_TIM14    (45UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM8_CC    (46UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA1_STREAM7    (47UL + 16UL)
#define SCB_ICSR_VECTPENDING_FMC    (48UL + 16UL)
#define SCB_ICSR_VECTPENDING_SDMMC1    (49UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM5    (50UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI3    (51UL + 16UL)
#define SCB_ICSR_VECTPENDING_UART4    (52UL + 16UL)
#define SCB_ICSR_VECTPENDING_UART5    (53UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM6_DAC    (54UL + 16UL)
#define SCB_ICSR_VECTPENDING_TIM7    (55UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM0    (56UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM1    (57UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM2    (58UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM3    (59UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM4    (60UL + 16UL)
#define SCB_ICSR_VECTPENDING_ETH    (61UL + 16UL)
#define SCB_ICSR_VECTPENDING_ETH_WKUP    (62UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN2_TX    (63UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN2_RX0    (64UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN2_RX1    (65UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN2_SCE    (66UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_FS    (67UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM5    (68UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM6    (69UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2_STREAM7    (70UL + 16UL)
#define SCB_ICSR_VECTPENDING_USART6    (71UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C3_EV    (72UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C3_ER    (73UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_HS_EP1_OUT    (74UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_HS_EP1_IN    (75UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_HS_WKUP    (76UL + 16UL)
#define SCB_ICSR_VECTPENDING_OTG_HS    (77UL + 16UL)
#define SCB_ICSR_VECTPENDING_DCMI    (78UL + 16UL)
#define SCB_ICSR_VECTPENDING_CRYP    (79UL + 16UL)
#define SCB_ICSR_VECTPENDING_HASH_RNG    (80UL + 16UL)
#define SCB_ICSR_VECTPENDING_FPU    (81UL + 16UL)
#define SCB_ICSR_VECTPENDING_UART7    (82UL + 16UL)
#define SCB_ICSR_VECTPENDING_UART8    (83UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI4    (84UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI5    (85UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPI6    (86UL + 16UL)
#define SCB_ICSR_VECTPENDING_SAI1    (87UL + 16UL)
#define SCB_ICSR_VECTPENDING_LCD_TFT    (88UL + 16UL)
#define SCB_ICSR_VECTPENDING_LCD_TFT_ER    (89UL + 16UL)
#define SCB_ICSR_VECTPENDING_DMA2D    (90UL + 16UL)
#define SCB_ICSR_VECTPENDING_SAI2    (91UL + 16UL)
#define SCB_ICSR_VECTPENDING_QSPI    (92UL + 16UL)
#define SCB_ICSR_VECTPENDING_LPTIM1    (93UL + 16UL)
#define SCB_ICSR_VECTPENDING_HDMI_CEC    (94UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C4_EV    (95UL + 16UL)
#define SCB_ICSR_VECTPENDING_I2C4_ER    (96UL + 16UL)
#define SCB_ICSR_VECTPENDING_SPDIF_RX    (97UL + 16UL)
#define SCB_ICSR_VECTPENDING_DSI_HOST    (98UL + 16UL)
#define SCB_ICSR_VECTPENDING_DFSDM1_FLT0    (99UL + 16UL)
#define SCB_ICSR_VECTPENDING_DFSDM1_FLT1    (100UL + 16UL)
#define SCB_ICSR_VECTPENDING_DFSDM1_FLT2    (101UL + 16UL)
#define SCB_ICSR_VECTPENDING_DFSDM1_FLT3    (102UL + 16UL)
#define SCB_ICSR_VECTPENDING_SDMMC2    (103UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN3_TX    (104UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN3_RX0    (105UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN3_RX1    (106UL + 16UL)
#define SCB_ICSR_VECTPENDING_CAN3_SCE    (107UL + 16UL)
#define SCB_ICSR_VECTPENDING_JPEG    (108UL + 16UL)
#define SCB_ICSR_VECTPENDING_MDIO_SLAVE    (109UL + 16UL)


#define SCB_ICSR_R_VECTPENDING_BIT    (12UL)
#define SCB_ICSR_R_VECTPENDING_MASK    ((UBase_t)((UBase_t) 0x000000FFUL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_THREAD    ((UBase_t)(0UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RESET    ((UBase_t)(1UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_NMI    ((UBase_t)(2UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_HARDFAULT    ((UBase_t)(3UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_MEMMANAGE    ((UBase_t)(4UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_BUSFAULT    ((UBase_t)(5UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_USAGEFAULT    ((UBase_t)(6UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RES7    ((UBase_t)(7UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RES8    ((UBase_t)(8UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RES9    ((UBase_t)(9UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RES10    ((UBase_t)(10UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SVCALL    ((UBase_t)(11UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DEBUGMON    ((UBase_t)(12UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RES13    ((UBase_t)(13UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_PENDSV    ((UBase_t)(14UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SYSTICK    ((UBase_t)(15UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_WWDT    ((UBase_t)(0UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_PVD    ((UBase_t)(1UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TAMP_STAMP    ((UBase_t)(2UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RTC_WKUP    ((UBase_t)(3UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_FLASH    ((UBase_t)(4UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RCC    ((UBase_t)(5UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI0    ((UBase_t)(6UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI1    ((UBase_t)(7UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI2    ((UBase_t)(8UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI3    ((UBase_t)(9UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI4    ((UBase_t)(10UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM0    ((UBase_t)(11UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM1    ((UBase_t)(12UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM2    ((UBase_t)(13UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM3    ((UBase_t)(14UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM4    ((UBase_t)(15UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM5    ((UBase_t)(16UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM6    ((UBase_t)(17UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_ADC    ((UBase_t)(18UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN1_TX    ((UBase_t)(19UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN1_RX0    ((UBase_t)(20UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN1_RX1    ((UBase_t)(21UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN1_SCE    ((UBase_t)(22UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI9_5    ((UBase_t)(23UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM1_BRK_TIM9    ((UBase_t)(24UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM1_UP_TIM10    ((UBase_t)(25UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM1_TRG_COM_TIM11    ((UBase_t)(26UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM1_CC    ((UBase_t)(27UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM2    ((UBase_t)(28UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM3    ((UBase_t)(29UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM4    ((UBase_t)(30UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C1_EV    ((UBase_t)(31UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C1_ER    ((UBase_t)(32UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C2_EV    ((UBase_t)(33UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C2_ER    ((UBase_t)(34UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI1    ((UBase_t)(35UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI2    ((UBase_t)(36UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_USART1    ((UBase_t)(37UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_USART2    ((UBase_t)(38UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_USART3    ((UBase_t)(39UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_EXTI15_10    ((UBase_t)(40UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_RTC_ALARM    ((UBase_t)(41UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_FS_WKUP    ((UBase_t)(42UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM8_BRK_TIM12    ((UBase_t)(43UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM8_UP_TIM13    ((UBase_t)(44UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM8_TRG_COM_TIM14    ((UBase_t)(45UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM8_CC    ((UBase_t)(46UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA1_STREAM7    ((UBase_t)(47UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_FMC    ((UBase_t)(48UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SDMMC1    ((UBase_t)(49UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM5    ((UBase_t)(50UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI3    ((UBase_t)(51UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_UART4    ((UBase_t)(52UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_UART5    ((UBase_t)(53UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM6_DAC    ((UBase_t)(54UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_TIM7    ((UBase_t)(55UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM0    ((UBase_t)(56UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM1    ((UBase_t)(57UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM2    ((UBase_t)(58UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM3    ((UBase_t)(59UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM4    ((UBase_t)(60UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_ETH    ((UBase_t)(61UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_ETH_WKUP    ((UBase_t)(62UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN2_TX    ((UBase_t)(63UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN2_RX0    ((UBase_t)(64UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN2_RX1    ((UBase_t)(65UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN2_SCE    ((UBase_t)(66UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_FS    ((UBase_t)(67UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM5    ((UBase_t)(68UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM6    ((UBase_t)(69UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2_STREAM7    ((UBase_t)(70UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_USART6    ((UBase_t)(71UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C3_EV    ((UBase_t)(72UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C3_ER    ((UBase_t)(73UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_HS_EP1_OUT    ((UBase_t)(74UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_HS_EP1_IN    ((UBase_t)(75UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_HS_WKUP    ((UBase_t)(76UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_OTG_HS    ((UBase_t)(77UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DCMI    ((UBase_t)(78UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CRYP    ((UBase_t)(79UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_HASH_RNG    ((UBase_t)(80UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_FPU    ((UBase_t)(81UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_UART7    ((UBase_t)(82UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_UART8    ((UBase_t)(83UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI4    ((UBase_t)(84UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI5    ((UBase_t)(85UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPI6    ((UBase_t)(86UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SAI1    ((UBase_t)(87UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_LCD_TFT    ((UBase_t)(88UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_LCD_TFT_ER    ((UBase_t)(89UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DMA2D    ((UBase_t)(90UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SAI2    ((UBase_t)(91UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_QSPI    ((UBase_t)(92UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_LPTIM1    ((UBase_t)(93UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_HDMI_CEC    ((UBase_t)(94UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C4_EV    ((UBase_t)(95UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_I2C4_ER    ((UBase_t)(96UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SPDIF_RX    ((UBase_t)(97UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DSI_HOST    ((UBase_t)(98UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DFSDM1_FLT0    ((UBase_t)(99UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DFSDM1_FLT1    ((UBase_t)(100UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DFSDM1_FLT2    ((UBase_t)(101UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_DFSDM1_FLT3    ((UBase_t)(102UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_SDMMC2    ((UBase_t)(103UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN3_TX    ((UBase_t)(104UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN3_RX0    ((UBase_t)(105UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN3_RX1    ((UBase_t)(106UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_CAN3_SCE    ((UBase_t)(107UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_JPEG    ((UBase_t)(108UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
#define SCB_ICSR_R_VECTPENDING_MDIO_SLAVE    ((UBase_t)(109UL + 16UL) << SCB_ICSR_R_VECTPENDING_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_ISRPENDING_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_ISRPENDING_NO    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_ISRPENDING_YES    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_ISRPENDING_BIT    (22UL)

#define SCB_ICSR_R_ISRPENDING_MASK    (SCB_ICSR_ISRPENDING_MASK << SCB_ICSR_R_ISRPENDING_BIT)
#define SCB_ICSR_R_ISRPENDING_NO    (SCB_ICSR_ISRPENDING_NO << SCB_ICSR_R_ISRPENDING_BIT)
#define SCB_ICSR_R_ISRPENDING_YES    (SCB_ICSR_ISRPENDING_YES << SCB_ICSR_R_ISRPENDING_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_ISRPREEMPT_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_ISRPREEMPT_NO    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_ISRPREEMPT_YES    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_ISRPREEMPT_BIT    (23UL)

#define SCB_ICSR_R_ISRPREEMPT_MASK    (SCB_ICSR_ISRPREEMPT_MASK << SCB_ICSR_R_ISRPREEMPT_BIT)
#define SCB_ICSR_R_ISRPREEMPT_NO    (SCB_ICSR_ISRPREEMPT_NO << SCB_ICSR_R_ISRPREEMPT_BIT)
#define SCB_ICSR_R_ISRPREEMPT_YES    (SCB_ICSR_ISRPREEMPT_YES << SCB_ICSR_R_ISRPREEMPT_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_PENDSTCLR_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSTCLR_NOEFFECT    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_PENDSTCLR_CLEAR    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_PENDSTCLR_BIT    (25UL)

#define SCB_ICSR_R_PENDSTCLR_MASK    (SCB_ICSR_PENDSTCLR_MASK << SCB_ICSR_R_PENDSTCLR_BIT)
#define SCB_ICSR_R_PENDSTCLR_NOEFFECT    (SCB_ICSR_PENDSTCLR_NOEFFECT << SCB_ICSR_R_PENDSTCLR_BIT)
#define SCB_ICSR_R_PENDSTCLR_CLEAR    (SCB_ICSR_PENDSTCLR_CLEAR << SCB_ICSR_R_PENDSTCLR_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_PENDSTSET_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSTSET_UNPENDED    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_PENDSTSET_PENDED    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSTSET_SET    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_PENDSTSET_BIT    (26UL)

#define SCB_ICSR_R_PENDSTSET_MASK    (SCB_ICSR_PENDSTSET_MASK << SCB_ICSR_R_PENDSTSET_BIT)
#define SCB_ICSR_R_PENDSTSET_UNPENDED    (SCB_ICSR_PENDSTSET_UNPENDED << SCB_ICSR_R_PENDSTSET_BIT)
#define SCB_ICSR_R_PENDSTSET_PENDED    (SCB_ICSR_PENDSTSET_PENDED << SCB_ICSR_R_PENDSTSET_BIT)
#define SCB_ICSR_R_PENDSTSET_SET    (SCB_ICSR_PENDSTSET_SET << SCB_ICSR_R_PENDSTSET_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_PENDSVCLR_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSVCLR_NOEFFECT    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_PENDSVCLR_CLEAR    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_PENDSVCLR_BIT    (27UL)

#define SCB_ICSR_R_PENDSVCLR_MASK    (SCB_ICSR_PENDSVCLR_MASK << SCB_ICSR_R_PENDSVCLR_BIT)
#define SCB_ICSR_R_PENDSVCLR_NOEFFECT    (SCB_ICSR_PENDSVCLR_NOEFFECT << SCB_ICSR_R_PENDSVCLR_BIT)
#define SCB_ICSR_R_PENDSVCLR_CLEAR    (SCB_ICSR_PENDSVCLR_CLEAR << SCB_ICSR_R_PENDSVCLR_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_PENDSVSET_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSVSET_UNPENDED    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_PENDSVSET_PENDED    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_PENDSVSET_SET    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_PENDSVSET_BIT    (28UL)

#define SCB_ICSR_R_PENDSVSET_MASK    (SCB_ICSR_PENDSVSET_MASK << SCB_ICSR_R_PENDSVSET_BIT)
#define SCB_ICSR_R_PENDSVSET_UNPENDED    (SCB_ICSR_PENDSVSET_UNPENDED << SCB_ICSR_R_PENDSVSET_BIT)
#define SCB_ICSR_R_PENDSVSET_PENDED    (SCB_ICSR_PENDSVSET_PENDED << SCB_ICSR_R_PENDSVSET_BIT)
#define SCB_ICSR_R_PENDSVSET_SET    (SCB_ICSR_PENDSVSET_SET << SCB_ICSR_R_PENDSVSET_BIT)
/*----------*/

/*----------*/
#define SCB_ICSR_NMIPENDSET_MASK    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_NMIPENDSET_UNPENDED    ((UBase_t) 0x00000000UL)
#define SCB_ICSR_NMIPENDSET_PENDED    ((UBase_t) 0x00000001UL)
#define SCB_ICSR_NMIPENDSET_SET    ((UBase_t) 0x00000001UL)

#define SCB_ICSR_R_NMIPENDSET_BIT    (31UL)

#define SCB_ICSR_R_NMIPENDSET_MASK    (SCB_ICSR_NMIPENDSET_MASK << SCB_ICSR_R_NMIPENDSET_BIT)
#define SCB_ICSR_R_NMIPENDSET_UNPENDED    (SCB_ICSR_NMIPENDSET_UNPENDED << SCB_ICSR_R_NMIPENDSET_BIT)
#define SCB_ICSR_R_NMIPENDSET_PENDED    (SCB_ICSR_NMIPENDSET_PENDED << SCB_ICSR_R_NMIPENDSET_BIT)
#define SCB_ICSR_R_NMIPENDSET_SET    (SCB_ICSR_NMIPENDSET_SET << SCB_ICSR_R_NMIPENDSET_BIT)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_ */
