
![](Pasted%20image%2020251222113549.png)

![](Pasted%20image%2020251222113601.png)

```
run -all
# Instruction:                 lui  X30, 0x3000
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0010, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000011000000000000, offset=00000000000000000000000000000000
# 
# Instruction:              jalr X31, later(X0)
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0000, ALUSrcA=1, ALUSrcB=10
# Jump=1, JALR=1
# Imm=00000000000000000000000000000000, offset=00000000000000000000000000100000
# 
# Instruction:                 bne  X0, X0, end
# MemtoReg=0, RegWrite=0, MemWrite=0, MemRead=0
# ALUCode=0000, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000000000000011000, offset=00000000000000000000000000011000
# 
# Instruction:                 addi X5, X30, 42
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0000, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000000000001000010, offset=00000000000000000000000000000000
# 
# Instruction:                 add  X6, X0, X31
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0000, ALUSrcA=0, ALUSrcB=00
# Jump=0, JALR=0
# Imm=00000000000000000000000000000000, offset=00000000000000000000000000000000
# 
# Instruction:                  sub  X7, X5, X6
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0001, ALUSrcA=0, ALUSrcB=00
# Jump=0, JALR=0
# Imm=00000000000000000000000000000000, offset=00000000000000000000000000000000
# 
# Instruction:                 or   X28, X7, X5
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0101, ALUSrcA=0, ALUSrcB=00
# Jump=0, JALR=0
# Imm=00000000000000000000000000000000, offset=00000000000000000000000000000000
# 
# Instruction:             beq  X0, X0, earlier
# MemtoReg=0, RegWrite=0, MemWrite=0, MemRead=0
# ALUCode=0000, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=11111111111111111111111111010101, offset=11111111111111111111111111010100
# 
# Instruction:                 sw   X28, 0C(X0)
# MemtoReg=0, RegWrite=0, MemWrite=1, MemRead=0
# ALUCode=0000, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000000000000001100, offset=00000000000000000000000000000000
# 
# Instruction:                 lw   X29, 04(X6)
# MemtoReg=1, RegWrite=1, MemWrite=0, MemRead=1
# ALUCode=0000, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000000000000000100, offset=00000000000000000000000000000000
# 
# Instruction:                  sll  X5, X29, 2
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=0110, ALUSrcA=0, ALUSrcB=01
# Jump=0, JALR=0
# Imm=00000000000000000000000000000010, offset=00000000000000000000000000000000
# 
# Instruction:                 sltu X28, X6, X7
# MemtoReg=0, RegWrite=1, MemWrite=0, MemRead=0
# ALUCode=1010, ALUSrcA=0, ALUSrcB=00
# Jump=0, JALR=0
# Imm=00000000000000000000000000000000, offset=00000000000000000000000000000000
# 
# ** Note: $stop    : D:/MyRepository/study/Junior/co/06-lab/lab30/src/testbench/Decode_tb.v(78)
#    Time: 2600 ns  Iteration: 0  Instance: /Decode_tb
# Break in Module Decode_tb at D:/MyRepository/study/Junior/co/06-lab/lab30/src/testbench/Decode_tb.v line 78
```

