Assembler report for decoder3to8
Tue Jan 13 22:55:05 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: D:/FPGA/verilog-labs/04-decoder-3to8/output_files/decoder3to8.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Jan 13 22:55:05 2026 ;
; Revision Name         ; decoder3to8                           ;
; Top-level Entity Name ; block_decoder3to8                     ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE115F29C7                         ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-------------------------------------------------------------------+
; Assembler Generated Files                                         ;
+-------------------------------------------------------------------+
; File Name                                                         ;
+-------------------------------------------------------------------+
; D:/FPGA/verilog-labs/04-decoder-3to8/output_files/decoder3to8.sof ;
+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/FPGA/verilog-labs/04-decoder-3to8/output_files/decoder3to8.sof ;
+----------------+----------------------------------------------------------------------------+
; Option         ; Setting                                                                    ;
+----------------+----------------------------------------------------------------------------+
; JTAG usercode  ; 0x005606CF                                                                 ;
; Checksum       ; 0x005606CF                                                                 ;
+----------------+----------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Tue Jan 13 22:55:02 2026
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off decoder3to8 -c decoder3to8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Tue Jan 13 22:55:05 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


