# Sources

## ASIC

- [OpenRAM](https://github.com/VLSIDA/OpenRAM)
- [Zero2ASIC](https://www.zerotoasiccourse.com/)
- [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)
- [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)
    - [klayout](https://github.com/KLayout/klayout)
- [DATC RDF-2021](https://vlsicad.ucsd.edu/Publications/Conferences/386/c386.pdf)

## RISC-V cores

### SystemVerilog/Verilog/VHDL

- [schoolRISC-V](https://github.com/zhelnio/schoolRISCV)
    - [schoolRISC-V + instruction cache](https://github.com/NickolayTernovoy/schoolRISCV_ICache)
- [picorv32 by Yosys team](https://github.com/YosysHQ/picorv32)
- [Simple educational RISC-V CPU for demonstrating riscv-formal](https://github.com/YosysHQ/nerv)
- [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)
- [neorv32](https://github.com/stnolting/neorv32)
- [Hazard3](https://github.com/Wren6991/Hazard3)
    - [Frigate - chip template with SoC(F)](https://github.com/efabless/frigate-os)
- [SCR1 by syntacore](https://github.com/syntacore/scr1)
- [ibex by lowRISC](https://github.com/lowRISC/ibex)
- [Taiga](https://github.com/tsmk94/Taiga)
- [CORE-V (pipelined RISC-V core and SoC) Wally by D. Harris](https://github.com/openhwgroup/cvw)
    - [CVW verification](https://github.com/openhwgroup/cvw-arch-verif)
- [cva6 by openhwgroup](https://github.com/openhwgroup/cva6)
- [core by BlackParrot](https://github.com/black-parrot/black-parrot)
- [opentitan](https://github.com/lowrisc/opentitan)
- [kianRiscV](https://github.com/splinedrive/kianRiscV)
- [OpenC910 by XuanTie/Alibaba](https://github.com/XUANTIE-RV/openc910)
- [VeeR EL2 Core by CHIPS Alliance and Western Digital](https://github.com/chipsalliance/Cores-VeeR-EL2)
- [e203](https://github.com/riscv-mcu/e203_hbirdv2)
- [darkriscv](https://github.com/darklife/darkriscv)

### Chisel/SpinalHDL/XLS/Migen/Amaranth/Silice/...

- [The Berkeley Out-of-Order RISC-V Processor](https://github.com/riscv-boom/riscv-boom)
- [XiangShan](https://github.com/OpenXiangShan/XiangShan)
- [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
- [SaxonSoc](https://github.com/SpinalHDL/SaxonSoc)
- [ChiselV by carlosedp](https://github.com/carlosedp/chiselv)

- [Discussion about XLS integration with Renode for SoCs simulation](https://github.com/google/xls/issues/997)
- [Antmicro's XLS overview](https://antmicro.com/blog/2023/09/accelerating-digital-block-design-with-googles-xls/)

## Frameworks

- [Rocket Chip Generator](https://github.com/chipsalliance/rocket-chip)
- [chipyard](https://github.com/ucb-bar/chipyard)
- [OSS CAD by Yosys team](https://github.com/YosysHQ/oss-cad-suite-build)

## Simulation as a service

- [Firesim](https://fires.im) by [UC Berkeley](https://github.com/ucb-bar): used by [Ascenium](https://ascenium.com/technology)
- [AWS EC2 FPGA (F2)](https://github.com/aws/aws-fpga)
    - [Discontinued predecessor](https://github.com/aws/aws-fpga)

## Formats

- [UHDM](https://github.com/chipsalliance/UHDM)

## RISC-V based SoCs

- [quasiSoC](https://github.com/regymm/quasiSoC)
- [croc](https://github.com/pulp-platform/croc)
- [cva6-based SoC - cheshire](https://github.com/pulp-platform/cheshire)
- [ysyxSoC](https://github.com/OSCPU/ysyxSoC)

## Literature and other sources

- [RISC-V System-On-Chip Design](https://shop.elsevier.com/books/risc-v-system-on-chip-design/harris/978-0-323-99498-9)
- [Введение в функциональную верификацию RISC-V ядер](https://github.com/riscv-tests-intro/riscv-tests-intro)
- [Путеводитель АПС](https://github.com/MPSU/APS)
- [Edaplayground](https://www.edaplayground.com/)

### FPU

- [PERCIVAL: Open-Source Posit RISC-V Core with Quire Capability (posit for RISC-V)](https://arxiv.org/pdf/2111.15286)
- [IEEE 754 implementation](https://github.com/dawsonjon/fpu)

