# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v" \
"../../../../new_project_reti.srcs/sim_1/new/notzeroincred.vhd" \

# Do not sort compile order
nosort
