// Seed: 1826240872
module module_0;
  wire id_1;
  ;
  assign module_2.id_7 = 0;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3
);
  assign id_2 = 1'b0;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_15 = id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wire id_7
    , id_10,
    input supply0 id_8
);
  initial cover (1);
  module_0 modCall_1 ();
endmodule
