"cse463_project.3_1_mux.schematic.termorder" nil
"cse463_project.min_inv.schematic.termorder" (("In" "out") ("In" "out"))
"cse463_project.Adder_2_8bits.schematic.termorder" (("A0" "A1" "A2" "A3" "A4" "A5" "A6" "A7" "B0" "B1" "B2" "B3" "B4" "B5" "B6" "B7" "E" "out0" "out1" "out2" "out3" "out4" "out5" "out6" "out7" "[@inh_bn:%:gnd!]") ("A0" "A1" "A2" "A3" "A4" "A5" "A6" "A7" "B0" "B1" "B2" "B3" "B4" "B5" "B6" "B7" "E" "out0" "out1" "out2" "out3" "out4" "out5" "out6" "out7" "[@inh_bn:%:gnd!]"))
"cse463_project.min_tgate.schematic.termorder" (("IN" "OUT" "S" "SB" "[@inh_bn:%:gnd!]") ("IN" "OUT" "S" "SB" "[@inh_bn:%:gnd!]"))
"cse463_project.min_and.schematic.termorder" (("A" "B" "Out" "[@inh_bn:%:gnd!]") ("A" "B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.8_bit_and.schematic.termorder" (("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]") ("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]"))
"cse463_project.ALU_top.schematic.termorder" (("AC<0>" "AC<1>" "AC<2>" "AC<3>" "AC<4>" "AC<5>" "AC<6>" "AC<7>" "IN<0>" "IN<1>" "IN<2>" "IN<3>" "IN<4>" "IN<5>" "IN<6>" "IN<7>" "INPR<0>" "INPR<1>" "INPR<2>" "INPR<3>" "INPR<4>" "INPR<5>" "INPR<6>" "INPR<7>" "OUT<0>" "OUT<1>" "OUT<2>" "OUT<3>" "OUT<4>" "OUT<5>" "OUT<6>" "OUT<7>" "S<0>" "S<1>" "S<2>" "S<3>" "S<4>" "S<5>" "[@inh_bn:%:gnd!]") ("AC<0>" "AC<1>" "AC<2>" "AC<3>" "AC<4>" "AC<5>" "AC<6>" "AC<7>" "IN<0>" "IN<1>" "IN<2>" "IN<3>" "IN<4>" "IN<5>" "IN<6>" "IN<7>" "INPR<0>" "INPR<1>" "INPR<2>" "INPR<3>" "INPR<4>" "INPR<5>" "INPR<6>" "INPR<7>" "OUT<0>" "OUT<1>" "OUT<2>" "OUT<3>" "OUT<4>" "OUT<5>" "OUT<6>" "OUT<7>" "S<0>" "S<1>" "S<2>" "S<3>" "S<4>" "S<5>" "[@inh_bn:%:gnd!]"))
"cse463_project.8_bit_com.schematic.termorder" (("IN0" "IN1" "IN2" "IN3" "IN4" "IN5" "IN6" "IN7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7") ("IN0" "IN1" "IN2" "IN3" "IN4" "IN5" "IN6" "IN7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7"))
"cse463_project.8_bit_reg_v1.schematic.termorder" (("F1" "F2" "In0" "In1" "In2" "In3" "In4" "In5" "In6" "In7" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S1" "[@inh_bn:%:gnd!]") ("F1" "F2" "In0" "In1" "In2" "In3" "In4" "In5" "In6" "In7" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S1" "[@inh_bn:%:gnd!]"))
"cse463_project.Adder_2.schematic.termorder" (("A" "B" "C" "CarryOut" "Set" "[@inh_bn:%:gnd!]") ("A" "B" "C" "CarryOut" "Set" "[@inh_bn:%:gnd!]"))
"cse463_project.min_xor.schematic.termorder" (("Other" "Out" "Reg" "[@inh_bn:%:gnd!]") ("Other" "Out" "Reg" "[@inh_bn:%:gnd!]"))
"cse463_project.d_flip_flop.schematic.termorder" (("D" "F1" "F2" "Q") ("D" "F1" "F2" "Q"))
"cse463_project.7_1_mux_tgate.schematic.termorder" nil
"cse463_project.8_bit_or.schematic.termorder" (("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]") ("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]"))
"cse463_project.7_1_mux_alt.schematic.termorder" (("Adder" "DM_AC_AND" "DM_AC_OR" "DR_AC_XOR" "DR_COM" "DR_direct" "INPR_direct" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("Adder" "DM_AC_AND" "DM_AC_OR" "DR_AC_XOR" "DR_COM" "DR_direct" "INPR_direct" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.8_bit_xor.schematic.termorder" (("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]") ("AC0" "AC1" "AC2" "AC3" "AC4" "AC5" "AC6" "AC7" "IN0" "IN4" "IN5" "IN6" "In1" "In2" "In3" "In7" "OUT0" "OUT1" "OUT2" "OUT3" "OUT4" "OUT5" "OUT6" "OUT7" "[@inh_bn:%:gnd!]"))
"cse463_project.min_or.schematic.termorder" (("A" "B" "Out" "[@inh_bn:%:gnd!]") ("A" "B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.single_muxed_ff.schematic.termorder" (("F1" "F2" "Load" "Out" "S0" "S1" "[@inh_bn:%:gnd!]") ("F1" "F2" "Load" "Out" "S0" "S1" "[@inh_bn:%:gnd!]"))
