INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_2_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.302ns (23.952%)  route 4.134ns (76.048%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2168, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X30Y83         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_2_q_reg[5]/Q
                         net (fo=18, routed)          0.671     1.395    lsq1/handshake_lsq_lsq1_core/ldq_addr_2_q[5]
    SLICE_X32Y88         LUT6 (Prop_lut6_I3_O)        0.043     1.438 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_85/O
                         net (fo=1, routed)           0.000     1.438    lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_85_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.695 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_36/CO[3]
                         net (fo=7, routed)           0.912     2.606    lsq1/handshake_lsq_lsq1_core/p_2_in340_in
    SLICE_X30Y84         LUT5 (Prop_lut5_I2_O)        0.043     2.649 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_19/O
                         net (fo=1, routed)           0.000     2.649    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_19_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.906 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.906    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_10_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.955 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.955    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_17_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.100 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.545     3.645    lsq1/handshake_lsq_lsq1_core/TEMP_58_double_out1[23]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.120     3.765 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_11/O
                         net (fo=33, routed)          0.850     4.615    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_11_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.043     4.658 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_11/O
                         net (fo=1, routed)           0.162     4.820    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_11_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.043     4.863 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_9/O
                         net (fo=1, routed)           0.227     5.090    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_9_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I5_O)        0.043     5.133 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_3/O
                         net (fo=1, routed)           0.768     5.901    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_3_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.043     5.944 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[22]_i_1/O
                         net (fo=1, routed)           0.000     5.944    lsq1/handshake_lsq_lsq1_core/ldq_data_2_d[22]
    SLICE_X39Y92         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2168, unset)         0.483     3.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X39Y92         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[22]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.032     3.179    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[22]
  -------------------------------------------------------------------
                         required time                          3.179    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 -2.765    




