{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d59ecd75",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0aa6229b",
   "metadata": {},
   "source": [
    "## Part I: Foundation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62776d54",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide\n",
    "\n",
    "## Chapter 1: Introduction to UVM\n",
    "\n",
    "### 1.1 What is UVM and Why Use It?\n",
    "\n",
    "#### What is UVM?\n",
    "\n",
    "The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs. Built on top of SystemVerilog, UVM provides a comprehensive framework that enables verification engineers to create reusable, scalable, and maintainable testbenches.\n",
    "\n",
    "UVM was developed by Accellera Systems Initiative and is based on the Open Verification Methodology (OVM), which itself evolved from the Verification Methodology Manual (VMM). The methodology combines the best practices from industry-leading verification approaches into a unified standard.\n",
    "\n",
    "#### Key Features of UVM\n",
    "\n",
    "**Object-Oriented Programming (OOP) Foundation**\n",
    "- Built on SystemVerilog's OOP capabilities\n",
    "- Encapsulation, inheritance, and polymorphism support\n",
    "- Promotes code reusability and maintainability\n",
    "\n",
    "**Standardized Base Classes**\n",
    "- Pre-built components for common verification tasks\n",
    "- Consistent interfaces across different projects\n",
    "- Reduced development time through code reuse\n",
    "\n",
    "**Transaction-Level Modeling (TLM)**\n",
    "- Abstract communication between verification components\n",
    "- Protocol-independent data exchange\n",
    "- Simplified debug and analysis capabilities\n",
    "\n",
    "**Phased Test Execution**\n",
    "- Structured simulation phases (build, connect, run, etc.)\n",
    "- Synchronized component initialization and execution\n",
    "- Predictable testbench behavior\n",
    "\n",
    "#### Why Use UVM?\n",
    "\n",
    "**Industry Standardization**\n",
    "UVM has become the de facto standard for ASIC and FPGA verification across the semiconductor industry. Learning UVM ensures compatibility with industry practices and facilitates collaboration between teams and companies.\n",
    "\n",
    "**Reusability and Scalability**\n",
    "- Verification IP (VIP) can be reused across multiple projects\n",
    "- Modular architecture supports easy scaling from simple to complex designs\n",
    "- Component libraries reduce development time for new projects\n",
    "\n",
    "**Advanced Features**\n",
    "- Built-in stimulus generation and randomization\n",
    "- Comprehensive coverage collection and analysis\n",
    "- Sophisticated error reporting and debugging capabilities\n",
    "- Support for constrained random testing\n",
    "\n",
    "**Productivity Gains**\n",
    "- Faster testbench development through code reuse\n",
    "- Reduced debugging time with standardized messaging\n",
    "- Improved test maintainability and readability\n",
    "\n",
    "### 1.2 UVM vs Other Verification Methodologies\n",
    "\n",
    "#### UVM vs VMM (Verification Methodology Manual)\n",
    "\n",
    "**Similarities:**\n",
    "- Both are SystemVerilog-based methodologies\n",
    "- Object-oriented programming approach\n",
    "- Transaction-level modeling support\n",
    "\n",
    "**Key Differences:**\n",
    "\n",
    "| Aspect | UVM | VMM |\n",
    "|--------|-----|-----|\n",
    "| **Standardization** | Industry standard (IEEE 1800.2) | Synopsys proprietary |\n",
    "| **Base Classes** | Rich set of standardized base classes | Limited base class library |\n",
    "| **TLM Implementation** | Built-in TLM 1.0 and 2.0 support | Basic TLM support |\n",
    "| **Phasing** | Sophisticated phasing mechanism | Manual phase management |\n",
    "| **Factory Pattern** | Built-in factory for object creation | Manual object instantiation |\n",
    "| **Community Support** | Large community, extensive documentation | Limited to Synopsys ecosystem |\n",
    "\n",
    "#### UVM vs OVM (Open Verification Methodology)\n",
    "\n",
    "UVM is essentially the evolution of OVM with several improvements:\n",
    "\n",
    "**Enhancements in UVM:**\n",
    "- Better TLM implementation with TLM 2.0 support\n",
    "- Improved factory mechanisms\n",
    "- Enhanced configuration database\n",
    "- Better integration with SystemVerilog interfaces\n",
    "- More robust phasing system\n",
    "- IEEE standardization (1800.2)\n",
    "\n",
    "#### UVM vs Traditional Verification Approaches\n",
    "\n",
    "**Directed Testing vs UVM:**\n",
    "- Traditional: Manual test case creation, limited coverage\n",
    "- UVM: Constrained random testing, comprehensive coverage analysis\n",
    "\n",
    "**Verilog Testbenches vs UVM:**\n",
    "- Traditional: Procedural programming, limited reusability\n",
    "- UVM: Object-oriented, highly reusable components\n",
    "\n",
    "**Coverage Analysis:**\n",
    "- Traditional: Manual coverage tracking, basic metrics\n",
    "- UVM: Automated coverage collection, advanced analysis tools\n",
    "\n",
    "### 1.3 Prerequisites and Setup Requirements\n",
    "\n",
    "#### Knowledge Prerequisites\n",
    "\n",
    "**Essential SystemVerilog Knowledge:**\n",
    "- Object-oriented programming concepts (classes, inheritance, polymorphism)\n",
    "- SystemVerilog interfaces and modports\n",
    "- Randomization and constraints\n",
    "- Assertions and coverage\n",
    "- Inter-process communication (mailboxes, semaphores, events)\n",
    "- SystemVerilog verification constructs\n",
    "\n",
    "**Recommended Background:**\n",
    "- Digital design fundamentals\n",
    "- Verification concepts and methodologies\n",
    "- Basic understanding of hardware description languages (Verilog/VHDL)\n",
    "- Familiarity with simulation tools and workflows\n",
    "\n",
    "**Helpful but Not Required:**\n",
    "- Previous experience with VMM or OVM\n",
    "- Knowledge of other verification methodologies\n",
    "- Scripting languages (Perl, Python, TCL)\n",
    "\n",
    "#### Software Requirements\n",
    "\n",
    "**EDA Tool Support:**\n",
    "Most major EDA vendors support UVM. Popular options include:\n",
    "\n",
    "- **Synopsys VCS:** Comprehensive UVM support with debugging tools\n",
    "- **Cadence Xcelium:** Advanced UVM implementation with optimization features\n",
    "- **Mentor Questa:** Robust UVM support with enhanced debugging capabilities\n",
    "- **Aldec Riviera-PRO:** Full UVM implementation with integrated tools\n",
    "\n",
    "**UVM Library Versions:**\n",
    "- UVM 1.2 (IEEE 1800.2-2017) - Current standard\n",
    "- UVM 1.1d - Widely used legacy version\n",
    "- UVM 2.0 - Under development with enhanced features\n",
    "\n",
    "**System Requirements:**\n",
    "- Linux/Unix environment (recommended) or Windows with Cygwin\n",
    "- Sufficient memory (minimum 8GB RAM, 16GB+ recommended)\n",
    "- Fast storage for large simulation databases\n",
    "- Multi-core processor for parallel simulation support\n",
    "\n",
    "#### Environment Setup\n",
    "\n",
    "**UVM Library Installation:**\n",
    "```systemverilog\n",
    "// Typical compilation command\n",
    "vcs -sverilog +incdir+$UVM_HOME/src $UVM_HOME/src/uvm_pkg.sv testbench.sv dut.sv\n",
    "\n",
    "// Alternative using UVM library\n",
    "vcs -sverilog -ntb_opts uvm testbench.sv dut.sv\n",
    "```\n",
    "\n",
    "**Environment Variables:**\n",
    "```bash\n",
    "export UVM_HOME=/path/to/uvm/library\n",
    "export UVM_VERSION=1.2\n",
    "export PATH=$PATH:$UVM_HOME/bin\n",
    "```\n",
    "\n",
    "### 1.4 UVM Library Overview\n",
    "\n",
    "#### Core UVM Package Structure\n",
    "\n",
    "The UVM library is organized into several key packages and components:\n",
    "\n",
    "#### Base Classes Hierarchy\n",
    "\n",
    "**uvm_object**\n",
    "- Root base class for all UVM objects\n",
    "- Provides basic services: printing, copying, comparing\n",
    "- Foundation for all other UVM classes\n",
    "\n",
    "**uvm_component**\n",
    "- Extends uvm_object for simulation components\n",
    "- Provides phasing, hierarchy, and configuration services\n",
    "- Base class for agents, drivers, monitors, scoreboards\n",
    "\n",
    "**uvm_test**\n",
    "- Top-level test component\n",
    "- Controls overall test execution and configuration\n",
    "- Instantiates and configures the testbench environment\n",
    "\n",
    "#### Key UVM Components\n",
    "\n",
    "**Verification Components:**\n",
    "- **uvm_driver:** Converts transactions to pin-level signals\n",
    "- **uvm_monitor:** Observes DUT signals and creates transactions\n",
    "- **uvm_agent:** Container for driver, monitor, and sequencer\n",
    "- **uvm_scoreboard:** Checks DUT behavior against expected results\n",
    "- **uvm_env:** Environment containing all verification components\n",
    "\n",
    "**Sequence Components:**\n",
    "- **uvm_sequence_item:** Base class for transaction objects\n",
    "- **uvm_sequence:** Generates stimulus sequences\n",
    "- **uvm_sequencer:** Manages sequence execution and arbitration\n",
    "\n",
    "#### UVM Utilities and Services\n",
    "\n",
    "**Configuration Database:**\n",
    "```systemverilog\n",
    "// Setting configuration\n",
    "uvm_config_db#(int)::set(this, \"*\", \"num_transactions\", 1000);\n",
    "\n",
    "// Getting configuration\n",
    "uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_trans);\n",
    "```\n",
    "\n",
    "**Factory Pattern:**\n",
    "```systemverilog\n",
    "// Register type with factory\n",
    "typedef uvm_component_registry#(my_agent, \"my_agent\") type_id;\n",
    "\n",
    "// Create objects using factory\n",
    "my_agent agent = my_agent::type_id::create(\"agent\", this);\n",
    "```\n",
    "\n",
    "**TLM Communication:**\n",
    "```systemverilog\n",
    "// TLM ports for communication\n",
    "uvm_analysis_port#(transaction) analysis_port;\n",
    "uvm_blocking_put_port#(transaction) put_port;\n",
    "```\n",
    "\n",
    "**Reporting and Messaging:**\n",
    "```systemverilog\n",
    "// UVM messaging macros\n",
    "`uvm_info(\"TAG\", \"Information message\", UVM_LOW)\n",
    "`uvm_warning(\"TAG\", \"Warning message\")\n",
    "`uvm_error(\"TAG\", \"Error message\")\n",
    "`uvm_fatal(\"TAG\", \"Fatal error message\")\n",
    "```\n",
    "\n",
    "#### UVM Phasing System\n",
    "\n",
    "UVM provides a sophisticated phasing mechanism that ensures proper initialization and execution order:\n",
    "\n",
    "**Build Phase:**\n",
    "- Component construction and configuration\n",
    "- Hierarchy establishment\n",
    "\n",
    "**Connect Phase:**\n",
    "- TLM port connections\n",
    "- Interface assignments\n",
    "\n",
    "**End of Elaboration:**\n",
    "- Final configuration checks\n",
    "- Topology verification\n",
    "\n",
    "**Start of Simulation:**\n",
    "- Pre-simulation setup\n",
    "- Initial value assignments\n",
    "\n",
    "**Run Phase:**\n",
    "- Main simulation execution\n",
    "- Stimulus generation and checking\n",
    "\n",
    "**Extract/Check/Report Phases:**\n",
    "- Results collection and analysis\n",
    "- Coverage reporting\n",
    "- Final verification status\n",
    "\n",
    "#### UVM Macros and Utilities\n",
    "\n",
    "**Essential Macros:**\n",
    "- **`uvm_component_utils:** Registration and field automation for components\n",
    "- **`uvm_object_utils:** Registration and field automation for objects\n",
    "- **`uvm_field_*:** Automatic implementation of object services\n",
    "- **`uvm_do:** Sequence item execution macro\n",
    "- **`uvm_create:** Object creation with factory\n",
    "\n",
    "**Debugging and Analysis:**\n",
    "- Automatic transaction recording\n",
    "- Built-in waveform dumping\n",
    "- Comprehensive simulation logs\n",
    "- Coverage database generation\n",
    "\n",
    "This foundational knowledge of UVM components, structure, and capabilities provides the essential background needed to begin developing UVM-based verification environments. The subsequent chapters will dive deeper into practical implementation details and advanced features."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab6e4e7f",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide\n",
    "\n",
    "## Chapter 2: SystemVerilog Fundamentals for UVM\n",
    "\n",
    "### Introduction\n",
    "\n",
    "SystemVerilog provides the object-oriented programming (OOP) foundation that UVM is built upon. Understanding these fundamental concepts is crucial for effectively using UVM. This chapter covers the essential SystemVerilog features that you'll encounter throughout your UVM journey.\n",
    "\n",
    "---\n",
    "\n",
    "## 2.1 Classes and Objects in SystemVerilog\n",
    "\n",
    "### What are Classes?\n",
    "\n",
    "A class is a blueprint or template that defines the structure and behavior of objects. In SystemVerilog, classes encapsulate data (properties) and methods (functions and tasks) that operate on that data.\n",
    "\n",
    "### Basic Class Syntax\n",
    "\n",
    "```systemverilog\n",
    "class packet;\n",
    "  // Properties (data members)\n",
    "  bit [7:0] header;\n",
    "  bit [31:0] payload;\n",
    "  bit [7:0] checksum;\n",
    "  \n",
    "  // Constructor\n",
    "  function new();\n",
    "    header = 8'h0;\n",
    "    payload = 32'h0;\n",
    "    checksum = 8'h0;\n",
    "  endfunction\n",
    "  \n",
    "  // Methods\n",
    "  function void display();\n",
    "    $display(\"Header: %h, Payload: %h, Checksum: %h\", \n",
    "             header, payload, checksum);\n",
    "  endfunction\n",
    "  \n",
    "  function bit [7:0] calculate_checksum();\n",
    "    return header ^ payload[7:0] ^ payload[15:8] ^ \n",
    "           payload[23:16] ^ payload[31:24];\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Creating and Using Objects\n",
    "\n",
    "```systemverilog\n",
    "module test;\n",
    "  packet pkt1, pkt2;\n",
    "  \n",
    "  initial begin\n",
    "    // Create objects\n",
    "    pkt1 = new();\n",
    "    pkt2 = new();\n",
    "    \n",
    "    // Set properties\n",
    "    pkt1.header = 8'hAA;\n",
    "    pkt1.payload = 32'h12345678;\n",
    "    pkt1.checksum = pkt1.calculate_checksum();\n",
    "    \n",
    "    // Use methods\n",
    "    pkt1.display();\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Parameterized Classes\n",
    "\n",
    "```systemverilog\n",
    "class generic_packet #(parameter WIDTH = 8);\n",
    "  bit [WIDTH-1:0] data;\n",
    "  \n",
    "  function new(bit [WIDTH-1:0] init_data = 0);\n",
    "    data = init_data;\n",
    "  endfunction\n",
    "  \n",
    "  function void print();\n",
    "    $display(\"Data[%0d]: %h\", WIDTH, data);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "generic_packet #(16) pkt16 = new(16'hABCD);\n",
    "generic_packet #(32) pkt32 = new(32'h12345678);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.2 Inheritance and Polymorphism\n",
    "\n",
    "### Inheritance Basics\n",
    "\n",
    "Inheritance allows a class to inherit properties and methods from another class, promoting code reuse and establishing hierarchical relationships.\n",
    "\n",
    "```systemverilog\n",
    "// Base class\n",
    "class base_packet;\n",
    "  bit [7:0] header;\n",
    "  bit [7:0] length;\n",
    "  \n",
    "  function new(bit [7:0] h = 0, bit [7:0] l = 0);\n",
    "    header = h;\n",
    "    length = l;\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void display();\n",
    "    $display(\"Base Packet - Header: %h, Length: %h\", header, length);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit [7:0] get_type();\n",
    "    return 8'h00; // Base type\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Derived class\n",
    "class ethernet_packet extends base_packet;\n",
    "  bit [47:0] dest_addr;\n",
    "  bit [47:0] src_addr;\n",
    "  bit [15:0] ethertype;\n",
    "  \n",
    "  function new(bit [7:0] h = 0, bit [7:0] l = 0, \n",
    "               bit [47:0] dst = 0, bit [47:0] src = 0);\n",
    "    super.new(h, l); // Call parent constructor\n",
    "    dest_addr = dst;\n",
    "    src_addr = src;\n",
    "    ethertype = 16'h0800; // IP\n",
    "  endfunction\n",
    "  \n",
    "  // Override parent method\n",
    "  virtual function void display();\n",
    "    super.display(); // Call parent method\n",
    "    $display(\"Ethernet - Dest: %h, Src: %h, Type: %h\", \n",
    "             dest_addr, src_addr, ethertype);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit [7:0] get_type();\n",
    "    return 8'h01; // Ethernet type\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Polymorphism in Action\n",
    "\n",
    "```systemverilog\n",
    "module test_polymorphism;\n",
    "  base_packet packets[];\n",
    "  \n",
    "  initial begin\n",
    "    packets = new[3];\n",
    "    \n",
    "    // Create different packet types\n",
    "    packets[0] = new();                    // Base packet\n",
    "    packets[1] = ethernet_packet::new();   // Ethernet packet\n",
    "    packets[2] = ip_packet::new();         // IP packet (if defined)\n",
    "    \n",
    "    // Polymorphic behavior\n",
    "    foreach(packets[i]) begin\n",
    "      packets[i].display();        // Calls appropriate display method\n",
    "      $display(\"Type: %h\", packets[i].get_type());\n",
    "    end\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Abstract Classes and Pure Virtual Methods\n",
    "\n",
    "```systemverilog\n",
    "// Abstract base class\n",
    "virtual class protocol_packet;\n",
    "  bit [7:0] header;\n",
    "  \n",
    "  function new(bit [7:0] h = 0);\n",
    "    header = h;\n",
    "  endfunction\n",
    "  \n",
    "  // Pure virtual method - must be implemented by derived classes\n",
    "  pure virtual function void pack();\n",
    "  pure virtual function void unpack();\n",
    "  \n",
    "  // Regular virtual method\n",
    "  virtual function void display();\n",
    "    $display(\"Protocol Header: %h\", header);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class tcp_packet extends protocol_packet;\n",
    "  bit [15:0] src_port, dest_port;\n",
    "  \n",
    "  function new(bit [7:0] h = 0);\n",
    "    super.new(h);\n",
    "  endfunction\n",
    "  \n",
    "  // Must implement pure virtual methods\n",
    "  virtual function void pack();\n",
    "    // Implementation for TCP packing\n",
    "    $display(\"Packing TCP packet\");\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void unpack();\n",
    "    // Implementation for TCP unpacking\n",
    "    $display(\"Unpacking TCP packet\");\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.3 Interfaces and Modports\n",
    "\n",
    "### Basic Interface Definition\n",
    "\n",
    "Interfaces provide a clean way to connect modules and define communication protocols between them.\n",
    "\n",
    "```systemverilog\n",
    "interface bus_if (input logic clk);\n",
    "  logic [31:0] addr;\n",
    "  logic [31:0] data;\n",
    "  logic        valid;\n",
    "  logic        ready;\n",
    "  logic        read_write; // 1 for read, 0 for write\n",
    "  \n",
    "  // Clocking blocks for synchronous operation\n",
    "  clocking driver_cb @(posedge clk);\n",
    "    default input #1 output #1;\n",
    "    output addr, data, valid, read_write;\n",
    "    input  ready;\n",
    "  endclocking\n",
    "  \n",
    "  clocking monitor_cb @(posedge clk);\n",
    "    default input #1;\n",
    "    input addr, data, valid, ready, read_write;\n",
    "  endclocking\n",
    "  \n",
    "  // Modports define different views of the interface\n",
    "  modport driver (clocking driver_cb);\n",
    "  modport monitor (clocking monitor_cb);\n",
    "  modport dut (input addr, data, valid, read_write, output ready);\n",
    "  \n",
    "endinterface\n",
    "```\n",
    "\n",
    "### Using Modports\n",
    "\n",
    "```systemverilog\n",
    "// Driver class using modport\n",
    "class bus_driver;\n",
    "  virtual bus_if.driver vif;\n",
    "  \n",
    "  function new(virtual bus_if.driver _vif);\n",
    "    vif = _vif;\n",
    "  endfunction\n",
    "  \n",
    "  task write_data(bit [31:0] address, bit [31:0] write_data);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.addr <= address;\n",
    "    vif.driver_cb.data <= write_data;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    vif.driver_cb.read_write <= 1'b0;\n",
    "    \n",
    "    // Wait for ready\n",
    "    wait(vif.driver_cb.ready);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "  endtask\n",
    "  \n",
    "  task read_data(bit [31:0] address, output bit [31:0] read_data);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.addr <= address;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    vif.driver_cb.read_write <= 1'b1;\n",
    "    \n",
    "    wait(vif.driver_cb.ready);\n",
    "    read_data = vif.driver_cb.data;\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Monitor class using different modport\n",
    "class bus_monitor;\n",
    "  virtual bus_if.monitor vif;\n",
    "  \n",
    "  function new(virtual bus_if.monitor _vif);\n",
    "    vif = _vif;\n",
    "  endfunction\n",
    "  \n",
    "  task run();\n",
    "    forever begin\n",
    "      @(vif.monitor_cb);\n",
    "      if (vif.monitor_cb.valid && vif.monitor_cb.ready) begin\n",
    "        if (vif.monitor_cb.read_write)\n",
    "          $display(\"READ: Addr=%h, Data=%h\", \n",
    "                   vif.monitor_cb.addr, vif.monitor_cb.data);\n",
    "        else\n",
    "          $display(\"WRITE: Addr=%h, Data=%h\", \n",
    "                   vif.monitor_cb.addr, vif.monitor_cb.data);\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Interface Arrays and Dynamic Interfaces\n",
    "\n",
    "```systemverilog\n",
    "// Interface array for multiple connections\n",
    "interface memory_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "  logic [ADDR_WIDTH-1:0] addr;\n",
    "  logic [DATA_WIDTH-1:0] data;\n",
    "  logic                  enable;\n",
    "  logic                  write_en;\n",
    "  \n",
    "  modport master (output addr, data, enable, write_en);\n",
    "  modport slave  (input  addr, data, enable, write_en);\n",
    "endinterface\n",
    "\n",
    "module multi_port_test;\n",
    "  logic clk;\n",
    "  \n",
    "  // Create multiple interface instances\n",
    "  memory_if #(32, 32) mem_if[4] ();\n",
    "  \n",
    "  // Connect to DUT\n",
    "  dut u_dut (\n",
    "    .clk(clk),\n",
    "    .port0(mem_if[0]),\n",
    "    .port1(mem_if[1]),\n",
    "    .port2(mem_if[2]),\n",
    "    .port3(mem_if[3])\n",
    "  );\n",
    "  \n",
    "  initial begin\n",
    "    // Test multiple ports\n",
    "    fork\n",
    "      test_port(mem_if[0]);\n",
    "      test_port(mem_if[1]);\n",
    "      test_port(mem_if[2]);\n",
    "      test_port(mem_if[3]);\n",
    "    join\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.4 Randomization and Constraints\n",
    "\n",
    "### Basic Randomization\n",
    "\n",
    "SystemVerilog provides powerful randomization capabilities essential for verification.\n",
    "\n",
    "```systemverilog\n",
    "class random_packet;\n",
    "  rand bit [7:0]  header;\n",
    "  rand bit [31:0] payload;\n",
    "  rand bit [15:0] length;\n",
    "  randc bit [3:0] packet_type; // randc = random cyclic\n",
    "  \n",
    "  // Constraints\n",
    "  constraint valid_length {\n",
    "    length inside {[64:1518]};\n",
    "  }\n",
    "  \n",
    "  constraint header_constraint {\n",
    "    header != 8'h00;\n",
    "    header != 8'hFF;\n",
    "  }\n",
    "  \n",
    "  constraint payload_constraint {\n",
    "    payload[1:0] == 2'b00; // Word aligned\n",
    "  }\n",
    "  \n",
    "  constraint packet_type_constraint {\n",
    "    packet_type inside {[1:8]};\n",
    "  }\n",
    "  \n",
    "  function void post_randomize();\n",
    "    $display(\"Generated packet: Header=%h, Length=%0d, Type=%0d\", \n",
    "             header, length, packet_type);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "random_packet pkt = new();\n",
    "repeat(10) begin\n",
    "  assert(pkt.randomize()) else $error(\"Randomization failed\");\n",
    "end\n",
    "```\n",
    "\n",
    "### Advanced Constraint Techniques\n",
    "\n",
    "```systemverilog\n",
    "class advanced_packet;\n",
    "  rand bit [7:0] data[];\n",
    "  rand int       size;\n",
    "  rand bit [1:0] priority;\n",
    "  rand bit       enable_feature;\n",
    "  \n",
    "  // Dynamic array constraint\n",
    "  constraint size_constraint {\n",
    "    size inside {[10:100]};\n",
    "    data.size() == size;\n",
    "  }\n",
    "  \n",
    "  // Conditional constraints\n",
    "  constraint priority_constraint {\n",
    "    if (enable_feature) {\n",
    "      priority inside {[2:3]};\n",
    "    } else {\n",
    "      priority inside {[0:1]};\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Distribution constraints\n",
    "  constraint data_distribution {\n",
    "    foreach(data[i]) {\n",
    "      data[i] dist {\n",
    "        [0:63]   := 70,    // 70% weight\n",
    "        [64:127] := 20,    // 20% weight\n",
    "        [128:255]:= 10     // 10% weight\n",
    "      };\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Implication constraint\n",
    "  constraint implication_example {\n",
    "    enable_feature -> (priority >= 2);\n",
    "  }\n",
    "  \n",
    "  // Solve-before constraint\n",
    "  constraint solve_order {\n",
    "    solve enable_feature before priority;\n",
    "  }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Inline Constraints and Constraint Modes\n",
    "\n",
    "```systemverilog\n",
    "class configurable_packet;\n",
    "  rand bit [7:0] addr;\n",
    "  rand bit [7:0] data;\n",
    "  \n",
    "  constraint addr_constraint {\n",
    "    addr inside {[0:127]};\n",
    "  }\n",
    "  \n",
    "  constraint data_constraint {\n",
    "    data != 8'h00;\n",
    "  }\n",
    "  \n",
    "  function void demo_inline_constraints();\n",
    "    // Inline constraints\n",
    "    assert(this.randomize() with {\n",
    "      addr inside {[64:95]};\n",
    "      data > 50;\n",
    "    });\n",
    "    \n",
    "    // Disable specific constraint\n",
    "    data_constraint.constraint_mode(0);\n",
    "    assert(this.randomize());\n",
    "    \n",
    "    // Re-enable constraint\n",
    "    data_constraint.constraint_mode(1);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Randomization with Functions\n",
    "\n",
    "```systemverilog\n",
    "class smart_packet;\n",
    "  rand bit [7:0] data[];\n",
    "  rand int       packet_count;\n",
    "  \n",
    "  constraint smart_constraint {\n",
    "    packet_count inside {[1:10]};\n",
    "    data.size() == calculate_size(packet_count);\n",
    "  }\n",
    "  \n",
    "  function int calculate_size(int count);\n",
    "    return count * 8 + 16; // Header overhead\n",
    "  endfunction\n",
    "  \n",
    "  // External constraint function\n",
    "  function bit [7:0] get_checksum();\n",
    "    bit [7:0] checksum = 0;\n",
    "    foreach(data[i]) checksum ^= data[i];\n",
    "    return checksum;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.5 Processes and Communication\n",
    "\n",
    "### Fork-Join Constructs\n",
    "\n",
    "SystemVerilog provides several fork-join constructs for concurrent execution.\n",
    "\n",
    "```systemverilog\n",
    "class process_demo;\n",
    "  semaphore sem;\n",
    "  mailbox #(int) mbx;\n",
    "  \n",
    "  function new();\n",
    "    sem = new(1); // Binary semaphore\n",
    "    mbx = new();\n",
    "  endfunction\n",
    "  \n",
    "  task demonstrate_fork_join();\n",
    "    $display(\"Starting fork-join demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Process 1 completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #20;\n",
    "        $display(\"Process 2 completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #5;\n",
    "        $display(\"Process 3 completed at %0t\", $time);\n",
    "      end\n",
    "    join // Wait for all processes\n",
    "    \n",
    "    $display(\"All processes completed at %0t\", $time);\n",
    "  endtask\n",
    "  \n",
    "  task demonstrate_fork_join_any();\n",
    "    $display(\"Starting fork-join_any demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Process A completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #30;\n",
    "        $display(\"Process B completed at %0t\", $time);\n",
    "      end\n",
    "    join_any // Wait for first process to complete\n",
    "    \n",
    "    $display(\"First process completed at %0t\", $time);\n",
    "    disable fork; // Kill remaining processes\n",
    "  endtask\n",
    "  \n",
    "  task demonstrate_fork_join_none();\n",
    "    $display(\"Starting fork-join_none demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Background process 1 at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #20;\n",
    "        $display(\"Background process 2 at %0t\", $time);\n",
    "      end\n",
    "    join_none // Don't wait, continue immediately\n",
    "    \n",
    "    $display(\"Main process continues at %0t\", $time);\n",
    "    #25; // Wait manually\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Inter-Process Communication\n",
    "\n",
    "#### Semaphores\n",
    "\n",
    "```systemverilog\n",
    "class semaphore_example;\n",
    "  semaphore resource_sem;\n",
    "  \n",
    "  function new(int initial_count = 1);\n",
    "    resource_sem = new(initial_count);\n",
    "  endfunction\n",
    "  \n",
    "  task access_shared_resource(int process_id);\n",
    "    $display(\"Process %0d requesting resource at %0t\", process_id, $time);\n",
    "    resource_sem.get(); // Acquire semaphore\n",
    "    \n",
    "    $display(\"Process %0d acquired resource at %0t\", process_id, $time);\n",
    "    #(10 + $urandom_range(0, 10)); // Use resource\n",
    "    \n",
    "    $display(\"Process %0d releasing resource at %0t\", process_id, $time);\n",
    "    resource_sem.put(); // Release semaphore\n",
    "  endtask\n",
    "  \n",
    "  task run_test();\n",
    "    fork\n",
    "      access_shared_resource(1);\n",
    "      access_shared_resource(2);\n",
    "      access_shared_resource(3);\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Mailboxes\n",
    "\n",
    "```systemverilog\n",
    "class mailbox_example;\n",
    "  mailbox #(string) cmd_mbx;\n",
    "  mailbox #(int)    data_mbx;\n",
    "  \n",
    "  function new();\n",
    "    cmd_mbx = new(5);  // Bounded mailbox\n",
    "    data_mbx = new();  // Unbounded mailbox\n",
    "  endfunction\n",
    "  \n",
    "  task producer();\n",
    "    string commands[] = {\"READ\", \"WRITE\", \"RESET\", \"STATUS\"};\n",
    "    \n",
    "    foreach(commands[i]) begin\n",
    "      #5;\n",
    "      cmd_mbx.put(commands[i]);\n",
    "      $display(\"Producer sent: %s at %0t\", commands[i], $time);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task consumer();\n",
    "    string cmd;\n",
    "    \n",
    "    repeat(4) begin\n",
    "      cmd_mbx.get(cmd);\n",
    "      $display(\"Consumer received: %s at %0t\", cmd, $time);\n",
    "      \n",
    "      // Process command\n",
    "      case(cmd)\n",
    "        \"READ\":   data_mbx.put($urandom_range(0, 255));\n",
    "        \"WRITE\":  data_mbx.put($urandom_range(256, 511));\n",
    "        \"RESET\":  data_mbx.put(0);\n",
    "        \"STATUS\": data_mbx.put(999);\n",
    "      endcase\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task monitor();\n",
    "    int data;\n",
    "    \n",
    "    repeat(4) begin\n",
    "      data_mbx.get(data);\n",
    "      $display(\"Monitor received data: %0d at %0t\", data, $time);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task run();\n",
    "    fork\n",
    "      producer();\n",
    "      consumer();\n",
    "      monitor();\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Events\n",
    "\n",
    "```systemverilog\n",
    "class event_example;\n",
    "  event start_test;\n",
    "  event end_test;\n",
    "  event data_ready;\n",
    "  \n",
    "  task stimulus_generator();\n",
    "    $display(\"Stimulus generator waiting for start at %0t\", $time);\n",
    "    wait(start_test.triggered);\n",
    "    \n",
    "    repeat(5) begin\n",
    "      #10;\n",
    "      $display(\"Generating stimulus at %0t\", $time);\n",
    "      -> data_ready; // Trigger event\n",
    "    end\n",
    "    \n",
    "    -> end_test;\n",
    "  endtask\n",
    "  \n",
    "  task response_checker();\n",
    "    $display(\"Response checker waiting for start at %0t\", $time);\n",
    "    @(start_test); // Wait for event\n",
    "    \n",
    "    forever begin\n",
    "      @(data_ready);\n",
    "      $display(\"Checking response at %0t\", $time);\n",
    "      if (end_test.triggered) break;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task run_test();\n",
    "    fork\n",
    "      stimulus_generator();\n",
    "      response_checker();\n",
    "    join_none\n",
    "    \n",
    "    #5;\n",
    "    -> start_test; // Start the test\n",
    "    \n",
    "    wait(end_test.triggered);\n",
    "    $display(\"Test completed at %0t\", $time);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Process Control\n",
    "\n",
    "```systemverilog\n",
    "class process_control;\n",
    "  process p1, p2;\n",
    "  \n",
    "  task demonstrate_process_control();\n",
    "    fork\n",
    "      begin : process1\n",
    "        p1 = process::self();\n",
    "        for(int i = 0; i < 10; i++) begin\n",
    "          #10;\n",
    "          $display(\"Process 1 iteration %0d at %0t\", i, $time);\n",
    "          if (i == 5) begin\n",
    "            $display(\"Process 1 suspending itself\");\n",
    "            p1.suspend();\n",
    "          end\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      begin : process2\n",
    "        p2 = process::self();\n",
    "        #30;\n",
    "        $display(\"Process 2 resuming Process 1 at %0t\", $time);\n",
    "        p1.resume();\n",
    "        \n",
    "        #50;\n",
    "        $display(\"Process 2 killing Process 1 at %0t\", $time);\n",
    "        p1.kill();\n",
    "      end\n",
    "    join_any\n",
    "    \n",
    "    if (p1.status() == process::KILLED)\n",
    "      $display(\"Process 1 was killed\");\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "This chapter covered the essential SystemVerilog concepts that form the foundation of UVM:\n",
    "\n",
    "**Classes and Objects**: Understanding how to create reusable, encapsulated code structures that model verification components.\n",
    "\n",
    "**Inheritance and Polymorphism**: Leveraging object-oriented principles to create flexible, extensible verification hierarchies.\n",
    "\n",
    "**Interfaces and Modports**: Creating clean, protocol-aware connections between verification components and DUTs.\n",
    "\n",
    "**Randomization and Constraints**: Generating meaningful test stimuli with intelligent constraints to improve verification coverage.\n",
    "\n",
    "**Processes and Communication**: Coordinating concurrent verification activities using SystemVerilog's inter-process communication mechanisms.\n",
    "\n",
    "These concepts are fundamental to understanding how UVM components work together to create sophisticated verification environments. In the next chapter, we'll explore how UVM builds upon these SystemVerilog features to provide a standardized verification methodology.\n",
    "\n",
    "---\n",
    "\n",
    "### Practice Exercises\n",
    "\n",
    "1. **Class Design**: Create a hierarchical packet class structure with base, Ethernet, and IP packet classes.\n",
    "\n",
    "2. **Interface Creation**: Design an interface for an AXI4-Lite protocol with appropriate modports.\n",
    "\n",
    "3. **Constraint Writing**: Implement constraints for generating valid IPv4 addresses with subnet restrictions.\n",
    "\n",
    "4. **Process Coordination**: Create a producer-consumer example using mailboxes and semaphores.\n",
    "\n",
    "5. **Polymorphism**: Implement a packet factory that creates different packet types based on input parameters.\n",
    "\n",
    "### Key Takeaways\n",
    "\n",
    "- SystemVerilog's OOP features provide the foundation for UVM's component-based architecture\n",
    "- Proper use of inheritance and polymorphism enables flexible and reusable verification code\n",
    "- Interfaces with modports create clean separation between different views of the same signals\n",
    "- Randomization with constraints is crucial for generating comprehensive test scenarios\n",
    "- Inter-process communication mechanisms enable coordination between concurrent verification activities\n",
    "\n",
    "Understanding these fundamentals will make learning UVM much more intuitive and enable you to write more effective verification code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b70e123d",
   "metadata": {},
   "source": [
    "# Chapter 3: UVM Architecture Overview\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The Universal Verification Methodology (UVM) is built on a sophisticated architecture that provides a robust foundation for scalable verification environments. Understanding UVM's architecture is crucial for effective testbench development. This chapter explores the core architectural components that make UVM powerful and flexible.\n",
    "\n",
    "## 3.1 UVM Class Hierarchy\n",
    "\n",
    "### Overview of the Hierarchy\n",
    "\n",
    "UVM follows a well-structured class hierarchy that promotes reusability and standardization. The hierarchy is designed around the concept of verification components that can be composed together to build complex testbenches.\n",
    "\n",
    "```systemverilog\n",
    "// Basic UVM Class Hierarchy Structure\n",
    "uvm_object\n",
    "├── uvm_transaction\n",
    "├── uvm_sequence_item\n",
    "├── uvm_sequence\n",
    "└── uvm_component\n",
    "    ├── uvm_test\n",
    "    ├── uvm_env\n",
    "    ├── uvm_agent\n",
    "    ├── uvm_driver\n",
    "    ├── uvm_monitor\n",
    "    ├── uvm_scoreboard\n",
    "    └── uvm_sequencer\n",
    "```\n",
    "\n",
    "### Key Characteristics\n",
    "\n",
    "The UVM class hierarchy provides several important features:\n",
    "\n",
    "- **Polymorphism**: All UVM classes derive from common base classes, enabling uniform treatment\n",
    "- **Factory Support**: Built-in factory registration for all UVM classes\n",
    "- **Configuration Management**: Integrated configuration database access\n",
    "- **Reporting Infrastructure**: Standardized messaging and reporting capabilities\n",
    "- **Phase Management**: Automatic participation in UVM phases\n",
    "\n",
    "### Inheritance Benefits\n",
    "\n",
    "The hierarchical design offers multiple advantages:\n",
    "\n",
    "- **Code Reuse**: Common functionality is inherited from base classes\n",
    "- **Consistency**: Standard interfaces across all verification components\n",
    "- **Extensibility**: Easy to extend existing classes for custom functionality\n",
    "- **Maintainability**: Changes to base classes automatically propagate to derived classes\n",
    "\n",
    "## 3.2 Base Classes (uvm_object, uvm_component)\n",
    "\n",
    "### uvm_object: The Foundation Class\n",
    "\n",
    "`uvm_object` serves as the root of the UVM class hierarchy and provides fundamental services for all UVM classes.\n",
    "\n",
    "#### Core Services Provided\n",
    "\n",
    "```systemverilog\n",
    "class uvm_object extends uvm_void;\n",
    "  // Core functionality provided:\n",
    "  // - Object identification and naming\n",
    "  // - Factory registration and creation\n",
    "  // - Configuration database access\n",
    "  // - Field automation macros\n",
    "  // - Copy, clone, and compare operations\n",
    "  // - Print and record functionality\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Key Methods and Features\n",
    "\n",
    "**Object Identification:**\n",
    "```systemverilog\n",
    "virtual function string get_name();\n",
    "virtual function string get_full_name();\n",
    "virtual function string get_type_name();\n",
    "virtual function uvm_object_wrapper get_type();\n",
    "```\n",
    "\n",
    "**Factory Operations:**\n",
    "```systemverilog\n",
    "static function uvm_object create(string name = \"\");\n",
    "virtual function uvm_object clone();\n",
    "```\n",
    "\n",
    "**Utility Functions:**\n",
    "```systemverilog\n",
    "virtual function bit compare(uvm_object rhs, uvm_comparer comparer=null);\n",
    "virtual function void copy(uvm_object rhs);\n",
    "virtual function string sprint(uvm_printer printer=null);\n",
    "```\n",
    "\n",
    "#### Field Automation Macros\n",
    "\n",
    "UVM provides powerful macros for automatic field handling:\n",
    "\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit        write;\n",
    "  \n",
    "  `uvm_object_utils_begin(my_transaction)\n",
    "    `uvm_field_int(addr,  UVM_ALL_ON)\n",
    "    `uvm_field_int(data,  UVM_ALL_ON)\n",
    "    `uvm_field_int(write, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_component: The Active Element Base\n",
    "\n",
    "`uvm_component` extends `uvm_object` and adds component-specific functionality required for active verification elements.\n",
    "\n",
    "#### Additional Services\n",
    "\n",
    "```systemverilog\n",
    "class uvm_component extends uvm_object;\n",
    "  // Component-specific features:\n",
    "  // - Hierarchical structure support\n",
    "  // - Phase execution participation\n",
    "  // - TLM port connectivity\n",
    "  // - Child component management\n",
    "  // - Configuration and factory overrides\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Component Hierarchy Management\n",
    "\n",
    "**Parent-Child Relationships:**\n",
    "```systemverilog\n",
    "function new(string name, uvm_component parent);\n",
    "function uvm_component get_parent();\n",
    "function void get_children(ref uvm_component children[$]);\n",
    "function uvm_component get_child(string name);\n",
    "```\n",
    "\n",
    "**Path and Naming:**\n",
    "```systemverilog\n",
    "function string get_full_name();\n",
    "function void set_name(string name);\n",
    "```\n",
    "\n",
    "#### Phase Participation\n",
    "\n",
    "Components automatically participate in UVM phases:\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    // Build phase implementation\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    // Run phase implementation\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3.3 Factory Pattern and Overrides\n",
    "\n",
    "### Understanding the Factory Pattern\n",
    "\n",
    "The UVM factory is a centralized mechanism for creating objects that provides powerful flexibility for verification environments.\n",
    "\n",
    "#### Factory Registration\n",
    "\n",
    "Every UVM class must be registered with the factory:\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver;\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Object Creation Through Factory\n",
    "\n",
    "Instead of direct instantiation, use factory creation:\n",
    "\n",
    "```systemverilog\n",
    "// Traditional instantiation (avoid this)\n",
    "my_driver driver = new(\"driver\", this);\n",
    "\n",
    "// Factory-based creation (recommended)\n",
    "my_driver driver;\n",
    "driver = my_driver::type_id::create(\"driver\", this);\n",
    "```\n",
    "\n",
    "### Factory Overrides\n",
    "\n",
    "The factory's most powerful feature is the ability to override object types without modifying the original code.\n",
    "\n",
    "#### Type Overrides\n",
    "\n",
    "**Global Type Override:**\n",
    "```systemverilog\n",
    "class enhanced_driver extends my_driver;\n",
    "  `uvm_component_utils(enhanced_driver)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  // Enhanced functionality\n",
    "endclass\n",
    "\n",
    "// In test class\n",
    "initial begin\n",
    "  my_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "end\n",
    "```\n",
    "\n",
    "**Instance-Specific Override:**\n",
    "```systemverilog\n",
    "initial begin\n",
    "  my_driver::type_id::set_inst_override(enhanced_driver::get_type(), \n",
    "                                        \"testbench.env.agent.driver\");\n",
    "end\n",
    "```\n",
    "\n",
    "#### Practical Override Examples\n",
    "\n",
    "**Debug Override:**\n",
    "```systemverilog\n",
    "class debug_driver extends my_driver;\n",
    "  `uvm_component_utils(debug_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DEBUG\", \"Enhanced debug driver active\", UVM_LOW)\n",
    "    super.run_phase(phase);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Configuration-Based Override:**\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if(get_config_int(\"use_debug_driver\"))\n",
    "      my_driver::type_id::set_type_override(debug_driver::get_type());\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3.4 Configuration Database\n",
    "\n",
    "### Purpose and Mechanism\n",
    "\n",
    "The UVM configuration database provides a centralized way to pass configuration information throughout the verification hierarchy without tight coupling between components.\n",
    "\n",
    "#### Basic Configuration Operations\n",
    "\n",
    "**Setting Configuration:**\n",
    "```systemverilog\n",
    "uvm_config_db#(int)::set(this, \"env.agent.*\", \"num_transactions\", 100);\n",
    "uvm_config_db#(virtual my_if)::set(null, \"*.agent\", \"vif\", my_interface);\n",
    "uvm_config_db#(string)::set(this, \"*\", \"test_mode\", \"regression\");\n",
    "```\n",
    "\n",
    "**Getting Configuration:**\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  int num_transactions;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if(!uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_transactions))\n",
    "      num_transactions = 10; // default value\n",
    "      \n",
    "    if(!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NO_VIF\", \"Virtual interface not found\")\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Scope and Wildcards\n",
    "\n",
    "**Hierarchical Scoping:**\n",
    "```systemverilog\n",
    "// Specific instance\n",
    "uvm_config_db#(int)::set(this, \"env.agent.driver\", \"delay\", 5);\n",
    "\n",
    "// All drivers in all agents\n",
    "uvm_config_db#(int)::set(this, \"*.agent.driver\", \"delay\", 5);\n",
    "\n",
    "// All components at any level\n",
    "uvm_config_db#(int)::set(this, \"*\", \"timeout\", 1000);\n",
    "```\n",
    "\n",
    "**Scope Resolution Priority:**\n",
    "The configuration database resolves settings based on scope specificity:\n",
    "1. Exact instance match\n",
    "2. Wildcard matches (most specific first)\n",
    "3. Global settings\n",
    "\n",
    "### Advanced Configuration Patterns\n",
    "\n",
    "**Configuration Objects:**\n",
    "```systemverilog\n",
    "class agent_config extends uvm_object;\n",
    "  bit is_active = UVM_ACTIVE;\n",
    "  int num_transactions = 10;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  `uvm_object_utils_begin(agent_config)\n",
    "    `uvm_field_enum(uvm_active_passive_enum, is_active, UVM_ALL_ON)\n",
    "    `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "agent_config cfg = agent_config::type_id::create(\"cfg\");\n",
    "cfg.is_active = UVM_PASSIVE;\n",
    "cfg.num_transactions = 50;\n",
    "uvm_config_db#(agent_config)::set(this, \"*\", \"config\", cfg);\n",
    "```\n",
    "\n",
    "## 3.5 Reporting Mechanism\n",
    "\n",
    "### UVM Reporting Infrastructure\n",
    "\n",
    "UVM provides a comprehensive reporting system that enables consistent messaging, filtering, and formatting across all verification components.\n",
    "\n",
    "#### Reporting Macros\n",
    "\n",
    "**Basic Reporting Macros:**\n",
    "```systemverilog\n",
    "`uvm_info(ID, MSG, VERBOSITY)\n",
    "`uvm_warning(ID, MSG)\n",
    "`uvm_error(ID, MSG)\n",
    "`uvm_fatal(ID, MSG)\n",
    "```\n",
    "\n",
    "**Practical Examples:**\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      // Monitor transaction\n",
    "      `uvm_info(\"MON\", \"Transaction detected\", UVM_MEDIUM)\n",
    "      \n",
    "      if(transaction_error)\n",
    "        `uvm_error(\"MON_ERR\", \"Invalid transaction detected\")\n",
    "        \n",
    "      if(protocol_violation)\n",
    "        `uvm_fatal(\"PROTOCOL\", \"Fatal protocol violation\")\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Verbosity Levels\n",
    "\n",
    "UVM defines standard verbosity levels for message filtering:\n",
    "\n",
    "```systemverilog\n",
    "typedef enum {\n",
    "  UVM_NONE    = 0,\n",
    "  UVM_LOW     = 100,\n",
    "  UVM_MEDIUM  = 200,\n",
    "  UVM_HIGH    = 300,\n",
    "  UVM_FULL    = 400,\n",
    "  UVM_DEBUG   = 500\n",
    "} uvm_verbosity;\n",
    "```\n",
    "\n",
    "**Setting Verbosity:**\n",
    "```systemverilog\n",
    "// Command line\n",
    "+UVM_VERBOSITY=UVM_HIGH\n",
    "\n",
    "// Programmatically\n",
    "initial begin\n",
    "  uvm_top.set_report_verbosity_level_hier(UVM_HIGH);\n",
    "end\n",
    "```\n",
    "\n",
    "### Advanced Reporting Features\n",
    "\n",
    "**Report Catching:**\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  int error_count = 0;\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    super.report_phase(phase);\n",
    "    if(get_report_server().get_severity_count(UVM_ERROR) > 0)\n",
    "      `uvm_info(\"REPORT\", $sformatf(\"Test completed with %0d errors\", \n",
    "                get_report_server().get_severity_count(UVM_ERROR)), UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Custom Report Handlers:**\n",
    "```systemverilog\n",
    "class custom_report_server extends uvm_default_report_server;\n",
    "  virtual function string compose_report_message(uvm_report_message report_message,\n",
    "                                               string report_object_name = \"\");\n",
    "    string msg = super.compose_report_message(report_message, report_object_name);\n",
    "    return $sformatf(\"[%0t] %s\", $time, msg);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Report Filtering and Control\n",
    "\n",
    "**ID-Based Filtering:**\n",
    "```systemverilog\n",
    "// Disable specific message IDs\n",
    "initial begin\n",
    "  uvm_top.set_report_id_action_hier(\"DEPRECATED\", UVM_NO_ACTION);\n",
    "  uvm_top.set_report_severity_id_action_hier(UVM_WARNING, \"TIMING\", UVM_NO_ACTION);\n",
    "end\n",
    "```\n",
    "\n",
    "**File Redirection:**\n",
    "```systemverilog\n",
    "initial begin\n",
    "  uvm_top.set_report_severity_file_hier(UVM_INFO, \"info.log\");\n",
    "  uvm_top.set_report_id_file_hier(\"DEBUG\", \"debug.log\");\n",
    "end\n",
    "```\n",
    "\n",
    "## Best Practices and Guidelines\n",
    "\n",
    "### Component Design Principles\n",
    "\n",
    "1. **Single Responsibility**: Each component should have a single, well-defined purpose\n",
    "2. **Loose Coupling**: Components should interact through standard interfaces\n",
    "3. **High Cohesion**: Related functionality should be grouped together\n",
    "4. **Factory Usage**: Always use factory creation for flexibility\n",
    "5. **Configuration Driven**: Make components configurable rather than hard-coded\n",
    "\n",
    "### Architecture Patterns\n",
    "\n",
    "**Layered Architecture:**\n",
    "```systemverilog\n",
    "// Test Layer\n",
    "class my_test extends uvm_test;\n",
    "  my_env env;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Environment Layer\n",
    "class my_env extends uvm_env;\n",
    "  my_agent agent;\n",
    "  my_scoreboard sb;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    agent = my_agent::type_id::create(\"agent\", this);\n",
    "    sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Common Pitfalls to Avoid\n",
    "\n",
    "1. **Direct Instantiation**: Always use factory creation\n",
    "2. **Hard-coded Configurations**: Use configuration database\n",
    "3. **Tight Coupling**: Avoid direct component references\n",
    "4. **Inconsistent Naming**: Follow standard naming conventions\n",
    "5. **Missing Factory Registration**: Always register classes with factory\n",
    "\n",
    "## Summary\n",
    "\n",
    "UVM's architecture provides a solid foundation for building scalable, maintainable verification environments. The key architectural elements work together to provide:\n",
    "\n",
    "- **Flexibility** through factory pattern and overrides\n",
    "- **Configurability** through the configuration database\n",
    "- **Consistency** through standardized base classes\n",
    "- **Maintainability** through clear hierarchical organization\n",
    "- **Debuggability** through comprehensive reporting mechanisms\n",
    "\n",
    "Understanding these architectural principles is essential for effective UVM usage and forms the foundation for building robust verification environments. The next chapter will dive deeper into UVM components and their specific roles in verification testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d9349f58",
   "metadata": {},
   "source": [
    "\n",
    "## Part II: Core UVM Components\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e2fcdc66",
   "metadata": {},
   "source": [
    "# Chapter 4: UVM Test Environment Structure\n",
    "\n",
    "## Overview\n",
    "\n",
    "The UVM test environment provides a structured, hierarchical framework for building scalable and reusable verification environments. Understanding the relationship between tests, testbenches, and environments is crucial for effective UVM-based verification. This chapter explores the fundamental architecture, component relationships, and execution phases that form the backbone of any UVM testbench.\n",
    "\n",
    "## 4.1 Test, Testbench, and Environment Hierarchy\n",
    "\n",
    "### 4.1.1 Hierarchical Structure\n",
    "\n",
    "The UVM methodology follows a well-defined hierarchical structure that promotes modularity and reusability:\n",
    "\n",
    "```\n",
    "uvm_test (Top Level)\n",
    "    └── uvm_env (Environment)\n",
    "        ├── uvm_agent (Active/Passive Agents)\n",
    "        │   ├── uvm_driver\n",
    "        │   ├── uvm_monitor\n",
    "        │   └── uvm_sequencer\n",
    "        ├── uvm_scoreboard\n",
    "        └── uvm_subscriber (Coverage Collectors)\n",
    "```\n",
    "\n",
    "### 4.1.2 UVM Test Class\n",
    "\n",
    "The `uvm_test` serves as the top-level component and orchestrates the entire verification process:\n",
    "\n",
    "```systemverilog\n",
    "class my_base_test extends uvm_test;\n",
    "    `uvm_component_utils(my_base_test)\n",
    "    \n",
    "    my_env env;\n",
    "    \n",
    "    function new(string name = \"my_base_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_sequence seq = my_sequence::type_id::create(\"seq\");\n",
    "        phase.raise_objection(this);\n",
    "        seq.start(env.agent.sequencer);\n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Key Responsibilities of uvm_test:**\n",
    "- Instantiate and configure the top-level environment\n",
    "- Control test stimulus through sequence execution\n",
    "- Manage test objections and end-of-test conditions\n",
    "- Set configuration parameters and policies\n",
    "\n",
    "### 4.1.3 UVM Environment Class\n",
    "\n",
    "The `uvm_env` encapsulates all verification components and provides the structural framework:\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    my_coverage_collector cov;\n",
    "    \n",
    "    function new(string name = \"my_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "        cov = my_coverage_collector::type_id::create(\"cov\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        agent.monitor.analysis_port.connect(sb.analysis_export);\n",
    "        agent.monitor.analysis_port.connect(cov.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Key Responsibilities of uvm_env:**\n",
    "- Instantiate agents, scoreboards, and coverage collectors\n",
    "- Establish connections between components\n",
    "- Provide configuration and policy management\n",
    "- Enable hierarchical environment composition\n",
    "\n",
    "### 4.1.4 Component Relationships\n",
    "\n",
    "The hierarchical relationship ensures proper:\n",
    "- **Parent-Child Communication**: Configuration flows down, status flows up\n",
    "- **Resource Sharing**: Common resources accessible throughout hierarchy\n",
    "- **Phase Synchronization**: All components execute phases in coordinated manner\n",
    "- **Factory Override**: Higher-level components can override lower-level types\n",
    "\n",
    "## 4.2 Component Instantiation and Connections\n",
    "\n",
    "### 4.2.1 Factory-Based Instantiation\n",
    "\n",
    "UVM uses the factory pattern for component creation, enabling runtime polymorphism:\n",
    "\n",
    "```systemverilog\n",
    "// Standard factory instantiation\n",
    "agent = my_agent::type_id::create(\"agent\", this);\n",
    "\n",
    "// With error checking\n",
    "if (!uvm_config_db#(my_agent_config)::get(this, \"\", \"agent_config\", cfg)) begin\n",
    "    `uvm_fatal(\"CONFIG\", \"Cannot get agent configuration\")\n",
    "end\n",
    "agent = my_agent::type_id::create(\"agent\", this);\n",
    "```\n",
    "\n",
    "**Factory Benefits:**\n",
    "- Runtime type substitution through overrides\n",
    "- Centralized object creation and management\n",
    "- Enhanced debugging and testability\n",
    "- Consistent naming and hierarchy establishment\n",
    "\n",
    "### 4.2.2 Configuration Database Usage\n",
    "\n",
    "The configuration database enables hierarchical parameter passing:\n",
    "\n",
    "```systemverilog\n",
    "// Setting configuration in test\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    my_agent_config cfg = my_agent_config::type_id::create(\"cfg\");\n",
    "    cfg.is_active = UVM_ACTIVE;\n",
    "    cfg.has_coverage = 1;\n",
    "    uvm_config_db#(my_agent_config)::set(this, \"env.agent*\", \"config\", cfg);\n",
    "    super.build_phase(phase);\n",
    "endfunction\n",
    "\n",
    "// Getting configuration in agent\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    if (!uvm_config_db#(my_agent_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "        `uvm_info(\"CONFIG\", \"Using default configuration\", UVM_MEDIUM)\n",
    "        cfg = my_agent_config::type_id::create(\"cfg\");\n",
    "    end\n",
    "    super.build_phase(phase);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.2.3 Analysis Port Connections\n",
    "\n",
    "UVM uses analysis ports for component communication:\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    my_driver driver;\n",
    "    my_monitor monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class my_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        // Monitor to scoreboard connection\n",
    "        agent.monitor.item_collected_port.connect(sb.item_collected_export);\n",
    "        // Monitor to coverage connection  \n",
    "        agent.monitor.item_collected_port.connect(cov_collector.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Connection Types:**\n",
    "- **TLM Ports**: For transaction-level communication\n",
    "- **Analysis Ports**: For broadcast communication (1-to-many)\n",
    "- **Blocking/Non-blocking**: Different communication semantics\n",
    "\n",
    "## 4.3 Build, Connect, and Run Phases\n",
    "\n",
    "### 4.3.1 UVM Phase Overview\n",
    "\n",
    "UVM phases provide synchronized execution across the component hierarchy:\n",
    "\n",
    "```\n",
    "Build Phases (Bottom-up):\n",
    "    build_phase() → Component creation and configuration\n",
    "\n",
    "Connect Phases (Bottom-up):  \n",
    "    connect_phase() → Establish component connections\n",
    "    end_of_elaboration_phase() → Final setup and validation\n",
    "\n",
    "Run Phases (Fork-join for all components):\n",
    "    start_of_simulation_phase() → Pre-run initialization\n",
    "    reset_phase() → Reset sequence execution\n",
    "    configure_phase() → Configuration setup\n",
    "    main_phase() → Primary test execution\n",
    "    shutdown_phase() → Cleanup operations\n",
    "    \n",
    "Extract Phases (Bottom-up):\n",
    "    extract_phase() → Data collection\n",
    "    check_phase() → Final checking\n",
    "    report_phase() → Results reporting\n",
    "    final_phase() → Cleanup\n",
    "```\n",
    "\n",
    "### 4.3.2 Build Phase Implementation\n",
    "\n",
    "The build phase creates the component hierarchy:\n",
    "\n",
    "```systemverilog\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase); // Always call super first\n",
    "    \n",
    "    // Get configuration\n",
    "    if (!uvm_config_db#(my_env_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "        cfg = my_env_config::type_id::create(\"cfg\");\n",
    "        cfg.set_defaults();\n",
    "    end\n",
    "    \n",
    "    // Create sub-components based on configuration\n",
    "    if (cfg.has_agent) begin\n",
    "        uvm_config_db#(my_agent_config)::set(this, \"agent*\", \"config\", cfg.agent_cfg);\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "    end\n",
    "    \n",
    "    if (cfg.has_scoreboard) begin\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "    end\n",
    "    \n",
    "    // Set further configurations for child components\n",
    "    uvm_config_db#(int)::set(this, \"*\", \"recording_detail\", UVM_FULL);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.3.3 Connect Phase Implementation\n",
    "\n",
    "The connect phase establishes component relationships:\n",
    "\n",
    "```systemverilog\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    if (agent != null && sb != null) begin\n",
    "        // Connect monitor to scoreboard\n",
    "        agent.monitor.analysis_port.connect(sb.before_export);\n",
    "        \n",
    "        // Connect additional analysis components\n",
    "        if (cfg.has_coverage) begin\n",
    "            agent.monitor.analysis_port.connect(coverage.analysis_export);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Validate connections\n",
    "    if (agent.monitor.analysis_port.size() == 0) begin\n",
    "        `uvm_warning(\"CONNECT\", \"Monitor analysis port has no connections\")\n",
    "    end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.3.4 Run Phase Implementation\n",
    "\n",
    "The main execution occurs in run phases:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    my_base_sequence seq;\n",
    "    \n",
    "    phase.raise_objection(this, \"Starting main sequence\");\n",
    "    \n",
    "    seq = my_base_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    \n",
    "    // Additional test-specific operations\n",
    "    #100ns; // Allow for final transactions\n",
    "    \n",
    "    phase.drop_objection(this, \"Main sequence completed\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.3.5 Phase Synchronization\n",
    "\n",
    "UVM ensures all components complete each phase before proceeding:\n",
    "\n",
    "```systemverilog\n",
    "// Phase objections control execution flow\n",
    "task main_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this, \"Component busy\");\n",
    "    \n",
    "    // Perform component-specific operations\n",
    "    repeat(100) begin\n",
    "        @(posedge clk);\n",
    "        // Component activity\n",
    "    end\n",
    "    \n",
    "    phase.drop_objection(this, \"Component finished\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 4.4 End of Test Mechanisms\n",
    "\n",
    "### 4.4.1 Objection Mechanism\n",
    "\n",
    "UVM uses objections to control test termination:\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_sequence seq = my_sequence::type_id::create(\"seq\");\n",
    "        \n",
    "        // Prevent phase from ending\n",
    "        phase.raise_objection(this, \"Executing main sequence\");\n",
    "        \n",
    "        // Start stimulus\n",
    "        fork\n",
    "            seq.start(env.agent.sequencer);\n",
    "        join_none\n",
    "        \n",
    "        // Wait for completion condition\n",
    "        wait_for_sequence_completion();\n",
    "        \n",
    "        // Allow phase to end\n",
    "        phase.drop_objection(this, \"Main sequence completed\");\n",
    "    endtask\n",
    "    \n",
    "    virtual task wait_for_sequence_completion();\n",
    "        // Custom completion logic\n",
    "        wait(env.sb.transaction_count >= expected_count);\n",
    "        #100ns; // Drain time\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.4.2 Timeout Mechanisms\n",
    "\n",
    "Implement timeouts to prevent infinite simulation:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    fork\n",
    "        begin // Main test thread\n",
    "            run_main_test();\n",
    "        end\n",
    "        begin // Timeout thread\n",
    "            #1ms;\n",
    "            `uvm_error(\"TIMEOUT\", \"Test timed out after 1ms\")\n",
    "        end\n",
    "    join_any\n",
    "    disable fork;\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.4.3 Drain Time Management\n",
    "\n",
    "Allow sufficient time for final transactions:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Execute main test\n",
    "    execute_sequences();\n",
    "    \n",
    "    // Drain time for pending transactions\n",
    "    phase.phase_done.set_drain_time(this, 200ns);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.4.4 Global Stop Request\n",
    "\n",
    "Coordinate early termination across components:\n",
    "\n",
    "```systemverilog\n",
    "// In any component\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "        begin\n",
    "            // Normal operation\n",
    "            normal_operation();\n",
    "        end\n",
    "        begin\n",
    "            // Monitor for global stop\n",
    "            wait(uvm_test_done.get_trigger_data());\n",
    "            `uvm_info(\"STOP\", \"Received global stop request\", UVM_MEDIUM)\n",
    "        end\n",
    "    join_any\n",
    "    disable fork;\n",
    "endtask\n",
    "\n",
    "// Triggering global stop\n",
    "uvm_test_done.set_global_stop_request();\n",
    "```\n",
    "\n",
    "## 4.5 Best Practices and Guidelines\n",
    "\n",
    "### 4.5.1 Hierarchy Design Principles\n",
    "\n",
    "- **Keep environments modular and reusable**\n",
    "- **Use configuration objects for parameterization**\n",
    "- **Minimize hard-coded dependencies between components**\n",
    "- **Design for both unit and system-level testing**\n",
    "\n",
    "### 4.5.2 Phase Usage Guidelines\n",
    "\n",
    "- **Build Phase**: Create and configure components only\n",
    "- **Connect Phase**: Establish all inter-component connections\n",
    "- **Run Phases**: Execute test stimulus and monitor behavior\n",
    "- **Extract/Check Phases**: Collect results and perform final validation\n",
    "\n",
    "### 4.5.3 Common Pitfalls to Avoid\n",
    "\n",
    "- **Forgetting to call super.phase_name() in overridden phases**\n",
    "- **Creating components in connect_phase instead of build_phase**\n",
    "- **Not properly managing objections leading to premature test end**\n",
    "- **Circular dependencies in component connections**\n",
    "\n",
    "## Summary\n",
    "\n",
    "The UVM test environment structure provides a robust framework for verification through its hierarchical organization of tests, environments, and components. Understanding the build-connect-run phase flow and proper use of objection mechanisms is essential for creating effective UVM testbenches. The factory pattern and configuration database enable flexible, reusable verification environments that can scale from unit-level to system-level testing.\n",
    "\n",
    "Key takeaways from this chapter:\n",
    "- UVM hierarchy promotes modularity and reusability\n",
    "- Factory-based instantiation enables runtime polymorphism\n",
    "- Phases provide synchronized execution across components\n",
    "- Objections control test execution and termination\n",
    "- Proper connection patterns ensure robust inter-component communication\n",
    "\n",
    "This structured approach forms the foundation for building sophisticated verification environments that can efficiently verify complex digital designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ecc930a6",
   "metadata": {},
   "source": [
    "# Chapter 5: UVM Sequence and Sequence Items\n",
    "\n",
    "## Overview\n",
    "\n",
    "UVM sequences and sequence items form the foundation of stimulus generation in UVM testbenches. This chapter covers the essential concepts needed to create effective test scenarios using UVM's sequence mechanism.\n",
    "\n",
    "## 5.1 uvm_sequence_item Fundamentals\n",
    "\n",
    "### What is a uvm_sequence_item?\n",
    "\n",
    "A `uvm_sequence_item` is the basic unit of communication between the testbench and the DUT. It represents a single transaction that encapsulates:\n",
    "- Data to be sent to the DUT\n",
    "- Control information\n",
    "- Response data from the DUT\n",
    "\n",
    "### Key Characteristics\n",
    "\n",
    "- **Transaction-based**: Each sequence item represents one complete transaction\n",
    "- **Polymorphic**: Can be extended for different protocols\n",
    "- **Configurable**: Contains fields that can be randomized or constrained\n",
    "- **Trackable**: Has built-in identification and debugging features\n",
    "\n",
    "### Basic Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence_item extends uvm_sequence_item;\n",
    "    // Data fields\n",
    "    rand bit [31:0] data;\n",
    "    rand bit [7:0]  addr;\n",
    "    rand bit        wr_rd; // 1=write, 0=read\n",
    "    \n",
    "    // Control fields\n",
    "    bit [31:0] response_data;\n",
    "    bit        error;\n",
    "    \n",
    "    // UVM macros\n",
    "    `uvm_object_utils_begin(my_sequence_item)\n",
    "        `uvm_field_int(data, UVM_ALL_ON)\n",
    "        `uvm_field_int(addr, UVM_ALL_ON)\n",
    "        `uvm_field_int(wr_rd, UVM_ALL_ON)\n",
    "        `uvm_field_int(response_data, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(error, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    // Constructor\n",
    "    function new(string name = \"my_sequence_item\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Constraints\n",
    "    constraint addr_range_c { addr inside {[0:63]}; }\n",
    "    constraint data_valid_c { data != 32'hDEADBEEF; }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Essential Methods\n",
    "\n",
    "**do_copy()**: Deep copy of sequence item\n",
    "```systemverilog\n",
    "virtual function void do_copy(uvm_object rhs);\n",
    "    my_sequence_item item;\n",
    "    super.do_copy(rhs);\n",
    "    $cast(item, rhs);\n",
    "    this.data = item.data;\n",
    "    this.addr = item.addr;\n",
    "    this.wr_rd = item.wr_rd;\n",
    "endfunction\n",
    "```\n",
    "\n",
    "**do_compare()**: Compare two sequence items\n",
    "```systemverilog\n",
    "virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);\n",
    "    my_sequence_item item;\n",
    "    bit result = super.do_compare(rhs, comparer);\n",
    "    $cast(item, rhs);\n",
    "    result &= (this.data == item.data);\n",
    "    result &= (this.addr == item.addr);\n",
    "    result &= (this.wr_rd == item.wr_rd);\n",
    "    return result;\n",
    "endfunction\n",
    "```\n",
    "\n",
    "## 5.2 Creating Custom Sequence Items\n",
    "\n",
    "### Design Considerations\n",
    "\n",
    "When creating custom sequence items, consider:\n",
    "- **Protocol requirements**: What fields are needed for your protocol?\n",
    "- **Randomization needs**: Which fields should be randomizable?\n",
    "- **Constraints**: What are the valid combinations of field values?\n",
    "- **Response handling**: How will responses be captured?\n",
    "\n",
    "### Example: SPI Sequence Item\n",
    "\n",
    "```systemverilog\n",
    "class spi_sequence_item extends uvm_sequence_item;\n",
    "    // Command fields\n",
    "    rand bit [7:0]  command;\n",
    "    rand bit [15:0] address;\n",
    "    rand bit [31:0] write_data;\n",
    "    rand int        delay_cycles;\n",
    "    \n",
    "    // Response fields\n",
    "    bit [31:0] read_data;\n",
    "    bit        spi_error;\n",
    "    bit        timeout;\n",
    "    \n",
    "    // Transaction type\n",
    "    typedef enum {READ, WRITE, ERASE} spi_op_t;\n",
    "    rand spi_op_t operation;\n",
    "    \n",
    "    `uvm_object_utils_begin(spi_sequence_item)\n",
    "        `uvm_field_int(command, UVM_ALL_ON)\n",
    "        `uvm_field_int(address, UVM_ALL_ON)\n",
    "        `uvm_field_int(write_data, UVM_ALL_ON)\n",
    "        `uvm_field_int(delay_cycles, UVM_ALL_ON)\n",
    "        `uvm_field_enum(spi_op_t, operation, UVM_ALL_ON)\n",
    "        `uvm_field_int(read_data, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(spi_error, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(timeout, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    function new(string name = \"spi_sequence_item\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Constraints based on operation type\n",
    "    constraint operation_c {\n",
    "        (operation == READ)  -> (write_data == 0);\n",
    "        (operation == ERASE) -> (write_data == 0);\n",
    "        delay_cycles inside {[0:10]};\n",
    "    }\n",
    "    \n",
    "    constraint address_alignment_c {\n",
    "        address[1:0] == 2'b00; // Word aligned\n",
    "    }\n",
    "    \n",
    "    // Custom constraint for specific commands\n",
    "    constraint command_valid_c {\n",
    "        operation == READ  -> command == 8'h03;\n",
    "        operation == WRITE -> command == 8'h02;\n",
    "        operation == ERASE -> command == 8'h20;\n",
    "    }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Features\n",
    "\n",
    "**Custom Randomization Functions**:\n",
    "```systemverilog\n",
    "function void post_randomize();\n",
    "    // Custom logic after randomization\n",
    "    if (operation == WRITE) begin\n",
    "        // Ensure write data is not all zeros for write operations\n",
    "        if (write_data == 0)\n",
    "            write_data = $urandom_range(1, 32'hFFFFFFFF);\n",
    "    end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "## 5.3 uvm_sequence Basics\n",
    "\n",
    "### Understanding uvm_sequence\n",
    "\n",
    "A `uvm_sequence` is a container that generates and manages sequence items. It defines the stimulus pattern and controls how sequence items are created and sent to the sequencer.\n",
    "\n",
    "### Basic Sequence Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_basic_sequence extends uvm_sequence #(my_sequence_item);\n",
    "    `uvm_object_utils(my_basic_sequence)\n",
    "    \n",
    "    function new(string name = \"my_basic_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_sequence_item item;\n",
    "        \n",
    "        // Create and send multiple items\n",
    "        repeat(10) begin\n",
    "            item = my_sequence_item::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            if (!item.randomize()) begin\n",
    "                `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "            end\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Key Sequence Methods\n",
    "\n",
    "**start_item()**: Requests permission from sequencer to send item\n",
    "**finish_item()**: Completes the item transmission\n",
    "**get_response()**: Retrieves response from driver (if needed)\n",
    "\n",
    "### Response Handling\n",
    "\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequence_item item, rsp;\n",
    "    \n",
    "    item = my_sequence_item::type_id::create(\"item\");\n",
    "    start_item(item);\n",
    "    item.randomize() with { operation == READ; };\n",
    "    finish_item(item);\n",
    "    \n",
    "    // Get response for read operations\n",
    "    get_response(rsp);\n",
    "    `uvm_info(\"SEQ\", $sformatf(\"Read data: 0x%0h\", rsp.read_data), UVM_LOW)\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Sequence Configuration\n",
    "\n",
    "```systemverilog\n",
    "class configurable_sequence extends uvm_sequence #(my_sequence_item);\n",
    "    int num_transactions = 5;\n",
    "    int max_delay = 10;\n",
    "    \n",
    "    `uvm_object_utils_begin(configurable_sequence)\n",
    "        `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "        `uvm_field_int(max_delay, UVM_ALL_ON)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    function new(string name = \"configurable_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_sequence_item item;\n",
    "        \n",
    "        repeat(num_transactions) begin\n",
    "            item = my_sequence_item::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            if (!item.randomize() with { delay_cycles <= max_delay; }) begin\n",
    "                `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "            end\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5.4 Virtual Sequences\n",
    "\n",
    "### What are Virtual Sequences?\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers. They're essential for creating complex test scenarios that involve multiple interfaces or protocols simultaneously.\n",
    "\n",
    "### Virtual Sequence Architecture\n",
    "\n",
    "```systemverilog\n",
    "class my_virtual_sequence extends uvm_sequence;\n",
    "    // Sequencer handles\n",
    "    my_sequencer    cpu_sqr;\n",
    "    memory_sequencer mem_sqr;\n",
    "    interrupt_sequencer int_sqr;\n",
    "    \n",
    "    `uvm_object_utils(my_virtual_sequence)\n",
    "    `uvm_declare_p_sequencer(my_virtual_sequencer)\n",
    "    \n",
    "    function new(string name = \"my_virtual_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        // Get sequencer handles\n",
    "        cpu_sqr = p_sequencer.cpu_sqr;\n",
    "        mem_sqr = p_sequencer.mem_sqr;\n",
    "        int_sqr = p_sequencer.int_sqr;\n",
    "        \n",
    "        // Execute coordinated sequences\n",
    "        fork\n",
    "            begin\n",
    "                cpu_write_sequence cpu_seq = cpu_write_sequence::type_id::create(\"cpu_seq\");\n",
    "                cpu_seq.start(cpu_sqr);\n",
    "            end\n",
    "            begin\n",
    "                memory_response_sequence mem_seq = memory_response_sequence::type_id::create(\"mem_seq\");\n",
    "                mem_seq.start(mem_sqr);\n",
    "            end\n",
    "            begin\n",
    "                #100ns; // Delay interrupt\n",
    "                interrupt_sequence int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "                int_seq.start(int_sqr);\n",
    "            end\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Virtual Sequencer\n",
    "\n",
    "```systemverilog\n",
    "class my_virtual_sequencer extends uvm_sequencer;\n",
    "    my_sequencer         cpu_sqr;\n",
    "    memory_sequencer     mem_sqr;\n",
    "    interrupt_sequencer  int_sqr;\n",
    "    \n",
    "    `uvm_component_utils(my_virtual_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Coordinated Test Scenario\n",
    "\n",
    "```systemverilog\n",
    "class system_test_sequence extends uvm_sequence;\n",
    "    `uvm_object_utils(system_test_sequence)\n",
    "    `uvm_declare_p_sequencer(my_virtual_sequencer)\n",
    "    \n",
    "    virtual task body();\n",
    "        // Phase 1: Initialize system\n",
    "        fork\n",
    "            begin\n",
    "                init_cpu_sequence init_seq = init_cpu_sequence::type_id::create(\"init_seq\");\n",
    "                init_seq.start(p_sequencer.cpu_sqr);\n",
    "            end\n",
    "            begin\n",
    "                init_memory_sequence mem_init = init_memory_sequence::type_id::create(\"mem_init\");\n",
    "                mem_init.start(p_sequencer.mem_sqr);\n",
    "            end\n",
    "        join\n",
    "        \n",
    "        // Phase 2: Main test operations\n",
    "        repeat(20) begin\n",
    "            fork\n",
    "                begin\n",
    "                    data_transfer_sequence data_seq = data_transfer_sequence::type_id::create(\"data_seq\");\n",
    "                    data_seq.randomize() with { num_transfers inside {[1:5]}; };\n",
    "                    data_seq.start(p_sequencer.cpu_sqr);\n",
    "                end\n",
    "                begin\n",
    "                    // Random interrupt during data transfer\n",
    "                    if ($urandom_range(0, 100) < 30) begin // 30% chance\n",
    "                        #($urandom_range(10, 100));\n",
    "                        interrupt_sequence int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "                        int_seq.start(p_sequencer.int_sqr);\n",
    "                    end\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5.5 Sequence Arbitration\n",
    "\n",
    "### Understanding Arbitration\n",
    "\n",
    "When multiple sequences compete for the same sequencer, arbitration determines which sequence gets access. UVM provides several arbitration algorithms.\n",
    "\n",
    "### Arbitration Types\n",
    "\n",
    "**SEQ_ARB_FIFO**: First-in-first-out (default)\n",
    "**SEQ_ARB_WEIGHTED**: Based on sequence priority weights\n",
    "**SEQ_ARB_RANDOM**: Random selection\n",
    "**SEQ_ARB_STRICT_FIFO**: Strict ordering\n",
    "**SEQ_ARB_STRICT_RANDOM**: Strict random with no starvation prevention\n",
    "**SEQ_ARB_USER**: Custom user-defined arbitration\n",
    "\n",
    "### Setting Arbitration\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_sequence_item);\n",
    "    `uvm_component_utils(my_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        // Set arbitration type\n",
    "        set_arbitration(SEQ_ARB_WEIGHTED);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Priority and Weights\n",
    "\n",
    "```systemverilog\n",
    "// In test or sequence\n",
    "virtual task body();\n",
    "    high_priority_sequence high_seq = high_priority_sequence::type_id::create(\"high_seq\");\n",
    "    low_priority_sequence  low_seq  = low_priority_sequence::type_id::create(\"low_seq\");\n",
    "    \n",
    "    fork\n",
    "        begin\n",
    "            high_seq.set_priority(100);\n",
    "            high_seq.start(my_sequencer);\n",
    "        end\n",
    "        begin\n",
    "            low_seq.set_priority(10);\n",
    "            low_seq.start(my_sequencer);\n",
    "        end\n",
    "    join\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Custom Arbitration\n",
    "\n",
    "```systemverilog\n",
    "class my_custom_sequencer extends uvm_sequencer #(my_sequence_item);\n",
    "    `uvm_component_utils(my_custom_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        set_arbitration(SEQ_ARB_USER);\n",
    "    endfunction\n",
    "    \n",
    "    // Custom arbitration logic\n",
    "    virtual function integer user_priority_arbitration(integer avail_sequences[$]);\n",
    "        // Implement custom logic\n",
    "        // For example: prioritize sequences based on name pattern\n",
    "        foreach(avail_sequences[i]) begin\n",
    "            uvm_sequence_base seq = arb_sequence_q[avail_sequences[i]].sequence_ptr;\n",
    "            if (seq.get_name().match(\"*urgent*\")) begin\n",
    "                return avail_sequences[i];\n",
    "            end\n",
    "        end\n",
    "        // Default to first available\n",
    "        return avail_sequences[0];\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Lock and Grab Mechanisms\n",
    "\n",
    "**Lock**: Exclusive access until explicitly unlocked\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequencer.lock(this);\n",
    "    // Execute multiple items with exclusive access\n",
    "    repeat(5) begin\n",
    "        // Send items...\n",
    "    end\n",
    "    my_sequencer.unlock(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "**Grab**: High-priority temporary access\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequencer.grab(this);\n",
    "    // Send urgent item\n",
    "    my_sequencer.ungrab(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "## Best Practices\n",
    "\n",
    "### Sequence Item Design\n",
    "- Keep sequence items focused on single transactions\n",
    "- Use appropriate constraints for realistic scenarios\n",
    "- Include proper field automation macros\n",
    "- Implement comparison and copy methods when needed\n",
    "\n",
    "### Sequence Organization\n",
    "- Create reusable base sequences\n",
    "- Use virtual sequences for multi-interface coordination\n",
    "- Implement configurable sequences for flexibility\n",
    "- Use proper error handling and logging\n",
    "\n",
    "### Arbitration Strategy\n",
    "- Choose arbitration based on test requirements\n",
    "- Use priorities judiciously to avoid starvation\n",
    "- Consider lock/grab for atomic operations\n",
    "- Monitor arbitration behavior in complex scenarios\n",
    "\n",
    "### Performance Considerations\n",
    "- Avoid unnecessary randomization calls\n",
    "- Use appropriate sequence item pooling\n",
    "- Minimize deep sequence hierarchies\n",
    "- Profile sequence execution for bottlenecks\n",
    "\n",
    "## Summary\n",
    "\n",
    "This chapter covered the fundamental concepts of UVM sequences and sequence items:\n",
    "\n",
    "- **Sequence Items**: The basic transaction units with proper field definitions, constraints, and methods\n",
    "- **Custom Sequence Items**: Protocol-specific implementations with appropriate randomization and constraints\n",
    "- **UVM Sequences**: Stimulus generators that create and manage sequence items\n",
    "- **Virtual Sequences**: Coordination mechanisms for multi-interface test scenarios\n",
    "- **Sequence Arbitration**: Methods for managing concurrent sequence access to sequencers\n",
    "\n",
    "Understanding these concepts is crucial for creating effective UVM testbenches that can generate comprehensive and realistic test scenarios for complex designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f499568b",
   "metadata": {},
   "source": [
    "# Chapter 6: UVM Driver\n",
    "\n",
    "## 6.1 Introduction to UVM Driver\n",
    "\n",
    "The UVM Driver is a critical component in the UVM testbench hierarchy that serves as the bridge between the testbench and the Design Under Test (DUT). It receives transaction objects from the sequencer and converts them into pin-level signals that drive the DUT's interface.\n",
    "\n",
    "### Key Characteristics\n",
    "- Extends `uvm_driver` parameterized class\n",
    "- Active component that generates stimulus\n",
    "- Converts high-level transactions to pin-level activity\n",
    "- Handles timing and protocol requirements\n",
    "- Implements handshaking with sequencer\n",
    "\n",
    "## 6.2 Driver Responsibilities and Structure\n",
    "\n",
    "### Primary Responsibilities\n",
    "\n",
    "1. **Transaction Reception**: Get sequence items from the sequencer\n",
    "2. **Protocol Translation**: Convert transactions to DUT interface signals\n",
    "3. **Timing Management**: Handle clock synchronization and timing requirements\n",
    "4. **Error Handling**: Manage protocol violations and error conditions\n",
    "5. **Response Handling**: Send responses back to sequencer when required\n",
    "\n",
    "### Basic Driver Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  // Component registration macro\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  // Virtual interface handle\n",
    "  virtual my_interface vif;\n",
    "  \n",
    "  // Constructor\n",
    "  function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  // Build phase - get virtual interface\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if(!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "  endfunction\n",
    "  \n",
    "  // Run phase - main driver activity\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  // Drive transaction task\n",
    "  virtual task drive_transaction(my_transaction trans);\n",
    "    // Implementation specific to protocol\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Driver Inheritance Hierarchy\n",
    "\n",
    "```\n",
    "uvm_component\n",
    "    └── uvm_driver #(REQ, RSP)\n",
    "            └── my_driver\n",
    "```\n",
    "\n",
    "## 6.3 Interfacing with DUT\n",
    "\n",
    "### Virtual Interface Usage\n",
    "\n",
    "The driver communicates with the DUT through a virtual interface, which provides a stable reference to the actual interface signals.\n",
    "\n",
    "```systemverilog\n",
    "// Interface definition\n",
    "interface my_bus_if(input bit clk);\n",
    "  logic [31:0] data;\n",
    "  logic [7:0]  addr;\n",
    "  logic        valid;\n",
    "  logic        ready;\n",
    "  logic        reset_n;\n",
    "  \n",
    "  // Clocking blocks for synchronous operation\n",
    "  clocking driver_cb @(posedge clk);\n",
    "    output data, addr, valid;\n",
    "    input  ready;\n",
    "  endclocking\n",
    "  \n",
    "  clocking monitor_cb @(posedge clk);\n",
    "    input data, addr, valid, ready;\n",
    "  endclocking\n",
    "  \n",
    "  modport driver_mp  (clocking driver_cb, input clk, reset_n);\n",
    "  modport monitor_mp (clocking monitor_cb, input clk, reset_n);\n",
    "endinterface\n",
    "```\n",
    "\n",
    "### Signal Driving Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Method 1: Direct signal assignment\n",
    "task drive_direct();\n",
    "  vif.data  = trans.data;\n",
    "  vif.addr  = trans.addr;\n",
    "  vif.valid = 1'b1;\n",
    "  @(posedge vif.clk);\n",
    "  vif.valid = 1'b0;\n",
    "endtask\n",
    "\n",
    "// Method 2: Using clocking blocks (recommended)\n",
    "task drive_with_clocking();\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  @(vif.driver_cb);\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "\n",
    "// Method 3: Non-blocking with timing control\n",
    "task drive_nonblocking();\n",
    "  fork\n",
    "    begin\n",
    "      vif.driver_cb.data  <= trans.data;\n",
    "      vif.driver_cb.addr  <= trans.addr;\n",
    "    end\n",
    "    begin\n",
    "      vif.driver_cb.valid <= 1'b1;\n",
    "      repeat(trans.duration) @(vif.driver_cb);\n",
    "      vif.driver_cb.valid <= 1'b0;\n",
    "    end\n",
    "  join\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.4 Getting Items from Sequencer\n",
    "\n",
    "### seq_item_port Methods\n",
    "\n",
    "The driver uses the `seq_item_port` to communicate with the sequencer through several methods:\n",
    "\n",
    "#### get_next_item() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Get next item from sequencer\n",
    "    seq_item_port.get_next_item(req);\n",
    "    \n",
    "    // Process the transaction\n",
    "    drive_transaction(req);\n",
    "    \n",
    "    // Signal completion\n",
    "    seq_item_port.item_done();\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "#### try_next_item() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Non-blocking get\n",
    "    seq_item_port.try_next_item(req);\n",
    "    \n",
    "    if (req != null) begin\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end else begin\n",
    "      // No item available, wait or do idle activity\n",
    "      drive_idle();\n",
    "    end\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "#### get() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Alternative method\n",
    "    seq_item_port.get(req);\n",
    "    drive_transaction(req);\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Advanced Item Handling\n",
    "\n",
    "```systemverilog\n",
    "class advanced_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  my_transaction req_queue[$];\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "      // Item collection thread\n",
    "      forever begin\n",
    "        seq_item_port.get_next_item(req);\n",
    "        req_queue.push_back(req);\n",
    "        seq_item_port.item_done();\n",
    "      end\n",
    "      \n",
    "      // Item processing thread\n",
    "      forever begin\n",
    "        wait(req_queue.size() > 0);\n",
    "        req = req_queue.pop_front();\n",
    "        drive_transaction(req);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.5 Handshaking Protocols\n",
    "\n",
    "### Basic Handshaking\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_handshake(my_transaction trans);\n",
    "  // Setup phase\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  \n",
    "  // Wait for acknowledgment\n",
    "  do begin\n",
    "    @(vif.driver_cb);\n",
    "  end while (!vif.driver_cb.ready);\n",
    "  \n",
    "  // Completion phase\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "  \n",
    "  `uvm_info(get_type_name(), \n",
    "    $sformatf(\"Transaction completed: addr=0x%0h, data=0x%0h\", \n",
    "              trans.addr, trans.data), UVM_MEDIUM)\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Advanced Handshaking with Timeout\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_timeout(my_transaction trans);\n",
    "  int timeout_count = 0;\n",
    "  \n",
    "  // Setup transaction\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  \n",
    "  // Wait with timeout\n",
    "  fork\n",
    "    begin\n",
    "      // Wait for ready\n",
    "      while (!vif.driver_cb.ready) begin\n",
    "        @(vif.driver_cb);\n",
    "      end\n",
    "    end\n",
    "    begin\n",
    "      // Timeout thread\n",
    "      repeat(trans.timeout_cycles) @(vif.driver_cb);\n",
    "      `uvm_error(get_type_name(), \"Transaction timeout\")\n",
    "    end\n",
    "  join_any\n",
    "  disable fork;\n",
    "  \n",
    "  // Complete transaction\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pipeline Handshaking\n",
    "\n",
    "```systemverilog\n",
    "task drive_pipelined();\n",
    "  my_transaction pending_trans[$];\n",
    "  \n",
    "  forever begin\n",
    "    fork\n",
    "      // Start new transaction\n",
    "      begin\n",
    "        seq_item_port.get_next_item(req);\n",
    "        pending_trans.push_back(req);\n",
    "        \n",
    "        vif.driver_cb.data  <= req.data;\n",
    "        vif.driver_cb.addr  <= req.addr;\n",
    "        vif.driver_cb.valid <= 1'b1;\n",
    "        @(vif.driver_cb);\n",
    "      end\n",
    "      \n",
    "      // Complete previous transactions\n",
    "      begin\n",
    "        if (vif.driver_cb.ready && pending_trans.size() > 0) begin\n",
    "          my_transaction completed = pending_trans.pop_front();\n",
    "          seq_item_port.item_done(completed);\n",
    "        end\n",
    "      end\n",
    "    join\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.6 Error Handling\n",
    "\n",
    "### Protocol Error Detection\n",
    "\n",
    "```systemverilog\n",
    "class robust_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  bit error_injection_mode = 0;\n",
    "  \n",
    "  task drive_transaction(my_transaction trans);\n",
    "    \n",
    "    // Pre-drive validation\n",
    "    if (!validate_transaction(trans)) begin\n",
    "      `uvm_error(get_type_name(), \"Invalid transaction received\")\n",
    "      seq_item_port.item_done();\n",
    "      return;\n",
    "    end\n",
    "    \n",
    "    // Error injection for testing\n",
    "    if (error_injection_mode && $urandom_range(100) < 10) begin\n",
    "      inject_protocol_error(trans);\n",
    "    end else begin\n",
    "      drive_normal_transaction(trans);\n",
    "    end\n",
    "    \n",
    "  endtask\n",
    "  \n",
    "  function bit validate_transaction(my_transaction trans);\n",
    "    if (trans.addr > MAX_ADDR) begin\n",
    "      `uvm_error(get_type_name(), \n",
    "        $sformatf(\"Address out of range: 0x%0h\", trans.addr))\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    if (trans.data_size == 0) begin\n",
    "      `uvm_error(get_type_name(), \"Zero data size not allowed\")\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    return 1;\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Reset Handling\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  fork\n",
    "    // Main driving thread\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      if (in_reset) begin\n",
    "        // Handle reset condition\n",
    "        handle_reset_during_transaction(req);\n",
    "      end else begin\n",
    "        drive_transaction(req);\n",
    "      end\n",
    "      \n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "    \n",
    "    // Reset monitoring thread\n",
    "    forever begin\n",
    "      @(negedge vif.reset_n);\n",
    "      in_reset = 1;\n",
    "      reset_interface();\n",
    "      \n",
    "      @(posedge vif.reset_n);\n",
    "      in_reset = 0;\n",
    "      initialize_interface();\n",
    "    end\n",
    "  join\n",
    "endtask\n",
    "\n",
    "task reset_interface();\n",
    "  `uvm_info(get_type_name(), \"Resetting interface signals\", UVM_MEDIUM)\n",
    "  \n",
    "  vif.driver_cb.data  <= 'x;\n",
    "  vif.driver_cb.addr  <= 'x;\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Error Recovery Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_retry(my_transaction trans);\n",
    "  int retry_count = 0;\n",
    "  bit success = 0;\n",
    "  \n",
    "  while (!success && retry_count < MAX_RETRIES) begin\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        drive_transaction_attempt(trans);\n",
    "        success = 1;\n",
    "      end\n",
    "      begin\n",
    "        // Error detection\n",
    "        @(posedge vif.error_signal);\n",
    "        `uvm_warning(get_type_name(), \n",
    "          $sformatf(\"Error detected during transaction, retry %0d\", \n",
    "                    retry_count + 1))\n",
    "        success = 0;\n",
    "      end\n",
    "    join_any\n",
    "    disable fork;\n",
    "    \n",
    "    if (!success) begin\n",
    "      retry_count++;\n",
    "      recover_from_error();\n",
    "      #(RETRY_DELAY);\n",
    "    end\n",
    "  end\n",
    "  \n",
    "  if (!success) begin\n",
    "    `uvm_error(get_type_name(), \n",
    "      $sformatf(\"Transaction failed after %0d retries\", MAX_RETRIES))\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.7 Response Handling\n",
    "\n",
    "### Bidirectional Communication\n",
    "\n",
    "```systemverilog\n",
    "class response_driver extends uvm_driver #(my_request, my_response);\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      // Get request\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      // Drive request and get response\n",
    "      drive_request_get_response(req, rsp);\n",
    "      \n",
    "      // Send response back\n",
    "      seq_item_port.item_done(rsp);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task drive_request_get_response(my_request req, ref my_response rsp);\n",
    "    \n",
    "    // Drive request\n",
    "    vif.driver_cb.addr <= req.addr;\n",
    "    vif.driver_cb.cmd  <= req.cmd;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    // Wait for response\n",
    "    do @(vif.driver_cb); \n",
    "    while (!vif.driver_cb.ready);\n",
    "    \n",
    "    // Capture response\n",
    "    rsp = my_response::type_id::create(\"rsp\");\n",
    "    rsp.data = vif.driver_cb.rdata;\n",
    "    rsp.status = vif.driver_cb.status;\n",
    "    rsp.set_id_info(req);\n",
    "    \n",
    "    // Complete handshake\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    \n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.8 Complete Driver Examples\n",
    "\n",
    "### Memory Interface Driver\n",
    "\n",
    "```systemverilog\n",
    "class memory_driver extends uvm_driver #(memory_transaction);\n",
    "  `uvm_component_utils(memory_driver)\n",
    "  \n",
    "  virtual memory_interface vif;\n",
    "  bit in_reset = 0;\n",
    "  \n",
    "  function new(string name = \"memory_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if(!uvm_config_db#(virtual memory_interface)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Cannot get virtual interface\")\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "      drive_transactions();\n",
    "      monitor_reset();\n",
    "    join\n",
    "  endtask\n",
    "  \n",
    "  task drive_transactions();\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      if (!in_reset) begin\n",
    "        case (req.trans_type)\n",
    "          WRITE: drive_write(req);\n",
    "          READ:  drive_read(req);\n",
    "          IDLE:  drive_idle(req);\n",
    "        endcase\n",
    "      end else begin\n",
    "        `uvm_info(get_type_name(), \"Skipping transaction due to reset\", UVM_HIGH)\n",
    "      end\n",
    "      \n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task drive_write(memory_transaction trans);\n",
    "    vif.driver_cb.addr  <= trans.addr;\n",
    "    vif.driver_cb.wdata <= trans.data;\n",
    "    vif.driver_cb.we    <= 1'b1;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    @(vif.driver_cb iff vif.driver_cb.ready);\n",
    "    \n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    vif.driver_cb.we    <= 1'b0;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "      $sformatf(\"Write completed: addr=0x%0h, data=0x%0h\", \n",
    "                trans.addr, trans.data), UVM_HIGH)\n",
    "  endtask\n",
    "  \n",
    "  task drive_read(memory_transaction trans);\n",
    "    vif.driver_cb.addr  <= trans.addr;\n",
    "    vif.driver_cb.re    <= 1'b1;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    @(vif.driver_cb iff vif.driver_cb.ready);\n",
    "    \n",
    "    trans.data = vif.driver_cb.rdata;\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    vif.driver_cb.re    <= 1'b0;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "      $sformatf(\"Read completed: addr=0x%0h, data=0x%0h\", \n",
    "                trans.addr, trans.data), UVM_HIGH)\n",
    "  endtask\n",
    "  \n",
    "  task monitor_reset();\n",
    "    forever begin\n",
    "      @(negedge vif.reset_n);\n",
    "      in_reset = 1;\n",
    "      reset_signals();\n",
    "      \n",
    "      @(posedge vif.reset_n);\n",
    "      in_reset = 0;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task reset_signals();\n",
    "    vif.addr  <= 'h0;\n",
    "    vif.wdata <= 'h0;\n",
    "    vif.we    <= 1'b0;\n",
    "    vif.re    <= 1'b0;\n",
    "    vif.valid <= 1'b0;\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.9 Best Practices and Common Pitfalls\n",
    "\n",
    "### Best Practices\n",
    "\n",
    "1. **Use Clocking Blocks**: Always use clocking blocks for synchronous designs to avoid race conditions\n",
    "2. **Validate Transactions**: Check transaction validity before driving\n",
    "3. **Handle Reset Properly**: Implement robust reset handling\n",
    "4. **Implement Timeouts**: Prevent infinite waits with timeout mechanisms\n",
    "5. **Use Proper Messaging**: Provide informative debug messages\n",
    "6. **Separate Concerns**: Keep protocol logic separate from transaction handling\n",
    "\n",
    "### Common Pitfalls\n",
    "\n",
    "1. **Race Conditions**: Not using clocking blocks or proper synchronization\n",
    "2. **Blocking Operations**: Using blocking assignments where non-blocking are needed\n",
    "3. **Missing item_done()**: Forgetting to call item_done() causing sequencer hangs\n",
    "4. **Reset Handling**: Not properly handling reset during active transactions\n",
    "5. **Resource Leaks**: Not properly managing transaction objects\n",
    "\n",
    "### Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "// Efficient driver with minimal overhead\n",
    "class optimized_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  // Pre-allocated response object\n",
    "  my_transaction rsp;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    rsp = my_transaction::type_id::create(\"rsp\");\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      // Reuse response object\n",
    "      rsp.copy(req);\n",
    "      drive_optimized(rsp);\n",
    "      \n",
    "      seq_item_port.item_done(rsp);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "This comprehensive guide covers all aspects of UVM drivers, from basic structure to advanced error handling and optimization techniques. The driver serves as the crucial link between abstract test sequences and the physical DUT interface, making proper implementation essential for effective verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f412d873",
   "metadata": {},
   "source": [
    "# Chapter 7: UVM Monitor\n",
    "\n",
    "## Table of Contents\n",
    "1. [Introduction to UVM Monitor](#introduction)\n",
    "2. [Monitor Functionality and Purpose](#functionality)\n",
    "3. [Basic Monitor Structure](#structure)\n",
    "4. [Collecting Transactions from DUT](#collecting)\n",
    "5. [Analysis Ports and Exports](#analysis-ports)\n",
    "6. [Coverage Collection](#coverage)\n",
    "7. [Protocol Checking](#protocol-checking)\n",
    "8. [Advanced Monitor Techniques](#advanced)\n",
    "9. [Best Practices](#best-practices)\n",
    "10. [Common Pitfalls](#pitfalls)\n",
    "\n",
    "## 1. Introduction to UVM Monitor {#introduction}\n",
    "\n",
    "The UVM Monitor is a passive component that observes the Design Under Test (DUT) interface signals and reconstructs transactions without driving any signals. It serves as the \"eyes\" of the testbench, providing visibility into what's happening on the DUT interfaces.\n",
    "\n",
    "### Key Characteristics:\n",
    "- **Passive**: Never drives signals, only observes\n",
    "- **Reconstruction**: Converts pin-level activity to transaction-level objects\n",
    "- **Analysis**: Provides data for coverage, checking, and scoreboards\n",
    "- **Reusable**: Can be used across different test environments\n",
    "\n",
    "## 2. Monitor Functionality and Purpose {#functionality}\n",
    "\n",
    "### Primary Functions:\n",
    "\n",
    "#### 2.1 Transaction Reconstruction\n",
    "The monitor's primary job is to watch interface signals and reconstruct high-level transactions:\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    // Virtual interface handle\n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    // Analysis port for broadcasting transactions\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for transaction start\n",
    "            wait_for_transaction_start();\n",
    "            \n",
    "            // Create and populate transaction\n",
    "            trans = my_transaction::type_id::create(\"trans\");\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Broadcast transaction\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 2.2 Interface Monitoring\n",
    "Monitors observe specific interface protocols:\n",
    "\n",
    "```systemverilog\n",
    "// Example: AXI4 Read Monitor\n",
    "class axi4_read_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(axi4_read_monitor)\n",
    "    \n",
    "    virtual axi4_interface vif;\n",
    "    uvm_analysis_port #(axi4_read_transaction) ap;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        axi4_read_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Monitor read address phase\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.arvalid && vif.arready) begin\n",
    "                trans = axi4_read_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect address phase\n",
    "                trans.addr = vif.araddr;\n",
    "                trans.id = vif.arid;\n",
    "                trans.len = vif.arlen;\n",
    "                trans.size = vif.arsize;\n",
    "                trans.burst = vif.arburst;\n",
    "                \n",
    "                // Wait for and collect data phase\n",
    "                collect_read_data(trans);\n",
    "                \n",
    "                // Broadcast completed transaction\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_read_data(axi4_read_transaction trans);\n",
    "        int beat_count = 0;\n",
    "        \n",
    "        do begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.rvalid && vif.rready && vif.rid == trans.id) begin\n",
    "                trans.data.push_back(vif.rdata);\n",
    "                trans.resp.push_back(vif.rresp);\n",
    "                beat_count++;\n",
    "            end\n",
    "        end while (!vif.rlast || beat_count <= trans.len);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3. Basic Monitor Structure {#structure}\n",
    "\n",
    "### 3.1 Standard Monitor Template\n",
    "\n",
    "```systemverilog\n",
    "class base_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(base_monitor)\n",
    "    \n",
    "    // Configuration object\n",
    "    agent_config cfg;\n",
    "    \n",
    "    // Virtual interface\n",
    "    virtual interface_type vif;\n",
    "    \n",
    "    // Analysis port\n",
    "    uvm_analysis_port #(transaction_type) ap;\n",
    "    \n",
    "    // Internal variables\n",
    "    protected transaction_type current_trans;\n",
    "    protected bit monitor_enable = 1;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(agent_config)::get(this, \"\", \"cfg\", cfg)) begin\n",
    "            `uvm_fatal(\"NOCFG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Get virtual interface\n",
    "        if (!uvm_config_db#(virtual interface_type)::get(this, \"\", \"vif\", vif)) begin\n",
    "            `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        if (cfg.is_active == UVM_ACTIVE && monitor_enable) begin\n",
    "            monitor_transactions();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        // To be implemented by derived classes\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3.2 Monitor with Reset Handling\n",
    "\n",
    "```systemverilog\n",
    "class reset_aware_monitor extends base_monitor;\n",
    "    `uvm_component_utils(reset_aware_monitor)\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_reset();\n",
    "            monitor_transactions();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_reset();\n",
    "        forever begin\n",
    "            @(negedge vif.reset_n);\n",
    "            `uvm_info(\"RESET\", \"Reset detected - flushing transactions\", UVM_LOW)\n",
    "            \n",
    "            // Handle reset - flush incomplete transactions\n",
    "            if (current_trans != null) begin\n",
    "                current_trans.status = RESET_ABORT;\n",
    "                ap.write(current_trans);\n",
    "                current_trans = null;\n",
    "            end\n",
    "            \n",
    "            @(posedge vif.reset_n);\n",
    "            `uvm_info(\"RESET\", \"Reset released\", UVM_LOW)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 4. Collecting Transactions from DUT {#collecting}\n",
    "\n",
    "### 4.1 Simple Handshake Protocol\n",
    "\n",
    "```systemverilog\n",
    "class handshake_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(handshake_monitor)\n",
    "    \n",
    "    virtual handshake_if vif;\n",
    "    uvm_analysis_port #(handshake_transaction) ap;\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        handshake_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for valid signal\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid) begin\n",
    "                trans = handshake_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Capture data immediately\n",
    "                trans.data = vif.data;\n",
    "                trans.addr = vif.addr;\n",
    "                trans.cmd = vif.cmd;\n",
    "                trans.start_time = $time;\n",
    "                \n",
    "                // Wait for ready (handshake completion)\n",
    "                while (!vif.ready) begin\n",
    "                    @(posedge vif.clk);\n",
    "                end\n",
    "                \n",
    "                trans.end_time = $time;\n",
    "                trans.latency = trans.end_time - trans.start_time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Collected transaction: %s\", \n",
    "                         trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.2 Pipelined Protocol Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class pipelined_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(pipelined_monitor)\n",
    "    \n",
    "    virtual pipelined_if vif;\n",
    "    uvm_analysis_port #(pipelined_transaction) ap;\n",
    "    \n",
    "    // Queue to track outstanding transactions\n",
    "    pipelined_transaction pending_trans[$];\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        fork\n",
    "            monitor_requests();\n",
    "            monitor_responses();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_requests();\n",
    "        pipelined_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.req_valid && vif.req_ready) begin\n",
    "                trans = pipelined_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect request phase\n",
    "                trans.addr = vif.req_addr;\n",
    "                trans.data = vif.req_data;\n",
    "                trans.cmd = vif.req_cmd;\n",
    "                trans.id = vif.req_id;\n",
    "                trans.req_time = $time;\n",
    "                \n",
    "                // Add to pending queue\n",
    "                pending_trans.push_back(trans);\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Request collected: ID=%0h\", \n",
    "                         trans.id), UVM_HIGH)\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_responses();\n",
    "        pipelined_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.resp_valid && vif.resp_ready) begin\n",
    "                // Find matching request\n",
    "                foreach (pending_trans[i]) begin\n",
    "                    if (pending_trans[i].id == vif.resp_id) begin\n",
    "                        trans = pending_trans[i];\n",
    "                        pending_trans.delete(i);\n",
    "                        break;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                if (trans == null) begin\n",
    "                    `uvm_error(\"MON\", $sformatf(\"No matching request for response ID=%0h\", \n",
    "                              vif.resp_id))\n",
    "                    continue;\n",
    "                end\n",
    "                \n",
    "                // Complete transaction\n",
    "                trans.resp_data = vif.resp_data;\n",
    "                trans.status = vif.resp_status;\n",
    "                trans.resp_time = $time;\n",
    "                trans.latency = trans.resp_time - trans.req_time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Transaction completed: %s\", \n",
    "                         trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.3 Burst Transaction Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class burst_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(burst_monitor)\n",
    "    \n",
    "    virtual burst_if vif;\n",
    "    uvm_analysis_port #(burst_transaction) ap;\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        burst_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.start_burst) begin\n",
    "                trans = burst_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect burst header\n",
    "                trans.addr = vif.addr;\n",
    "                trans.length = vif.burst_length;\n",
    "                trans.burst_type = vif.burst_type;\n",
    "                trans.start_time = $time;\n",
    "                \n",
    "                // Collect data beats\n",
    "                collect_burst_data(trans);\n",
    "                \n",
    "                trans.end_time = $time;\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_burst_data(burst_transaction trans);\n",
    "        int beat_count = 0;\n",
    "        \n",
    "        trans.data = new[trans.length];\n",
    "        \n",
    "        while (beat_count < trans.length) begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.data_valid) begin\n",
    "                trans.data[beat_count] = vif.data;\n",
    "                beat_count++;\n",
    "                \n",
    "                if (vif.data_error) begin\n",
    "                    trans.error_beats.push_back(beat_count - 1);\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5. Analysis Ports and Exports {#analysis-ports}\n",
    "\n",
    "### 5.1 Basic Analysis Port Usage\n",
    "\n",
    "```systemverilog\n",
    "class monitor_with_analysis extends uvm_monitor;\n",
    "    `uvm_component_utils(monitor_with_analysis)\n",
    "    \n",
    "    // Multiple analysis ports for different purposes\n",
    "    uvm_analysis_port #(my_transaction) transaction_ap;\n",
    "    uvm_analysis_port #(my_transaction) coverage_ap;\n",
    "    uvm_analysis_port #(my_transaction) checker_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        transaction_ap = new(\"transaction_ap\", this);\n",
    "        coverage_ap = new(\"coverage_ap\", this);\n",
    "        checker_ap = new(\"checker_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Broadcast to all subscribers\n",
    "            transaction_ap.write(trans);\n",
    "            \n",
    "            // Send to coverage collector\n",
    "            if (trans.collect_coverage) begin\n",
    "                coverage_ap.write(trans);\n",
    "            end\n",
    "            \n",
    "            // Send to protocol checker\n",
    "            if (trans.enable_checking) begin\n",
    "                checker_ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.2 Filtered Analysis Ports\n",
    "\n",
    "```systemverilog\n",
    "class filtered_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(filtered_monitor)\n",
    "    \n",
    "    uvm_analysis_port #(read_transaction) read_ap;\n",
    "    uvm_analysis_port #(write_transaction) write_ap;\n",
    "    uvm_analysis_port #(my_transaction) all_trans_ap;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Send to appropriate analysis port based on transaction type\n",
    "            case (trans.trans_type)\n",
    "                READ: begin\n",
    "                    read_transaction read_trans;\n",
    "                    $cast(read_trans, trans);\n",
    "                    read_ap.write(read_trans);\n",
    "                end\n",
    "                WRITE: begin\n",
    "                    write_transaction write_trans;\n",
    "                    $cast(write_trans, trans);\n",
    "                    write_ap.write(write_trans);\n",
    "                end\n",
    "            endcase\n",
    "            \n",
    "            // Always send to general port\n",
    "            all_trans_ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.3 Analysis Export Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Monitor that can be connected via exports\n",
    "class exportable_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(exportable_monitor)\n",
    "    \n",
    "    uvm_analysis_export #(stimulus_transaction) stimulus_export;\n",
    "    uvm_analysis_port #(response_transaction) response_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        stimulus_export = new(\"stimulus_export\", this);\n",
    "        response_ap = new(\"response_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        // Connect export to internal analysis imp\n",
    "        stimulus_export.connect(stimulus_analysis_imp);\n",
    "    endfunction\n",
    "    \n",
    "    // Analysis implementation for receiving stimulus\n",
    "    uvm_analysis_imp #(stimulus_transaction, exportable_monitor) stimulus_analysis_imp;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        stimulus_analysis_imp = new(\"stimulus_analysis_imp\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(stimulus_transaction trans);\n",
    "        // Process received stimulus and generate response\n",
    "        response_transaction resp = generate_response(trans);\n",
    "        response_ap.write(resp);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6. Coverage Collection {#coverage}\n",
    "\n",
    "### 6.1 Embedded Coverage in Monitor\n",
    "\n",
    "```systemverilog\n",
    "class coverage_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(coverage_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    // Coverage groups\n",
    "    covergroup transaction_cg;\n",
    "        addr_cp: coverpoint current_trans.addr {\n",
    "            bins low_addr = {[0:255]};\n",
    "            bins mid_addr = {[256:511]};\n",
    "            bins high_addr = {[512:1023]};\n",
    "        }\n",
    "        \n",
    "        cmd_cp: coverpoint current_trans.cmd {\n",
    "            bins read_cmd = {READ};\n",
    "            bins write_cmd = {WRITE};\n",
    "            bins nop_cmd = {NOP};\n",
    "        }\n",
    "        \n",
    "        size_cp: coverpoint current_trans.size {\n",
    "            bins byte_size = {1};\n",
    "            bins word_size = {4};\n",
    "            bins dword_size = {8};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage\n",
    "        addr_cmd_cross: cross addr_cp, cmd_cp;\n",
    "        \n",
    "        option.per_instance = 1;\n",
    "    endgroup\n",
    "    \n",
    "    covergroup protocol_cg @(posedge vif.clk);\n",
    "        valid_ready_cp: coverpoint {vif.valid, vif.ready} {\n",
    "            bins valid_not_ready = {2'b10};\n",
    "            bins valid_and_ready = {2'b11};\n",
    "            bins not_valid = {2'b0x};\n",
    "        }\n",
    "        \n",
    "        back_to_back: coverpoint vif.valid {\n",
    "            bins back_to_back_valid = (1 => 1);\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    my_transaction current_trans;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "        transaction_cg = new();\n",
    "        protocol_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            collect_transaction(current_trans);\n",
    "            \n",
    "            // Sample transaction coverage\n",
    "            transaction_cg.sample();\n",
    "            \n",
    "            ap.write(current_trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"COV\", $sformatf(\"Transaction coverage: %0.2f%%\", \n",
    "                 transaction_cg.get_coverage()), UVM_LOW)\n",
    "        `uvm_info(\"COV\", $sformatf(\"Protocol coverage: %0.2f%%\", \n",
    "                 protocol_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.2 Separate Coverage Collector\n",
    "\n",
    "```systemverilog\n",
    "class coverage_collector extends uvm_subscriber #(my_transaction);\n",
    "    `uvm_component_utils(coverage_collector)\n",
    "    \n",
    "    covergroup functional_cg;\n",
    "        addr_cp: coverpoint trans.addr {\n",
    "            bins addr_ranges[] = {[0:63], [64:127], [128:255]};\n",
    "        }\n",
    "        \n",
    "        data_cp: coverpoint trans.data {\n",
    "            bins data_patterns[] = {32'h00000000, 32'hFFFFFFFF, 32'hAAAAAAAA};\n",
    "        }\n",
    "        \n",
    "        latency_cp: coverpoint trans.latency {\n",
    "            bins low_latency = {[1:5]};\n",
    "            bins med_latency = {[6:15]};\n",
    "            bins high_latency = {[16:50]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    my_transaction trans;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        functional_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        trans = t;\n",
    "        functional_cg.sample();\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.3 Temporal Coverage\n",
    "\n",
    "```systemverilog\n",
    "class temporal_coverage_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(temporal_coverage_monitor)\n",
    "    \n",
    "    // Sequence tracking\n",
    "    typedef enum {IDLE, REQ, WAIT, RESP} state_t;\n",
    "    state_t current_state = IDLE;\n",
    "    \n",
    "    covergroup sequence_cg @(posedge vif.clk);\n",
    "        state_cp: coverpoint current_state;\n",
    "        \n",
    "        state_transition: coverpoint current_state {\n",
    "            bins idle_to_req = (IDLE => REQ);\n",
    "            bins req_to_wait = (REQ => WAIT);\n",
    "            bins wait_to_resp = (WAIT => RESP);\n",
    "            bins resp_to_idle = (RESP => IDLE);\n",
    "            \n",
    "            // Invalid transitions\n",
    "            illegal_bins invalid = (IDLE => WAIT), (IDLE => RESP), \n",
    "                                  (REQ => IDLE), (WAIT => REQ);\n",
    "        }\n",
    "        \n",
    "        option.per_instance = 1;\n",
    "    endgroup\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        sequence_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            update_state();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void update_state();\n",
    "        case (current_state)\n",
    "            IDLE: if (vif.req_valid) current_state = REQ;\n",
    "            REQ: if (vif.req_ready) current_state = WAIT;\n",
    "            WAIT: if (vif.resp_valid) current_state = RESP;\n",
    "            RESP: if (vif.resp_ready) current_state = IDLE;\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 7. Protocol Checking {#protocol-checking}\n",
    "\n",
    "### 7.1 Basic Protocol Assertions\n",
    "\n",
    "```systemverilog\n",
    "class protocol_checker_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(protocol_checker_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    // Protocol checking flags\n",
    "    bit enable_protocol_checks = 1;\n",
    "    bit enable_timing_checks = 1;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_protocol_checks) protocol_checks();\n",
    "            if (enable_timing_checks) timing_checks();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task protocol_checks();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: Valid should not be X or Z\n",
    "            if (vif.valid === 1'bx || vif.valid === 1'bz) begin\n",
    "                `uvm_error(\"PROTOCOL\", \"Valid signal is X or Z\")\n",
    "            end\n",
    "            \n",
    "            // Check: When valid is asserted, data should be stable\n",
    "            if (vif.valid && !vif.ready) begin\n",
    "                @(posedge vif.clk);\n",
    "                if (vif.valid) begin\n",
    "                    assert (vif.data === $past(vif.data)) else\n",
    "                        `uvm_error(\"PROTOCOL\", \"Data changed while valid and not ready\")\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Ready should not be asserted when valid is low\n",
    "            if (!vif.valid && vif.ready) begin\n",
    "                `uvm_warning(\"PROTOCOL\", \"Ready asserted when valid is low\")\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task timing_checks();\n",
    "        int valid_assert_time;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.valid);\n",
    "            valid_assert_time = $time;\n",
    "            \n",
    "            // Check maximum response time\n",
    "            fork\n",
    "                begin\n",
    "                    @(posedge vif.ready);\n",
    "                    int response_time = $time - valid_assert_time;\n",
    "                    if (response_time > MAX_RESPONSE_TIME) begin\n",
    "                        `uvm_error(\"TIMING\", $sformatf(\n",
    "                            \"Response time %0d exceeds maximum %0d\", \n",
    "                            response_time, MAX_RESPONSE_TIME))\n",
    "                    end\n",
    "                end\n",
    "                begin\n",
    "                    #MAX_RESPONSE_TIME;\n",
    "                    if (vif.valid && !vif.ready) begin\n",
    "                        `uvm_error(\"TIMING\", \"Ready timeout\")\n",
    "                    end\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 7.2 Advanced Protocol Checking\n",
    "\n",
    "```systemverilog\n",
    "class advanced_protocol_checker extends uvm_monitor;\n",
    "    `uvm_component_utils(advanced_protocol_checker)\n",
    "    \n",
    "    // Transaction tracking\n",
    "    my_transaction outstanding_trans[$];\n",
    "    int max_outstanding = 8;\n",
    "    \n",
    "    // Protocol state tracking\n",
    "    typedef enum {RESET, IDLE, ACTIVE, ERROR} protocol_state_t;\n",
    "    protocol_state_t current_state = RESET;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            check_outstanding_limit();\n",
    "            check_protocol_state();\n",
    "            check_data_integrity();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_outstanding_limit();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (outstanding_trans.size() > max_outstanding) begin\n",
    "                `uvm_error(\"PROTOCOL\", $sformatf(\n",
    "                    \"Too many outstanding transactions: %0d > %0d\",\n",
    "                    outstanding_trans.size(), max_outstanding))\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_protocol_state();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (current_state)\n",
    "                RESET: begin\n",
    "                    if (!vif.reset_n) begin\n",
    "                        // Check all signals are in reset state\n",
    "                        if (vif.valid !== 1'b0) begin\n",
    "                            `uvm_error(\"PROTOCOL\", \"Valid not low during reset\")\n",
    "                        end\n",
    "                    end else begin\n",
    "                        current_state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                IDLE: begin\n",
    "                    if (vif.valid) current_state = ACTIVE;\n",
    "                end\n",
    "                \n",
    "                ACTIVE: begin\n",
    "                    if (vif.error) begin\n",
    "                        current_state = ERROR;\n",
    "                        `uvm_error(\"PROTOCOL\", \"Protocol error detected\")\n",
    "                    end else if (!vif.valid) begin\n",
    "                        current_state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                ERROR: begin\n",
    "                    // Recovery mechanism\n",
    "                    if (vif.error_clear) begin\n",
    "                        current_state = IDLE;\n",
    "                        `uvm_info(\"PROTOCOL\", \"Error state cleared\", UVM_LOW)\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_data_integrity();\n",
    "        forever begin\n",
    "            my_transaction trans;\n",
    "            \n",
    "            // Wait for transaction completion\n",
    "            wait_for_transaction(trans);\n",
    "            \n",
    "            // Verify checksums, parity, etc.\n",
    "            if (!verify_data_integrity(trans)) begin\n",
    "                `uvm_error(\"DATA\", $sformatf(\n",
    "                    \"Data integrity check failed for transaction: %s\",\n",
    "                    trans.sprint()))\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit verify_data_integrity(my_transaction trans);\n",
    "        // Implement specific integrity checks\n",
    "        bit [7:0] calculated_checksum = 0;\n",
    "        \n",
    "        foreach (trans.data[i]) begin\n",
    "            calculated_checksum ^= trans.data[i];\n",
    "        end\n",
    "        \n",
    "        return (calculated_checksum == trans.checksum);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 7.3 Sequence-Based Protocol Checking\n",
    "\n",
    "```systemverilog\n",
    "class sequence_protocol_checker extends uvm_monitor;\n",
    "    `uvm_component_utils(sequence_protocol_checker)\n",
    "    \n",
    "    // Expected sequence patterns\n",
    "    typedef enum {CMD_IDLE, CMD_SETUP, CMD_EXECUTE, CMD_COMPLETE} cmd_phase_t;\n",
    "    cmd_phase_t expected_phase = CMD_IDLE;\n",
    "    \n",
    "    // Sequence tracking\n",
    "    my_transaction current_sequence[$];\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_command_sequence();\n",
    "            check_sequence_validity();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_command_sequence();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (expected_phase)\n",
    "                CMD_IDLE: begin\n",
    "                    if (vif.cmd_start) begin\n",
    "                        expected_phase = CMD_SETUP;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence started\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_SETUP: begin\n",
    "                    if (vif.setup_complete) begin\n",
    "                        expected_phase = CMD_EXECUTE;\n",
    "                    end else if (vif.cmd_abort) begin\n",
    "                        expected_phase = CMD_IDLE;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence aborted\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_EXECUTE: begin\n",
    "                    if (vif.execute_done) begin\n",
    "                        expected_phase = CMD_COMPLETE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_COMPLETE: begin\n",
    "                    if (vif.cmd_ack) begin\n",
    "                        expected_phase = CMD_IDLE;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence completed\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "            \n",
    "            // Check for invalid state transitions\n",
    "            check_invalid_transitions();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void check_invalid_transitions();\n",
    "        // Check for signals that shouldn't be asserted in current phase\n",
    "        case (expected_phase)\n",
    "            CMD_IDLE: begin\n",
    "                if (vif.setup_complete || vif.execute_done || vif.cmd_ack) begin\n",
    "                    `uvm_error(\"SEQ\", $sformatf(\n",
    "                        \"Invalid signal asserted in IDLE phase: setup_complete=%b, execute_done=%b, cmd_ack=%b\",\n",
    "                        vif.setup_complete, vif.execute_done, vif.cmd_ack))\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            CMD_SETUP: begin\n",
    "                if (vif.execute_done || vif.cmd_ack) begin\n",
    "                    `uvm_error(\"SEQ\", \"Invalid signal asserted in SETUP phase\")\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Add more phase-specific checks...\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 8. Advanced Monitor Techniques {#advanced}\n",
    "\n",
    "### 8.1 Multi-Channel Monitor\n",
    "\n",
    "```systemverilog\n",
    "class multi_channel_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(multi_channel_monitor)\n",
    "    \n",
    "    parameter int NUM_CHANNELS = 4;\n",
    "    \n",
    "    virtual multi_channel_if vif;\n",
    "    uvm_analysis_port #(channel_transaction) ap[NUM_CHANNELS];\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        foreach (ap[i]) begin\n",
    "            ap[i] = new($sformatf(\"ap_%0d\", i), this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        // Fork monitoring tasks for each channel\n",
    "        for (int i = 0; i < NUM_CHANNELS; i++) begin\n",
    "            fork\n",
    "                automatic int ch = i;\n",
    "                monitor_channel(ch);\n",
    "            join_none\n",
    "        end\n",
    "        wait fork;\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_channel(int channel);\n",
    "        channel_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid[channel] && vif.ready[channel]) begin\n",
    "                trans = channel_transaction::type_id::create($sformatf(\"ch%0d_trans\", channel));\n",
    "                \n",
    "                // Collect channel-specific data\n",
    "                trans.channel_id = channel;\n",
    "                trans.data = vif.data[channel];\n",
    "                trans.addr = vif.addr[channel];\n",
    "                trans.timestamp = $time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Channel %0d transaction: %s\", \n",
    "                         channel, trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap[channel].write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 8.2 Hierarchical Monitor\n",
    "\n",
    "```systemverilog\n",
    "class hierarchical_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(hierarchical_monitor)\n",
    "    \n",
    "    // Sub-monitors for different protocol layers\n",
    "    physical_layer_monitor phy_mon;\n",
    "    data_link_monitor dl_mon;\n",
    "    network_layer_monitor net_mon;\n",
    "    \n",
    "    // Analysis ports for each layer\n",
    "    uvm_analysis_port #(phy_transaction) phy_ap;\n",
    "    uvm_analysis_port #(dl_transaction) dl_ap;\n",
    "    uvm_analysis_port #(net_transaction) net_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        phy_ap = new(\"phy_ap\", this);\n",
    "        dl_ap = new(\"dl_ap\", this);\n",
    "        net_ap = new(\"net_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        phy_mon = physical_layer_monitor::type_id::create(\"phy_mon\", this);\n",
    "        dl_mon = data_link_monitor::type_id::create(\"dl_mon\", this);\n",
    "        net_mon = network_layer_monitor::type_id::create(\"net_mon\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect sub-monitors\n",
    "        phy_mon.ap.connect(phy_ap);\n",
    "        dl_mon.ap.connect(dl_ap);\n",
    "        net_mon.ap.connect(net_ap);\n",
    "        \n",
    "        // Connect between layers\n",
    "        phy_mon.ap.connect(dl_mon.phy_export);\n",
    "        dl_mon.ap.connect(net_mon.dl_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 8.3 Performance Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class performance_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(performance_monitor)\n",
    "    \n",
    "    // Performance metrics\n",
    "    int transaction_count = 0;\n",
    "    int error_count = 0;\n",
    "    real total_latency = 0;\n",
    "    real max_latency = 0;\n",
    "    real min_latency = 1000000;\n",
    "    \n",
    "    // Throughput measurement\n",
    "    int bytes_transferred = 0;\n",
    "    time measurement_start_time;\n",
    "    time measurement_window = 1000000; // 1ms window\n",
    "    \n",
    "    // Bandwidth utilization\n",
    "    real utilization_sum = 0;\n",
    "    int utilization_samples = 0;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        measurement_start_time = $time;\n",
    "        \n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            measure_utilization();\n",
    "            periodic_reporting();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Update counters\n",
    "            transaction_count++;\n",
    "            if (trans.status == ERROR) error_count++;\n",
    "            \n",
    "            // Update latency statistics\n",
    "            total_latency += trans.latency;\n",
    "            if (trans.latency > max_latency) max_latency = trans.latency;\n",
    "            if (trans.latency < min_latency) min_latency = trans.latency;\n",
    "            \n",
    "            // Update throughput\n",
    "            bytes_transferred += trans.data_size;\n",
    "            \n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task measure_utilization();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Calculate bus utilization\n",
    "            real current_util = 0;\n",
    "            if (vif.valid && vif.ready) begin\n",
    "                current_util = 100.0; // 100% utilized\n",
    "            end else if (vif.valid && !vif.ready) begin\n",
    "                current_util = 50.0; // 50% - waiting for ready\n",
    "            end\n",
    "            // else 0% - idle\n",
    "            \n",
    "            utilization_sum += current_util;\n",
    "            utilization_samples++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task periodic_reporting();\n",
    "        forever begin\n",
    "            #measurement_window;\n",
    "            \n",
    "            time elapsed = $time - measurement_start_time;\n",
    "            real throughput = (bytes_transferred * 8.0) / (elapsed / 1000000.0); // Mbps\n",
    "            real avg_latency = total_latency / transaction_count;\n",
    "            real error_rate = (real'(error_count) / real'(transaction_count)) * 100.0;\n",
    "            real avg_utilization = utilization_sum / utilization_samples;\n",
    "            \n",
    "            `uvm_info(\"PERF\", $sformatf(\n",
    "                \"Performance Report:\\n\" +\n",
    "                \"  Transactions: %0d\\n\" +\n",
    "                \"  Throughput: %0.2f Mbps\\n\" +\n",
    "                \"  Avg Latency: %0.2f ns\\n\" +\n",
    "                \"  Max Latency: %0.2f ns\\n\" +\n",
    "                \"  Min Latency: %0.2f ns\\n\" +\n",
    "                \"  Error Rate: %0.2f%%\\n\" +\n",
    "                \"  Utilization: %0.2f%%\",\n",
    "                transaction_count, throughput, avg_latency, \n",
    "                max_latency, min_latency, error_rate, avg_utilization), UVM_LOW)\n",
    "            \n",
    "            // Reset for next window\n",
    "            reset_counters();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void reset_counters();\n",
    "        transaction_count = 0;\n",
    "        error_count = 0;\n",
    "        total_latency = 0;\n",
    "        max_latency = 0;\n",
    "        min_latency = 1000000;\n",
    "        bytes_transferred = 0;\n",
    "        utilization_sum = 0;\n",
    "        utilization_samples = 0;\n",
    "        measurement_start_time = $time;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9. Best Practices {#best-practices}\n",
    "\n",
    "### 9.1 Monitor Design Guidelines\n",
    "\n",
    "#### Clean Transaction Reconstruction\n",
    "```systemverilog\n",
    "class well_designed_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(well_designed_monitor)\n",
    "    \n",
    "    // Separate collection and analysis\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            collect_and_reconstruct();\n",
    "            analyze_transactions();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_and_reconstruct();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for transaction start\n",
    "            wait_for_start_condition();\n",
    "            \n",
    "            // Create transaction\n",
    "            trans = my_transaction::type_id::create(\"trans\");\n",
    "            \n",
    "            // Collect all phases\n",
    "            collect_address_phase(trans);\n",
    "            collect_data_phase(trans);\n",
    "            collect_response_phase(trans);\n",
    "            \n",
    "            // Validate transaction\n",
    "            if (validate_transaction(trans)) begin\n",
    "                transaction_queue.push_back(trans);\n",
    "            end else begin\n",
    "                `uvm_error(\"MON\", \"Invalid transaction detected\")\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task analyze_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            wait (transaction_queue.size() > 0);\n",
    "            trans = transaction_queue.pop_front();\n",
    "            \n",
    "            // Add metadata\n",
    "            trans.collection_time = $time;\n",
    "            trans.monitor_id = get_full_name();\n",
    "            \n",
    "            // Send to analysis\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit validate_transaction(my_transaction trans);\n",
    "        // Implement transaction validation logic\n",
    "        if (trans.addr == 0 && trans.cmd == WRITE) begin\n",
    "            `uvm_warning(\"MON\", \"Write to address 0 detected\")\n",
    "        end\n",
    "        \n",
    "        // Check for protocol violations\n",
    "        return check_protocol_compliance(trans);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Configurable Monitoring\n",
    "```systemverilog\n",
    "class configurable_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(configurable_monitor)\n",
    "    \n",
    "    // Configuration parameters\n",
    "    bit enable_checking = 1;\n",
    "    bit enable_coverage = 1;\n",
    "    bit enable_performance = 0;\n",
    "    int verbosity_level = UVM_MEDIUM;\n",
    "    \n",
    "    // Protocol-specific configurations\n",
    "    int max_burst_length = 16;\n",
    "    int timeout_cycles = 1000;\n",
    "    bit strict_ordering = 0;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration from config DB\n",
    "        uvm_config_db#(bit)::get(this, \"\", \"enable_checking\", enable_checking);\n",
    "        uvm_config_db#(bit)::get(this, \"\", \"enable_coverage\", enable_coverage);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"verbosity_level\", verbosity_level);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"max_burst_length\", max_burst_length);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"timeout_cycles\", timeout_cycles);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_checking) protocol_checking();\n",
    "            if (enable_performance) performance_monitoring();\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 9.2 Error Handling and Recovery\n",
    "\n",
    "```systemverilog\n",
    "class robust_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(robust_monitor)\n",
    "    \n",
    "    // Error recovery mechanisms\n",
    "    int consecutive_errors = 0;\n",
    "    int max_consecutive_errors = 5;\n",
    "    bit recovery_mode = 0;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            fork : monitor_block\n",
    "                begin\n",
    "                    monitor_transactions();\n",
    "                end\n",
    "                begin\n",
    "                    monitor_errors();\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "            \n",
    "            // Handle recovery if needed\n",
    "            if (recovery_mode) begin\n",
    "                recover_from_error();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_errors();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.error_detected) begin\n",
    "                consecutive_errors++;\n",
    "                \n",
    "                `uvm_error(\"MON\", $sformatf(\n",
    "                    \"Protocol error detected (consecutive: %0d)\", \n",
    "                    consecutive_errors))\n",
    "                \n",
    "                if (consecutive_errors >= max_consecutive_errors) begin\n",
    "                    `uvm_fatal(\"MON\", \"Too many consecutive errors - entering recovery mode\")\n",
    "                    recovery_mode = 1;\n",
    "                    return;\n",
    "                end\n",
    "            end else if (vif.transaction_complete) begin\n",
    "                // Reset error counter on successful transaction\n",
    "                consecutive_errors = 0;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task recover_from_error();\n",
    "        `uvm_info(\"MON\", \"Entering error recovery mode\", UVM_LOW)\n",
    "        \n",
    "        // Wait for interface to stabilize\n",
    "        repeat (10) @(posedge vif.clk);\n",
    "        \n",
    "        // Clear error state\n",
    "        consecutive_errors = 0;\n",
    "        recovery_mode = 0;\n",
    "        \n",
    "        `uvm_info(\"MON\", \"Recovery complete - resuming normal operation\", UVM_LOW)\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 9.3 Debug and Traceability\n",
    "\n",
    "```systemverilog\n",
    "class debug_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(debug_monitor)\n",
    "    \n",
    "    // Debug features\n",
    "    bit enable_transaction_trace = 0;\n",
    "    bit enable_signal_dump = 0;\n",
    "    string trace_file_name = \"monitor_trace.log\";\n",
    "    \n",
    "    // Transaction tracking\n",
    "    int transaction_id = 0;\n",
    "    my_transaction active_transactions[int]; // ID -> transaction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        if (enable_transaction_trace) begin\n",
    "            open_trace_file();\n",
    "        end\n",
    "        \n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_signal_dump) dump_signals();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Assign unique ID\n",
    "            trans.id = transaction_id++;\n",
    "            active_transactions[trans.id] = trans;\n",
    "            \n",
    "            // Trace transaction\n",
    "            if (enable_transaction_trace) begin\n",
    "                trace_transaction(trans);\n",
    "            end\n",
    "            \n",
    "            // Debug output\n",
    "            `uvm_info(\"DEBUG\", $sformatf(\n",
    "                \"Transaction %0d: %s\", trans.id, trans.sprint()), UVM_DEBUG)\n",
    "            \n",
    "            ap.write(trans);\n",
    "            \n",
    "            // Remove from active list when complete\n",
    "            active_transactions.delete(trans.id);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void trace_transaction(my_transaction trans);\n",
    "        int trace_file;\n",
    "        \n",
    "        trace_file = $fopen(trace_file_name, \"a\");\n",
    "        if (trace_file) begin\n",
    "            $fwrite(trace_file, \"[%0t] ID=%0d ADDR=0x%08x DATA=0x%08x CMD=%s\\n\",\n",
    "                   $time, trans.id, trans.addr, trans.data, trans.cmd.name());\n",
    "            $fclose(trace_file);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task dump_signals();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            `uvm_info(\"SIGNALS\", $sformatf(\n",
    "                \"CLK=%0t VALID=%b READY=%b ADDR=0x%08x DATA=0x%08x\",\n",
    "                $time, vif.valid, vif.ready, vif.addr, vif.data), UVM_DEBUG)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10. Common Pitfalls {#pitfalls}\n",
    "\n",
    "### 10.1 Race Conditions\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Race condition susceptible\n",
    "class bad_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(vif.valid); // Can miss events!\n",
    "            if (vif.valid) begin\n",
    "                collect_transaction();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Clock-based sampling\n",
    "class good_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid && vif.ready) begin\n",
    "                collect_transaction();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.2 Memory Leaks\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Unbounded queue growth\n",
    "class leaky_monitor extends uvm_monitor;\n",
    "    my_transaction pending_trans[$];\n",
    "    \n",
    "    virtual task collect_responses();\n",
    "        // Queue grows indefinitely if responses are lost\n",
    "        pending_trans.push_back(trans);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Bounded queue with cleanup\n",
    "class clean_monitor extends uvm_monitor;\n",
    "    my_transaction pending_trans[$];\n",
    "    int max_pending = 100;\n",
    "    \n",
    "    virtual task collect_responses();\n",
    "        if (pending_trans.size() >= max_pending) begin\n",
    "            `uvm_warning(\"MON\", \"Pending queue full - removing oldest\")\n",
    "            void'(pending_trans.pop_front());\n",
    "        end\n",
    "        pending_trans.push_back(trans);\n",
    "    endtask\n",
    "    \n",
    "    virtual task cleanup_stale_transactions();\n",
    "        forever begin\n",
    "            #CLEANUP_INTERVAL;\n",
    "            \n",
    "            foreach (pending_trans[i]) begin\n",
    "                if (($time - pending_trans[i].start_time) > STALE_TIMEOUT) begin\n",
    "                    `uvm_warning(\"MON\", $sformatf(\n",
    "                        \"Removing stale transaction ID=%0d\", \n",
    "                        pending_trans[i].id))\n",
    "                    pending_trans.delete(i);\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.3 Incorrect Transaction Boundaries\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Incorrect transaction boundary detection\n",
    "class boundary_error_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid) begin  // Wrong! May be middle of transaction\n",
    "                my_transaction trans = new();\n",
    "                trans.data = vif.data;\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Proper transaction boundary detection\n",
    "class proper_boundary_monitor extends uvm_monitor;\n",
    "    typedef enum {IDLE, COLLECTING, COMPLETE} state_t;\n",
    "    state_t state = IDLE;\n",
    "    my_transaction current_trans;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (state)\n",
    "                IDLE: begin\n",
    "                    if (vif.start_of_packet) begin\n",
    "                        current_trans = my_transaction::type_id::create(\"trans\");\n",
    "                        current_trans.start_time = $time;\n",
    "                        state = COLLECTING;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                COLLECTING: begin\n",
    "                    if (vif.valid) begin\n",
    "                        current_trans.data.push_back(vif.data);\n",
    "                    end\n",
    "                    \n",
    "                    if (vif.end_of_packet) begin\n",
    "                        current_trans.end_time = $time;\n",
    "                        ap.write(current_trans);\n",
    "                        state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.4 Analysis Port Misuse\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Modifying transaction after broadcast\n",
    "class ap_misuse_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans = new();\n",
    "        \n",
    "        collect_transaction(trans);\n",
    "        ap.write(trans);\n",
    "        \n",
    "        // WRONG: Modifying after broadcast\n",
    "        trans.timestamp = $time;  // Affects all subscribers!\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Clone before modification\n",
    "class ap_correct_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans = new();\n",
    "        my_transaction cloned_trans;\n",
    "        \n",
    "        collect_transaction(trans);\n",
    "        \n",
    "        // Clone before any modifications\n",
    "        $cast(cloned_trans, trans.clone());\n",
    "        cloned_trans.timestamp = $time;\n",
    "        \n",
    "        ap.write(cloned_trans);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary\n",
    "\n",
    "The UVM Monitor is a critical component for observing and analyzing DUT behavior. Key takeaways:\n",
    "\n",
    "1. **Passive Observation**: Monitors never drive signals, only observe\n",
    "2. **Transaction Reconstruction**: Convert pin-level activity to transaction objects\n",
    "3. **Analysis Broadcasting**: Use analysis ports to distribute transaction data\n",
    "4. **Coverage Integration**: Embed functional and protocol coverage\n",
    "5. **Protocol Checking**: Implement assertions and protocol compliance checks\n",
    "6. **Error Handling**: Build robust error detection and recovery mechanisms\n",
    "7. **Performance Monitoring**: Track throughput, latency, and utilization metrics\n",
    "8. **Configurability**: Make monitors configurable for different test scenarios\n",
    "9. **Debug Support**: Provide tracing and debug capabilities\n",
    "10. **Avoid Pitfalls**: Watch for race conditions, memory leaks, and boundary issues\n",
    "\n",
    "A well-designed monitor provides comprehensive visibility into the DUT's behavior, enabling effective verification through coverage analysis, protocol checking, and performance measurement. The monitor serves as the foundation for building scoreboards, coverage collectors, and other analysis components in the UVM testbench hierarchy."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fbef385e",
   "metadata": {},
   "source": [
    "# Chapter 8: UVM Sequencer\n",
    "\n",
    "## Table of Contents\n",
    "1. [Introduction to UVM Sequencer](#introduction)\n",
    "2. [Sequencer Role in Testbench](#sequencer-role)\n",
    "3. [Sequence-Sequencer Communication](#sequence-sequencer-communication)\n",
    "4. [Built-in Sequences](#built-in-sequences)\n",
    "5. [Sequencer Arbitration](#sequencer-arbitration)\n",
    "6. [Virtual Sequencer Concepts](#virtual-sequencer)\n",
    "7. [Advanced Topics](#advanced-topics)\n",
    "8. [Best Practices](#best-practices)\n",
    "9. [Common Pitfalls](#common-pitfalls)\n",
    "10. [Summary](#summary)\n",
    "\n",
    "## Introduction to UVM Sequencer {#introduction}\n",
    "\n",
    "The UVM Sequencer is a critical component in the UVM testbench architecture that acts as a traffic controller between sequences and drivers. It manages the flow of sequence items from multiple sequences to a single driver, handling arbitration when multiple sequences compete for driver access.\n",
    "\n",
    "### Key Concepts\n",
    "- **Sequencer**: Manages sequence execution and item flow\n",
    "- **Sequence**: Generates stimulus (sequence items)\n",
    "- **Driver**: Consumes sequence items and drives them to DUT\n",
    "- **Arbitration**: Mechanism to handle multiple concurrent sequences\n",
    "\n",
    "## Sequencer Role in Testbench {#sequencer-role}\n",
    "\n",
    "### Primary Functions\n",
    "\n",
    "The sequencer serves several essential roles in a UVM testbench:\n",
    "\n",
    "1. **Traffic Management**: Controls the flow of sequence items from sequences to drivers\n",
    "2. **Arbitration**: Resolves conflicts when multiple sequences request driver access\n",
    "3. **Communication Hub**: Facilitates communication between sequences and drivers\n",
    "4. **Synchronization**: Manages timing and coordination of stimulus generation\n",
    "\n",
    "### Sequencer Architecture\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    `uvm_component_utils(my_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    // Additional functionality can be added here\n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        // Custom configuration\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Connection to Agent\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    my_driver    driver;\n",
    "    my_monitor   monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            // Connect driver to sequencer\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequencer Hierarchy\n",
    "\n",
    "In complex testbenches, sequencers can be organized hierarchically:\n",
    "\n",
    "```systemverilog\n",
    "// Low-level sequencer for specific interface\n",
    "class uart_sequencer extends uvm_sequencer #(uart_transaction);\n",
    "    `uvm_component_utils(uart_sequencer)\n",
    "    // Implementation\n",
    "endclass\n",
    "\n",
    "// High-level sequencer coordinating multiple interfaces\n",
    "class system_sequencer extends uvm_sequencer;\n",
    "    uart_sequencer uart_seqr;\n",
    "    spi_sequencer  spi_seqr;\n",
    "    i2c_sequencer  i2c_seqr;\n",
    "    \n",
    "    `uvm_component_utils(system_sequencer)\n",
    "    // Coordination logic\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Sequence-Sequencer Communication {#sequence-sequencer-communication}\n",
    "\n",
    "### Communication Mechanism\n",
    "\n",
    "The sequence-sequencer communication follows a well-defined protocol:\n",
    "\n",
    "1. **Sequence Request**: Sequence requests access to sequencer\n",
    "2. **Grant Access**: Sequencer grants access based on arbitration\n",
    "3. **Item Transfer**: Sequence sends items to sequencer\n",
    "4. **Driver Handoff**: Sequencer forwards items to driver\n",
    "5. **Response Handling**: Optional response from driver back to sequence\n",
    "\n",
    "### TLM Communication\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(my_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction req;\n",
    "        \n",
    "        // Start sequence item\n",
    "        req = my_transaction::type_id::create(\"req\");\n",
    "        \n",
    "        // Request sequencer access\n",
    "        start_item(req);\n",
    "        \n",
    "        // Randomize transaction\n",
    "        if (!req.randomize()) begin\n",
    "            `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "        end\n",
    "        \n",
    "        // Send to sequencer\n",
    "        finish_item(req);\n",
    "        \n",
    "        // Optional: Get response\n",
    "        get_response(rsp);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequencer's Role in Communication\n",
    "\n",
    "```systemverilog\n",
    "// Inside sequencer - this is handled automatically by UVM\n",
    "// But understanding the flow is important\n",
    "\n",
    "virtual task get_next_item(output REQ req_item);\n",
    "    // Wait for sequence to provide item\n",
    "    seq_item_port.get_next_item(req_item);\n",
    "endtask\n",
    "\n",
    "virtual task item_done(input RSP rsp_item = null);\n",
    "    // Signal completion to sequence\n",
    "    seq_item_port.item_done(rsp_item);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Blocking vs Non-blocking Communication\n",
    "\n",
    "```systemverilog\n",
    "// Blocking communication (default)\n",
    "start_item(req);\n",
    "finish_item(req);\n",
    "\n",
    "// Non-blocking alternative\n",
    "start_item(req);\n",
    "// Other operations can happen here\n",
    "finish_item(req);\n",
    "\n",
    "// Try-next for non-blocking\n",
    "if (try_next_item(req)) begin\n",
    "    // Process item\n",
    "    item_done();\n",
    "end\n",
    "```\n",
    "\n",
    "## Built-in Sequences {#built-in-sequences}\n",
    "\n",
    "UVM provides several built-in sequence types that can be used directly or extended:\n",
    "\n",
    "### uvm_sequence\n",
    "\n",
    "The base class for all sequences:\n",
    "\n",
    "```systemverilog\n",
    "class basic_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(basic_sequence)\n",
    "    \n",
    "    function new(string name = \"basic_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        // Sequence implementation\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_random_sequence\n",
    "\n",
    "Generates random sequences of transactions:\n",
    "\n",
    "```systemverilog\n",
    "class random_test_sequence extends uvm_random_sequence #(my_transaction);\n",
    "    `uvm_object_utils(random_test_sequence)\n",
    "    \n",
    "    function new(string name = \"random_test_sequence\");\n",
    "        super.new(name);\n",
    "        // Set number of items to generate\n",
    "        max_random_count = 100;\n",
    "        min_random_count = 50;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_exhaustive_sequence\n",
    "\n",
    "Systematically covers all possible combinations:\n",
    "\n",
    "```systemverilog\n",
    "class exhaustive_sequence extends uvm_exhaustive_sequence #(my_transaction);\n",
    "    `uvm_object_utils(exhaustive_sequence)\n",
    "    \n",
    "    function new(string name = \"exhaustive_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function my_transaction generate_item();\n",
    "        my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "        // Define systematic generation logic\n",
    "        return item;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Custom Sequence Library\n",
    "\n",
    "```systemverilog\n",
    "// Reset sequence\n",
    "class reset_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(reset_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction reset_item;\n",
    "        reset_item = my_transaction::type_id::create(\"reset_item\");\n",
    "        \n",
    "        start_item(reset_item);\n",
    "        reset_item.cmd = RESET;\n",
    "        reset_item.duration = 100;\n",
    "        finish_item(reset_item);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Configuration sequence\n",
    "class config_sequence extends uvm_sequence #(my_transaction);\n",
    "    rand bit [7:0] config_data;\n",
    "    `uvm_object_utils(config_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction cfg_item;\n",
    "        cfg_item = my_transaction::type_id::create(\"cfg_item\");\n",
    "        \n",
    "        start_item(cfg_item);\n",
    "        cfg_item.cmd = CONFIG;\n",
    "        cfg_item.data = config_data;\n",
    "        finish_item(cfg_item);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Sequencer Arbitration {#sequencer-arbitration}\n",
    "\n",
    "### Arbitration Concepts\n",
    "\n",
    "When multiple sequences compete for sequencer access, arbitration determines which sequence gets priority:\n",
    "\n",
    "```systemverilog\n",
    "// Arbitration types\n",
    "typedef enum {\n",
    "    SEQ_ARB_FIFO,      // First-in-first-out\n",
    "    SEQ_ARB_WEIGHTED,  // Weighted priority\n",
    "    SEQ_ARB_RANDOM,    // Random selection\n",
    "    SEQ_ARB_STRICT_FIFO, // Strict FIFO\n",
    "    SEQ_ARB_STRICT_RANDOM, // Strict random\n",
    "    SEQ_ARB_USER       // User-defined\n",
    "} uvm_sequencer_arb_mode;\n",
    "```\n",
    "\n",
    "### Setting Arbitration Mode\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        // Set arbitration mode\n",
    "        set_arbitration(SEQ_ARB_WEIGHTED);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequence Priorities\n",
    "\n",
    "```systemverilog\n",
    "// High priority sequence\n",
    "class high_priority_sequence extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"high_priority_sequence\");\n",
    "        super.new(name);\n",
    "        set_priority(1000); // Higher number = higher priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Low priority sequence  \n",
    "class low_priority_sequence extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"low_priority_sequence\");\n",
    "        super.new(name);\n",
    "        set_priority(100);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Arbitration Control\n",
    "\n",
    "```systemverilog\n",
    "// Custom arbitration in test\n",
    "class arbitration_test extends uvm_test;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        high_priority_sequence high_seq;\n",
    "        low_priority_sequence  low_seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        // Start multiple sequences concurrently\n",
    "        fork\n",
    "            begin\n",
    "                high_seq = high_priority_sequence::type_id::create(\"high_seq\");\n",
    "                high_seq.start(env.agent.sequencer);\n",
    "            end\n",
    "            begin\n",
    "                low_seq = low_priority_sequence::type_id::create(\"low_seq\");\n",
    "                low_seq.start(env.agent.sequencer);\n",
    "            end\n",
    "        join\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Lock and Grab Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "class exclusive_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        // Lock sequencer for exclusive access\n",
    "        lock(m_sequencer);\n",
    "        \n",
    "        // Generate multiple items with guaranteed order\n",
    "        repeat(10) begin\n",
    "            my_transaction item;\n",
    "            item = my_transaction::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            assert(item.randomize());\n",
    "            finish_item(item);\n",
    "        end\n",
    "        \n",
    "        // Release lock\n",
    "        unlock(m_sequencer);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class grab_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        // Grab higher priority than current sequence\n",
    "        grab(m_sequencer);\n",
    "        \n",
    "        // Execute urgent transaction\n",
    "        my_transaction urgent_item;\n",
    "        urgent_item = my_transaction::type_id::create(\"urgent_item\");\n",
    "        start_item(urgent_item);\n",
    "        urgent_item.cmd = URGENT;\n",
    "        finish_item(urgent_item);\n",
    "        \n",
    "        // Release grab\n",
    "        ungrab(m_sequencer);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Virtual Sequencer Concepts {#virtual-sequencer}\n",
    "\n",
    "### What is a Virtual Sequencer?\n",
    "\n",
    "A virtual sequencer coordinates multiple sequencers without being directly connected to a driver. It's used for:\n",
    "\n",
    "- Cross-interface synchronization\n",
    "- System-level stimulus coordination\n",
    "- Complex test scenarios requiring multiple agents\n",
    "\n",
    "### Virtual Sequencer Implementation\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequencer extends uvm_sequencer;\n",
    "    // References to actual sequencers\n",
    "    uart_sequencer uart_seqr;\n",
    "    spi_sequencer  spi_seqr;\n",
    "    i2c_sequencer  i2c_seqr;\n",
    "    \n",
    "    `uvm_component_utils(virtual_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Virtual Sequence\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "    // Declare sequencer type\n",
    "    `uvm_declare_p_sequencer(virtual_sequencer)\n",
    "    \n",
    "    `uvm_object_utils(virtual_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        uart_config_sequence uart_cfg;\n",
    "        spi_data_sequence    spi_data;\n",
    "        i2c_status_sequence  i2c_status;\n",
    "        \n",
    "        // Coordinate multiple interfaces\n",
    "        fork\n",
    "            begin\n",
    "                uart_cfg = uart_config_sequence::type_id::create(\"uart_cfg\");\n",
    "                uart_cfg.start(p_sequencer.uart_seqr);\n",
    "            end\n",
    "            begin\n",
    "                #100; // Wait for UART config\n",
    "                spi_data = spi_data_sequence::type_id::create(\"spi_data\");\n",
    "                spi_data.start(p_sequencer.spi_seqr);\n",
    "            end\n",
    "            begin\n",
    "                #200; // Wait for SPI data\n",
    "                i2c_status = i2c_status_sequence::type_id::create(\"i2c_status\");\n",
    "                i2c_status.start(p_sequencer.i2c_seqr);\n",
    "            end\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Connecting Virtual Sequencer\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequencer_env extends uvm_env;\n",
    "    uart_agent      uart_agt;\n",
    "    spi_agent       spi_agt;\n",
    "    i2c_agent       i2c_agt;\n",
    "    virtual_sequencer virt_seqr;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect virtual sequencer to actual sequencers\n",
    "        virt_seqr.uart_seqr = uart_agt.sequencer;\n",
    "        virt_seqr.spi_seqr  = spi_agt.sequencer;\n",
    "        virt_seqr.i2c_seqr  = i2c_agt.sequencer;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Virtual Sequencer Patterns\n",
    "\n",
    "```systemverilog\n",
    "// Hierarchical virtual sequence\n",
    "class system_level_sequence extends uvm_sequence;\n",
    "    `uvm_declare_p_sequencer(virtual_sequencer)\n",
    "    \n",
    "    virtual task body();\n",
    "        // Phase 1: Initialization\n",
    "        fork\n",
    "            init_uart();\n",
    "            init_spi();\n",
    "            init_i2c();\n",
    "        join\n",
    "        \n",
    "        // Phase 2: Main operation\n",
    "        fork\n",
    "            main_data_flow();\n",
    "            monitor_status();\n",
    "        join\n",
    "        \n",
    "        // Phase 3: Cleanup\n",
    "        cleanup_sequence();\n",
    "    endtask\n",
    "    \n",
    "    virtual task init_uart();\n",
    "        uart_init_sequence uart_init;\n",
    "        uart_init = uart_init_sequence::type_id::create(\"uart_init\");\n",
    "        uart_init.start(p_sequencer.uart_seqr);\n",
    "    endtask\n",
    "    \n",
    "    virtual task main_data_flow();\n",
    "        // Complex multi-interface data flow\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Advanced Topics {#advanced-topics}\n",
    "\n",
    "### Sequence Randomization Control\n",
    "\n",
    "```systemverilog\n",
    "class controlled_random_sequence extends uvm_sequence #(my_transaction);\n",
    "    // Constraints for sequence behavior\n",
    "    constraint valid_length { num_items inside {[10:50]}; }\n",
    "    \n",
    "    rand int num_items;\n",
    "    rand bit enable_errors;\n",
    "    \n",
    "    virtual task body();\n",
    "        repeat(num_items) begin\n",
    "            my_transaction item;\n",
    "            item = my_transaction::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            \n",
    "            // Apply sequence-level constraints\n",
    "            if (!enable_errors) begin\n",
    "                item.error_inject.constraint_mode(0);\n",
    "            end\n",
    "            \n",
    "            assert(item.randomize());\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequence Callbacks\n",
    "\n",
    "```systemverilog\n",
    "class sequence_callback extends uvm_sequence_callback;\n",
    "    virtual function void pre_do(uvm_sequence_item item, \n",
    "                                uvm_sequence sequence);\n",
    "        `uvm_info(\"CB\", $sformatf(\"Pre-do: %s\", item.get_name()), UVM_LOW)\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void post_do(uvm_sequence_item item, \n",
    "                                 uvm_sequence sequence);\n",
    "        `uvm_info(\"CB\", $sformatf(\"Post-do: %s\", item.get_name()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Using callbacks\n",
    "class monitored_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        sequence_callback cb = new();\n",
    "        uvm_sequence_callback::add(this, cb);\n",
    "        \n",
    "        // Normal sequence execution\n",
    "        // Callbacks will be triggered automatically\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Response Handling\n",
    "\n",
    "```systemverilog\n",
    "class response_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        my_transaction req, rsp;\n",
    "        \n",
    "        req = my_transaction::type_id::create(\"req\");\n",
    "        start_item(req);\n",
    "        assert(req.randomize());\n",
    "        finish_item(req);\n",
    "        \n",
    "        // Get response from driver\n",
    "        get_response(rsp);\n",
    "        \n",
    "        // Process response\n",
    "        if (rsp.status == ERROR) begin\n",
    "            `uvm_error(\"SEQ\", \"Transaction failed\")\n",
    "        end else begin\n",
    "            `uvm_info(\"SEQ\", \"Transaction successful\", UVM_LOW)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Best Practices {#best-practices}\n",
    "\n",
    "### Sequencer Design Guidelines\n",
    "\n",
    "1. **Keep Sequencers Simple**: Avoid complex logic in sequencers\n",
    "2. **Use Virtual Sequencers**: For multi-agent coordination\n",
    "3. **Proper Arbitration**: Choose appropriate arbitration modes\n",
    "4. **Resource Management**: Proper use of lock/grab mechanisms\n",
    "\n",
    "### Sequence Organization\n",
    "\n",
    "```systemverilog\n",
    "// Organize sequences by functionality\n",
    "package my_sequence_pkg;\n",
    "    // Basic sequences\n",
    "    class reset_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "    \n",
    "    class config_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation  \n",
    "    endclass\n",
    "    \n",
    "    // Test-specific sequences\n",
    "    class smoke_test_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "    \n",
    "    class stress_test_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "endpackage\n",
    "```\n",
    "\n",
    "### Configuration Management\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    // Configuration object\n",
    "    my_sequencer_config cfg;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_sequencer_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "            cfg = my_sequencer_config::type_id::create(\"cfg\");\n",
    "        end\n",
    "        \n",
    "        // Apply configuration\n",
    "        set_arbitration(cfg.arb_mode);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Error Handling\n",
    "\n",
    "```systemverilog\n",
    "class robust_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        my_transaction item;\n",
    "        \n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            item = my_transaction::type_id::create($sformatf(\"item_%0d\", i));\n",
    "            \n",
    "            start_item(item);\n",
    "            \n",
    "            if (!item.randomize()) begin\n",
    "                `uvm_error(\"SEQ\", $sformatf(\"Randomization failed for item %0d\", i))\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            finish_item(item);\n",
    "            \n",
    "            // Check for sequencer stop\n",
    "            if (get_sequencer().is_stopped()) begin\n",
    "                `uvm_info(\"SEQ\", \"Sequencer stopped, ending sequence\", UVM_LOW)\n",
    "                break;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Common Pitfalls {#common-pitfalls}\n",
    "\n",
    "### Pitfall 1: Forgetting start_item/finish_item\n",
    "\n",
    "```systemverilog\n",
    "// WRONG\n",
    "virtual task body();\n",
    "    my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "    assert(item.randomize());\n",
    "    // Missing start_item/finish_item - item won't be sent!\n",
    "endtask\n",
    "\n",
    "// CORRECT\n",
    "virtual task body();\n",
    "    my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "    start_item(item);\n",
    "    assert(item.randomize());\n",
    "    finish_item(item);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pitfall 2: Improper Lock Usage\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - Lock without unlock can deadlock\n",
    "virtual task body();\n",
    "    lock(m_sequencer);\n",
    "    // Do work\n",
    "    // Missing unlock - deadlock potential!\n",
    "endtask\n",
    "\n",
    "// CORRECT - Always unlock\n",
    "virtual task body();\n",
    "    lock(m_sequencer);\n",
    "    // Do work\n",
    "    unlock(m_sequencer);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pitfall 3: Virtual Sequencer Connection Issues\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - Not connecting virtual sequencer properly\n",
    "class bad_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        // Missing virtual sequencer connections\n",
    "        // Virtual sequences will fail!\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// CORRECT - Proper connections\n",
    "class good_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        virt_seqr.uart_seqr = uart_agt.sequencer;\n",
    "        virt_seqr.spi_seqr = spi_agt.sequencer;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Pitfall 4: Arbitration Conflicts\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - All sequences with same priority\n",
    "class seq1 extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"seq1\");\n",
    "        super.new(name);\n",
    "        set_priority(100); // Same priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class seq2 extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"seq2\");\n",
    "        super.new(name);\n",
    "        set_priority(100); // Same priority - unpredictable behavior\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// CORRECT - Different priorities when needed\n",
    "class urgent_seq extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"urgent_seq\");\n",
    "        super.new(name);\n",
    "        set_priority(1000); // High priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class normal_seq extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"normal_seq\");\n",
    "        super.new(name);\n",
    "        set_priority(500); // Medium priority\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary {#summary}\n",
    "\n",
    "The UVM Sequencer is a fundamental component that orchestrates stimulus generation in UVM testbenches. Key takeaways include:\n",
    "\n",
    "### Essential Concepts\n",
    "- Sequencers manage the flow between sequences and drivers\n",
    "- They provide arbitration when multiple sequences compete\n",
    "- Virtual sequencers coordinate multiple interfaces\n",
    "- Built-in sequences provide common functionality\n",
    "\n",
    "### Communication Flow\n",
    "1. Sequences request sequencer access via `start_item()`\n",
    "2. Sequencer arbitrates between competing sequences\n",
    "3. Items are transferred using `finish_item()`\n",
    "4. Drivers receive items through TLM ports\n",
    "5. Optional responses flow back to sequences\n",
    "\n",
    "### Best Practices\n",
    "- Use appropriate arbitration modes for your needs\n",
    "- Implement virtual sequencers for multi-agent coordination\n",
    "- Handle errors gracefully in sequences\n",
    "- Organize sequences by functionality\n",
    "- Always pair `start_item()` with `finish_item()`\n",
    "\n",
    "### Advanced Features\n",
    "- Lock and grab mechanisms for exclusive access\n",
    "- Sequence callbacks for monitoring\n",
    "- Response handling for bidirectional communication\n",
    "- Hierarchical sequencer organization\n",
    "\n",
    "Understanding sequencers is crucial for creating effective UVM testbenches. They provide the coordination and control necessary for complex stimulus generation while maintaining the flexibility needed for comprehensive verification.\n",
    "\n",
    "The next chapter will explore UVM Drivers and how they interface with sequencers to drive stimulus to the DUT."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59798607",
   "metadata": {},
   "source": [
    "# Chapter 9: UVM Agent\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The UVM Agent is a fundamental building block that encapsulates and organizes verification components into a cohesive unit. An agent typically represents a specific interface or protocol in your design under test (DUT), containing all the necessary components to generate, drive, monitor, and analyze transactions for that interface.\n",
    "\n",
    "## 9.1 Understanding UVM Agents\n",
    "\n",
    "### What is a UVM Agent?\n",
    "\n",
    "A UVM Agent is a container class that groups together related verification components to form a complete verification unit for a specific interface. It serves as an organizational structure that promotes reusability and modularity in testbench architecture.\n",
    "\n",
    "**Key characteristics of UVM Agents:**\n",
    "- Encapsulates driver, monitor, sequencer, and other components\n",
    "- Can be configured as active or passive\n",
    "- Provides a standardized interface for component interaction\n",
    "- Enables easy reuse across different testbenches\n",
    "- Supports hierarchical verification architectures\n",
    "\n",
    "### Basic Agent Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    // Agent components\n",
    "    my_driver      driver;\n",
    "    my_monitor     monitor;\n",
    "    my_sequencer   sequencer;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_error(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create components based on configuration\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.2 Active vs Passive Agents\n",
    "\n",
    "### Active Agents\n",
    "\n",
    "Active agents contain components that can drive stimulus to the DUT. They include a driver and sequencer in addition to monitoring components.\n",
    "\n",
    "**Active Agent Characteristics:**\n",
    "- Contains driver, sequencer, and monitor\n",
    "- Can generate and drive transactions\n",
    "- Used for primary interfaces that need stimulus\n",
    "- Configured with `is_active = UVM_ACTIVE`\n",
    "\n",
    "```systemverilog\n",
    "class active_agent extends uvm_agent;\n",
    "    `uvm_component_utils(active_agent)\n",
    "    \n",
    "    my_driver      driver;\n",
    "    my_monitor     monitor;\n",
    "    my_sequencer   sequencer;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"active_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration object not found\")\n",
    "        end\n",
    "        \n",
    "        // Always create monitor\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        // Create driver and sequencer for active mode\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            // Connect sequencer to driver\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "            \n",
    "            // Pass virtual interface to driver\n",
    "            driver.vif = config.vif;\n",
    "        end\n",
    "        \n",
    "        // Pass virtual interface to monitor\n",
    "        monitor.vif = config.vif;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Passive Agents\n",
    "\n",
    "Passive agents only observe and monitor interface activity without driving any stimulus. They contain only monitoring components.\n",
    "\n",
    "**Passive Agent Characteristics:**\n",
    "- Contains only monitor and analysis components\n",
    "- Cannot drive transactions\n",
    "- Used for observing secondary interfaces\n",
    "- Configured with `is_active = UVM_PASSIVE`\n",
    "\n",
    "```systemverilog\n",
    "class passive_agent extends uvm_agent;\n",
    "    `uvm_component_utils(passive_agent)\n",
    "    \n",
    "    my_monitor     monitor;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"passive_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration object not found\")\n",
    "        end\n",
    "        \n",
    "        // Only create monitor for passive agent\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Pass virtual interface to monitor\n",
    "        monitor.vif = config.vif;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.3 Agent Configuration\n",
    "\n",
    "### Configuration Object Design\n",
    "\n",
    "Agent configuration objects control the behavior and composition of agents, making them flexible and reusable.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent_config extends uvm_object;\n",
    "    `uvm_object_utils(my_agent_config)\n",
    "    \n",
    "    // Configuration parameters\n",
    "    uvm_active_passive_enum is_active = UVM_ACTIVE;\n",
    "    \n",
    "    // Virtual interface handle\n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    // Protocol-specific configurations\n",
    "    bit [7:0] device_address = 8'h00;\n",
    "    int       response_delay = 10;\n",
    "    bit       enable_coverage = 1;\n",
    "    bit       enable_checks = 1;\n",
    "    \n",
    "    // Timing configurations\n",
    "    int clock_period = 10;\n",
    "    int setup_time = 2;\n",
    "    int hold_time = 2;\n",
    "    \n",
    "    function new(string name = \"my_agent_config\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Configuration validation\n",
    "    virtual function bit is_valid();\n",
    "        if (vif == null) begin\n",
    "            `uvm_error(\"CONFIG\", \"Virtual interface not set\")\n",
    "            return 0;\n",
    "        end\n",
    "        \n",
    "        if (response_delay < 0) begin\n",
    "            `uvm_error(\"CONFIG\", \"Invalid response delay\")\n",
    "            return 0;\n",
    "        end\n",
    "        \n",
    "        return 1;\n",
    "    endfunction\n",
    "    \n",
    "    // Configuration display\n",
    "    virtual function void do_print(uvm_printer printer);\n",
    "        super.do_print(printer);\n",
    "        printer.print_field(\"is_active\", is_active, $bits(is_active));\n",
    "        printer.print_field(\"device_address\", device_address, 8);\n",
    "        printer.print_field(\"response_delay\", response_delay, 32);\n",
    "        printer.print_field(\"enable_coverage\", enable_coverage, 1);\n",
    "        printer.print_field(\"enable_checks\", enable_checks, 1);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Usage\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "    `uvm_component_utils(my_test)\n",
    "    \n",
    "    my_env env;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create and configure agent config\n",
    "        my_agent_config agent_cfg = my_agent_config::type_id::create(\"agent_cfg\");\n",
    "        agent_cfg.is_active = UVM_ACTIVE;\n",
    "        agent_cfg.device_address = 8'hA5;\n",
    "        agent_cfg.response_delay = 5;\n",
    "        agent_cfg.enable_coverage = 1;\n",
    "        \n",
    "        // Get virtual interface from test interface\n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", agent_cfg.vif)) begin\n",
    "            `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "        end\n",
    "        \n",
    "        // Validate configuration\n",
    "        if (!agent_cfg.is_valid()) begin\n",
    "            `uvm_fatal(\"INVALID_CONFIG\", \"Agent configuration is invalid\")\n",
    "        end\n",
    "        \n",
    "        // Set configuration in config database\n",
    "        uvm_config_db#(my_agent_config)::set(this, \"env.agent*\", \"config\", agent_cfg);\n",
    "        \n",
    "        // Create environment\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.4 Component Connections Within Agent\n",
    "\n",
    "### Internal Component Connectivity\n",
    "\n",
    "Understanding how components connect within an agent is crucial for proper data flow and communication.\n",
    "\n",
    "```systemverilog\n",
    "class complete_agent extends uvm_agent;\n",
    "    `uvm_component_utils(complete_agent)\n",
    "    \n",
    "    // Core components\n",
    "    my_driver       driver;\n",
    "    my_monitor      monitor;\n",
    "    my_sequencer    sequencer;\n",
    "    my_config       config;\n",
    "    \n",
    "    // Analysis components\n",
    "    uvm_analysis_port #(my_transaction) analysis_port;\n",
    "    my_coverage_collector coverage_collector;\n",
    "    my_scoreboard_connector sb_connector;\n",
    "    \n",
    "    function new(string name = \"complete_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create monitor (always present)\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        // Create analysis port\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "        \n",
    "        // Create coverage collector if enabled\n",
    "        if (config.enable_coverage) begin\n",
    "            coverage_collector = my_coverage_collector::type_id::create(\"coverage_collector\", this);\n",
    "        end\n",
    "        \n",
    "        // Create scoreboard connector\n",
    "        sb_connector = my_scoreboard_connector::type_id::create(\"sb_connector\", this);\n",
    "        \n",
    "        // Create active components if needed\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitor to analysis components\n",
    "        monitor.analysis_port.connect(analysis_port);\n",
    "        \n",
    "        if (config.enable_coverage && coverage_collector != null) begin\n",
    "            monitor.analysis_port.connect(coverage_collector.analysis_export);\n",
    "        end\n",
    "        \n",
    "        monitor.analysis_port.connect(sb_connector.analysis_export);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "            \n",
    "            // Pass configuration to components\n",
    "            driver.config = config;\n",
    "            sequencer.config = config;\n",
    "        end\n",
    "        \n",
    "        // Pass configuration to all components\n",
    "        monitor.config = config;\n",
    "        if (coverage_collector != null) coverage_collector.config = config;\n",
    "        sb_connector.config = config;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "        super.end_of_elaboration_phase(phase);\n",
    "        \n",
    "        // Print agent topology\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"Agent %s configured with:\", get_name()), UVM_LOW)\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"  Active: %s\", config.is_active.name()), UVM_LOW)\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"  Coverage: %s\", config.enable_coverage ? \"ON\" : \"OFF\"), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Connection Patterns\n",
    "\n",
    "```systemverilog\n",
    "class advanced_agent extends uvm_agent;\n",
    "    `uvm_component_utils(advanced_agent)\n",
    "    \n",
    "    // Multiple monitors for different aspects\n",
    "    my_protocol_monitor   protocol_monitor;\n",
    "    my_timing_monitor     timing_monitor;\n",
    "    my_error_monitor      error_monitor;\n",
    "    \n",
    "    // Specialized analysis components\n",
    "    my_protocol_checker   protocol_checker;\n",
    "    my_performance_analyzer performance_analyzer;\n",
    "    \n",
    "    // TLM FIFOs for buffering\n",
    "    uvm_tlm_analysis_fifo #(my_transaction) transaction_fifo;\n",
    "    uvm_tlm_analysis_fifo #(my_timing_event) timing_fifo;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create monitors\n",
    "        protocol_monitor = my_protocol_monitor::type_id::create(\"protocol_monitor\", this);\n",
    "        timing_monitor = my_timing_monitor::type_id::create(\"timing_monitor\", this);\n",
    "        error_monitor = my_error_monitor::type_id::create(\"error_monitor\", this);\n",
    "        \n",
    "        // Create analysis components\n",
    "        protocol_checker = my_protocol_checker::type_id::create(\"protocol_checker\", this);\n",
    "        performance_analyzer = my_performance_analyzer::type_id::create(\"performance_analyzer\", this);\n",
    "        \n",
    "        // Create TLM FIFOs\n",
    "        transaction_fifo = new(\"transaction_fifo\", this);\n",
    "        timing_fifo = new(\"timing_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitors to FIFOs\n",
    "        protocol_monitor.analysis_port.connect(transaction_fifo.analysis_export);\n",
    "        timing_monitor.analysis_port.connect(timing_fifo.analysis_export);\n",
    "        \n",
    "        // Connect FIFOs to analysis components\n",
    "        protocol_checker.transaction_port.connect(transaction_fifo.blocking_get_export);\n",
    "        performance_analyzer.timing_port.connect(timing_fifo.blocking_get_export);\n",
    "        \n",
    "        // Error monitor connects directly to checker\n",
    "        error_monitor.analysis_port.connect(protocol_checker.error_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.5 Reusable Agent Design\n",
    "\n",
    "### Design Principles for Reusability\n",
    "\n",
    "Creating reusable agents requires careful consideration of configurability, parameterization, and interface standardization.\n",
    "\n",
    "```systemverilog\n",
    "// Parameterized agent for different data widths\n",
    "class generic_agent #(int DATA_WIDTH = 32, int ADDR_WIDTH = 16) extends uvm_agent;\n",
    "    typedef generic_agent #(DATA_WIDTH, ADDR_WIDTH) this_type;\n",
    "    typedef generic_transaction #(DATA_WIDTH, ADDR_WIDTH) transaction_type;\n",
    "    typedef generic_driver #(DATA_WIDTH, ADDR_WIDTH) driver_type;\n",
    "    typedef generic_monitor #(DATA_WIDTH, ADDR_WIDTH) monitor_type;\n",
    "    typedef generic_sequencer #(DATA_WIDTH, ADDR_WIDTH) sequencer_type;\n",
    "    \n",
    "    `uvm_component_param_utils(this_type)\n",
    "    \n",
    "    // Parameterized components\n",
    "    driver_type     driver;\n",
    "    monitor_type    monitor;\n",
    "    sequencer_type  sequencer;\n",
    "    generic_config  config;\n",
    "    \n",
    "    // Analysis port with parameterized transaction\n",
    "    uvm_analysis_port #(transaction_type) analysis_port;\n",
    "    \n",
    "    function new(string name = \"generic_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(generic_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create analysis port\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "        \n",
    "        // Create components\n",
    "        monitor = monitor_type::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = driver_type::type_id::create(\"driver\", this);\n",
    "            sequencer = sequencer_type::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitor analysis port\n",
    "        monitor.analysis_port.connect(analysis_port);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Instantiation examples\n",
    "typedef generic_agent #(32, 16) agent_32_16;\n",
    "typedef generic_agent #(64, 32) agent_64_32;\n",
    "```\n",
    "\n",
    "### Configuration-Driven Reusability\n",
    "\n",
    "```systemverilog\n",
    "class flexible_agent extends uvm_agent;\n",
    "    `uvm_component_utils(flexible_agent)\n",
    "    \n",
    "    // Component handles\n",
    "    uvm_driver   #(uvm_sequence_item) driver;\n",
    "    uvm_monitor  #(uvm_sequence_item) monitor;\n",
    "    uvm_sequencer#(uvm_sequence_item) sequencer;\n",
    "    \n",
    "    flexible_config config;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(flexible_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create components based on configuration\n",
    "        create_monitor();\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            create_driver();\n",
    "            create_sequencer();\n",
    "        end\n",
    "        \n",
    "        // Create optional components\n",
    "        create_optional_components();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_monitor();\n",
    "        case (config.protocol_type)\n",
    "            \"AXI4\": monitor = axi4_monitor::type_id::create(\"monitor\", this);\n",
    "            \"APB\":  monitor = apb_monitor::type_id::create(\"monitor\", this);\n",
    "            \"AHB\":  monitor = ahb_monitor::type_id::create(\"monitor\", this);\n",
    "            default: `uvm_fatal(\"UNKNOWN_PROTOCOL\", $sformatf(\"Unknown protocol: %s\", config.protocol_type))\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_driver();\n",
    "        case (config.protocol_type)\n",
    "            \"AXI4\": driver = axi4_driver::type_id::create(\"driver\", this);\n",
    "            \"APB\":  driver = apb_driver::type_id::create(\"driver\", this);\n",
    "            \"AHB\":  driver = ahb_driver::type_id::create(\"driver\", this);\n",
    "            default: `uvm_fatal(\"UNKNOWN_PROTOCOL\", $sformatf(\"Unknown protocol: %s\", config.protocol_type))\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_sequencer();\n",
    "        sequencer = uvm_sequencer#(uvm_sequence_item)::type_id::create(\"sequencer\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_optional_components();\n",
    "        // Create components based on configuration flags\n",
    "        if (config.enable_coverage) begin\n",
    "            // Create coverage collector\n",
    "        end\n",
    "        \n",
    "        if (config.enable_protocol_checking) begin\n",
    "            // Create protocol checker\n",
    "        end\n",
    "        \n",
    "        if (config.enable_performance_monitoring) begin\n",
    "            // Create performance monitor\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent Factory Pattern\n",
    "\n",
    "```systemverilog\n",
    "// Agent factory for creating different agent types\n",
    "class agent_factory extends uvm_object;\n",
    "    `uvm_object_utils(agent_factory)\n",
    "    \n",
    "    static function uvm_agent create_agent(string agent_type, \n",
    "                                          string name, \n",
    "                                          uvm_component parent);\n",
    "        case (agent_type)\n",
    "            \"UART\":     return uart_agent::type_id::create(name, parent);\n",
    "            \"SPI\":      return spi_agent::type_id::create(name, parent);\n",
    "            \"I2C\":      return i2c_agent::type_id::create(name, parent);\n",
    "            \"AXI4\":     return axi4_agent::type_id::create(name, parent);\n",
    "            \"APB\":      return apb_agent::type_id::create(name, parent);\n",
    "            \"GENERIC\":  return generic_agent::type_id::create(name, parent);\n",
    "            default: begin\n",
    "                `uvm_fatal(\"AGENT_FACTORY\", $sformatf(\"Unknown agent type: %s\", agent_type))\n",
    "                return null;\n",
    "            end\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.6 Multiple Agent Coordination\n",
    "\n",
    "### Agent Coordination Patterns\n",
    "\n",
    "When multiple agents work together, coordination becomes essential for proper testbench operation.\n",
    "\n",
    "```systemverilog\n",
    "class multi_agent_coordinator extends uvm_component;\n",
    "    `uvm_component_utils(multi_agent_coordinator)\n",
    "    \n",
    "    // Agent handles\n",
    "    master_agent m_agent;\n",
    "    slave_agent  s_agent;\n",
    "    monitor_agent mon_agent;\n",
    "    \n",
    "    // Coordination mechanisms\n",
    "    uvm_event_pool event_pool;\n",
    "    uvm_barrier    phase_barrier;\n",
    "    \n",
    "    // Analysis ports for coordination\n",
    "    uvm_analysis_port #(coordination_event) coord_port;\n",
    "    uvm_analysis_export #(master_transaction) master_export;\n",
    "    uvm_analysis_export #(slave_transaction) slave_export;\n",
    "    \n",
    "    function new(string name = \"multi_agent_coordinator\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        event_pool = uvm_event_pool::get_global_pool();\n",
    "        phase_barrier = new(\"phase_barrier\", 2); // 2 agents to coordinate\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create analysis ports/exports\n",
    "        coord_port = new(\"coord_port\", this);\n",
    "        master_export = new(\"master_export\", this);\n",
    "        slave_export = new(\"slave_export\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect to agent analysis ports\n",
    "        m_agent.analysis_port.connect(master_export);\n",
    "        s_agent.analysis_port.connect(slave_export);\n",
    "    endfunction\n",
    "    \n",
    "    // Coordinate agent activities\n",
    "    task coordinate_agents();\n",
    "        fork\n",
    "            coordinate_master();\n",
    "            coordinate_slave();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    task coordinate_master();\n",
    "        uvm_event start_event = event_pool.get(\"master_start\");\n",
    "        uvm_event done_event = event_pool.get(\"master_done\");\n",
    "        \n",
    "        // Wait for coordination signal\n",
    "        start_event.wait_on();\n",
    "        \n",
    "        // Signal master agent to start\n",
    "        m_agent.start_activity();\n",
    "        \n",
    "        // Wait for master completion\n",
    "        m_agent.wait_for_completion();\n",
    "        \n",
    "        // Signal completion\n",
    "        done_event.trigger();\n",
    "    endtask\n",
    "    \n",
    "    task coordinate_slave();\n",
    "        uvm_event start_event = event_pool.get(\"slave_start\");\n",
    "        uvm_event done_event = event_pool.get(\"slave_done\");\n",
    "        \n",
    "        // Wait for coordination signal\n",
    "        start_event.wait_on();\n",
    "        \n",
    "        // Signal slave agent to start\n",
    "        s_agent.start_activity();\n",
    "        \n",
    "        // Wait for slave completion\n",
    "        s_agent.wait_for_completion();\n",
    "        \n",
    "        // Signal completion\n",
    "        done_event.trigger();\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Master-Slave Agent Coordination\n",
    "\n",
    "```systemverilog\n",
    "class master_slave_env extends uvm_env;\n",
    "    `uvm_component_utils(master_slave_env)\n",
    "    \n",
    "    master_agent masters[];\n",
    "    slave_agent  slaves[];\n",
    "    \n",
    "    // Coordination components\n",
    "    transaction_scheduler scheduler;\n",
    "    response_coordinator  response_coord;\n",
    "    \n",
    "    // Configuration\n",
    "    int num_masters = 2;\n",
    "    int num_slaves = 4;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create master agents\n",
    "        masters = new[num_masters];\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            masters[i] = master_agent::type_id::create($sformatf(\"master_%0d\", i), this);\n",
    "        end\n",
    "        \n",
    "        // Create slave agents\n",
    "        slaves = new[num_slaves];\n",
    "        for (int i = 0; i < num_slaves; i++) begin\n",
    "            slaves[i] = slave_agent::type_id::create($sformatf(\"slave_%0d\", i), this);\n",
    "        end\n",
    "        \n",
    "        // Create coordination components\n",
    "        scheduler = transaction_scheduler::type_id::create(\"scheduler\", this);\n",
    "        response_coord = response_coordinator::type_id::create(\"response_coord\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect masters to scheduler\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            masters[i].request_port.connect(scheduler.request_exports[i]);\n",
    "        end\n",
    "        \n",
    "        // Connect scheduler to slaves\n",
    "        for (int i = 0; i < num_slaves; i++) begin\n",
    "            scheduler.slave_ports[i].connect(slaves[i].request_export);\n",
    "            slaves[i].response_port.connect(response_coord.response_exports[i]);\n",
    "        end\n",
    "        \n",
    "        // Connect response coordinator back to masters\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            response_coord.master_ports[i].connect(masters[i].response_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent Synchronization Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "class synchronized_agents extends uvm_env;\n",
    "    `uvm_component_utils(synchronized_agents)\n",
    "    \n",
    "    producer_agent producer;\n",
    "    consumer_agent consumer;\n",
    "    \n",
    "    // Synchronization primitives\n",
    "    uvm_event      data_ready;\n",
    "    uvm_event      data_consumed;\n",
    "    semaphore      data_semaphore;\n",
    "    mailbox #(transaction_item) data_mailbox;\n",
    "    \n",
    "    function new(string name = \"synchronized_agents\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        data_semaphore = new(1); // Single resource\n",
    "        data_mailbox = new(10);  // Buffer for 10 items\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        producer = producer_agent::type_id::create(\"producer\", this);\n",
    "        consumer = consumer_agent::type_id::create(\"consumer\", this);\n",
    "        \n",
    "        // Get events from global pool\n",
    "        data_ready = uvm_event_pool::get_global(\"data_ready\");\n",
    "        data_consumed = uvm_event_pool::get_global(\"data_consumed\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Pass synchronization objects to agents\n",
    "        producer.data_ready_event = data_ready;\n",
    "        producer.data_mailbox = data_mailbox;\n",
    "        producer.data_semaphore = data_semaphore;\n",
    "        \n",
    "        consumer.data_ready_event = data_ready;\n",
    "        consumer.data_consumed_event = data_consumed;\n",
    "        consumer.data_mailbox = data_mailbox;\n",
    "        consumer.data_semaphore = data_semaphore;\n",
    "    endfunction\n",
    "    \n",
    "    // Coordinated execution\n",
    "    task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            producer.run_producer();\n",
    "            consumer.run_consumer();\n",
    "            monitor_synchronization();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    task monitor_synchronization();\n",
    "        int transaction_count = 0;\n",
    "        \n",
    "        forever begin\n",
    "            data_consumed.wait_on();\n",
    "            transaction_count++;\n",
    "            `uvm_info(\"SYNC_MONITOR\", $sformatf(\"Transaction %0d completed\", transaction_count), UVM_LOW)\n",
    "            data_consumed.reset();\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.7 Advanced Agent Concepts\n",
    "\n",
    "### Hierarchical Agents\n",
    "\n",
    "```systemverilog\n",
    "class hierarchical_agent extends uvm_agent;\n",
    "    `uvm_component_utils(hierarchical_agent)\n",
    "    \n",
    "    // Sub-agents for different protocol layers\n",
    "    physical_layer_agent   phy_agent;\n",
    "    data_link_layer_agent  dll_agent;\n",
    "    network_layer_agent    net_agent;\n",
    "    \n",
    "    // Cross-layer communication\n",
    "    uvm_analysis_port #(phy_transaction) phy_to_dll_port;\n",
    "    uvm_analysis_port #(dll_transaction) dll_to_net_port;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Build sub-agents\n",
    "        phy_agent = physical_layer_agent::type_id::create(\"phy_agent\", this);\n",
    "        dll_agent = data_link_layer_agent::type_id::create(\"dll_agent\", this);\n",
    "        net_agent = network_layer_agent::type_id::create(\"net_agent\", this);\n",
    "        \n",
    "        // Create cross-layer ports\n",
    "        phy_to_dll_port = new(\"phy_to_dll_port\", this);\n",
    "        dll_to_net_port = new(\"dll_to_net_port\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect layers\n",
    "        phy_agent.analysis_port.connect(phy_to_dll_port);\n",
    "        phy_to_dll_port.connect(dll_agent.phy_export);\n",
    "        \n",
    "        dll_agent.analysis_port.connect(dll_to_net_port);\n",
    "        dll_to_net_port.connect(net_agent.dll_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent with Built-in Scoreboards\n",
    "\n",
    "```systemverilog\n",
    "class self_checking_agent extends uvm_agent;\n",
    "    `uvm_component_utils(self_checking_agent)\n",
    "    \n",
    "    // Standard components\n",
    "    my_driver    driver;\n",
    "    my_monitor   monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    // Built-in checking\n",
    "    my_scoreboard   scoreboard;\n",
    "    my_predictor    predictor;\n",
    "    \n",
    "    // Internal analysis connections\n",
    "    uvm_analysis_port #(my_transaction) pred_port;\n",
    "    uvm_analysis_port #(my_transaction) mon_port;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Build standard components\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "        \n",
    "        // Build checking components\n",
    "        scoreboard = my_scoreboard::type_id::create(\"scoreboard\", this);\n",
    "        predictor = my_predictor::type_id::create(\"predictor\", this);\n",
    "        \n",
    "        // Create analysis ports\n",
    "        pred_port = new(\"pred_port\", this);\n",
    "        mon_port = new(\"mon_port\", this);"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63c3dea3",
   "metadata": {},
   "source": [
    "## Part III: Advanced UVM Concepts"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3eb9a964",
   "metadata": {},
   "source": [
    "**Chapter 10: UVM Scoreboard and Checking**\n",
    "- Scoreboard design patterns\n",
    "- Transaction comparison\n",
    "- Self-checking testbenches\n",
    "- Coverage-driven verification\n",
    "- Functional coverage implementation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b855d3ff",
   "metadata": {},
   "source": [
    "**Chapter 11: UVM Configuration and Factory**\n",
    "- Configuration database usage\n",
    "- Hierarchical configuration\n",
    "- Factory registration and overrides\n",
    "- Type and instance overrides\n",
    "- Configuration best practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea22357b",
   "metadata": {},
   "source": [
    "**Chapter 12: UVM Phases and Synchronization**\n",
    "- UVM phase mechanism\n",
    "- Build, connect, run, and cleanup phases\n",
    "- Phase synchronization\n",
    "- Objections and drain time\n",
    "- Phase jumping and scheduling"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bef626bf",
   "metadata": {},
   "source": [
    "**Chapter 13: UVM Analysis and TLM**\n",
    "- Transaction Level Modeling (TLM)\n",
    "- Analysis ports, exports, and FIFOs\n",
    "- uvm_analysis_port usage\n",
    "- Subscriber patterns\n",
    "- Cross-component communication"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cb85cdcb",
   "metadata": {},
   "source": [
    "## Part IV: Practical Implementation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3347993d",
   "metadata": {},
   "source": [
    "**Chapter 14: Building Your First UVM Testbench**\n",
    "- Step-by-step testbench creation\n",
    "- Simple ALU verification example\n",
    "- Component integration\n",
    "- Running and debugging tests\n",
    "- Common pitfalls and solutions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd8b11a8",
   "metadata": {},
   "source": [
    "**Chapter 15: Advanced Verification Scenarios**\n",
    "- Constrained random testing\n",
    "- Directed testing integration\n",
    "- Error injection techniques\n",
    "- Protocol violation testing\n",
    "- Corner case verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3465846",
   "metadata": {},
   "source": [
    "**Chapter 16: UVM Register Model (RAL)**\n",
    "- Register abstraction layer concepts\n",
    "- Register model generation\n",
    "- Front-door vs back-door access\n",
    "- Built-in register sequences\n",
    "- Memory modeling"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b828e835",
   "metadata": {},
   "source": [
    "**Chapter 17: UVM Debugging and Methodology**\n",
    "- UVM reporting and messaging\n",
    "- Debugging techniques and tools\n",
    "- Waveform analysis\n",
    "- Transaction recording\n",
    "- Performance optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e967259",
   "metadata": {},
   "source": [
    "## Part V: Real-World Applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b6f6cf8",
   "metadata": {},
   "source": [
    "**Chapter 18: Multi-Interface Verification**\n",
    "- Handling multiple protocols\n",
    "- Interface synchronization\n",
    "- Cross-interface checking\n",
    "- Resource sharing strategies\n",
    "- Scalability considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf5e4b79",
   "metadata": {},
   "source": [
    "**Chapter 19: Verification IP (VIP) Integration**\n",
    "- Using commercial VIP\n",
    "- VIP configuration and customization\n",
    "- Protocol compliance checking\n",
    "- Performance verification\n",
    "- Interoperability testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6676c3db",
   "metadata": {},
   "source": [
    "**Chapter 20: Advanced UVM Patterns**\n",
    "- Layered testbench architecture\n",
    "- Reactive sequences\n",
    "- Virtual sequence coordination\n",
    "- Dynamic component creation\n",
    "- Parameterized components"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf29efaf",
   "metadata": {},
   "source": [
    "## Part VI: Best Practices and Optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf6f0f76",
   "metadata": {},
   "source": [
    "**Chapter 21: UVM Coding Guidelines and Style**\n",
    "- Naming conventions\n",
    "- Code organization\n",
    "- Documentation standards\n",
    "- Reusability guidelines\n",
    "- Maintenance considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a85cb744",
   "metadata": {},
   "source": [
    "**Chapter 22: Performance and Scalability**\n",
    "- Simulation performance optimization\n",
    "- Memory management\n",
    "- Parallel execution strategies\n",
    "- Resource allocation\n",
    "- Bottleneck identification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f16efab6",
   "metadata": {},
   "source": [
    "**Chapter 23: Integration with Other Tools**\n",
    "- Formal verification integration\n",
    "- Coverage analysis tools\n",
    "- Regression management\n",
    "- Continuous integration\n",
    "- Metric collection and analysis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b91a58ba",
   "metadata": {},
   "source": [
    "## Part VII: Case Studies and Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a47c385e",
   "metadata": {},
   "source": [
    "**Chapter 24: Complete SPI Verification Example**\n",
    "- SPI protocol overview\n",
    "- Full testbench implementation\n",
    "- Test scenarios and coverage\n",
    "- Debugging real issues\n",
    "- Results analysis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "abb363d2",
   "metadata": {},
   "source": [
    "**Chapter 25: PCIe Verification Case Study**\n",
    "- PCIe protocol complexity\n",
    "- Layered verification approach\n",
    "- Transaction-level modeling\n",
    "- Error handling verification\n",
    "- Performance testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce49f919",
   "metadata": {},
   "source": [
    "**Chapter 26: Memory Controller Verification**\n",
    "- DDR protocol verification\n",
    "- Multi-channel coordination\n",
    "- Bandwidth and latency testing\n",
    "- Error correction verification\n",
    "- Power management testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92aa6758",
   "metadata": {},
   "source": [
    "## Appendices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e77d66ad",
   "metadata": {},
   "source": [
    "**Appendix A: UVM Quick Reference**\n",
    "- Class hierarchy diagram\n",
    "- Phase execution order\n",
    "- Common macros and utilities\n",
    "- Configuration database methods\n",
    "- Factory override syntax"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "232c1880",
   "metadata": {},
   "source": [
    "**Appendix B: Common Error Messages and Solutions**\n",
    "- Compilation errors\n",
    "- Runtime errors\n",
    "- Phase-related issues\n",
    "- Factory problems\n",
    "- Configuration issues"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "35cbe971",
   "metadata": {},
   "source": [
    "**Appendix C: Tool-Specific Information**\n",
    "- Simulator differences\n",
    "- Compilation flags\n",
    "- Debug options\n",
    "- Performance tuning\n",
    "- Version compatibility"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18bc7d25",
   "metadata": {},
   "source": [
    "**Appendix D: Additional Resources**\n",
    "- UVM specification documents\n",
    "- Online tutorials and courses\n",
    "- Community forums\n",
    "- Books and publications\n",
    "- Training opportunities"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6dd00369",
   "metadata": {},
   "source": [
    "## Learning Path Recommendations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eac99657",
   "metadata": {},
   "source": [
    "### Beginner Path (Chapters 1-9)\n",
    "Start with foundational concepts and work through each core component systematically. Practice with simple examples after each chapter."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8aaf3ef5",
   "metadata": {},
   "source": [
    "### Intermediate Path (Chapters 10-17)\n",
    "Focus on advanced concepts and practical implementation. Build complete testbenches and experiment with different verification scenarios."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f016ce8e",
   "metadata": {},
   "source": [
    "### Advanced Path (Chapters 18-26)\n",
    "Explore complex verification challenges and real-world applications. Study case studies and implement large-scale verification projects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5cd69194",
   "metadata": {},
   "source": [
    "### Prerequisites\n",
    "- Basic SystemVerilog knowledge\n",
    "- Understanding of digital design\n",
    "- Familiarity with verification concepts\n",
    "- Access to SystemVerilog simulator with UVM library"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01babddf",
   "metadata": {},
   "source": [
    "### Estimated Learning Timeline\n",
    "- **Beginner Level**: 6-8 weeks (part-time study)\n",
    "- **Intermediate Level**: 8-10 weeks (part-time study)  \n",
    "- **Advanced Level**: 10-12 weeks (part-time study)\n",
    "- **Total Mastery**: 6-8 months with hands-on practice\n",
    "\n",
    "This tutorial guide provides a structured approach to learning UVM from basics to advanced concepts, with practical examples and real-world applications throughout the journey."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
