<BaliSimProject version="1.3" path="." stage="1" language="0" name="shift_register_map" simType="Active-HDL">
    <Source worklib="" path="SPI_controller/SPI_controller_SPI_controller_mapvho.vho" type="VHDL" include="none"/>
    <Source worklib="" path="SPI_controller/SPI_controller_SPI_controller_mapvho.sdf" type="VHDL" include="none"/>
    <Sdf path="SPI_controller/SPI_controller_SPI_controller_mapvho.sdf"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="" name=""/>
</BaliSimProject>
