Flow report for Project
<<<<<<< Updated upstream
Thu Jul 11 12:58:03 2019
=======
Tue Jul 16 16:16:43 2019
>>>>>>> Stashed changes
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
<<<<<<< Updated upstream
; Flow Status                        ; Successful - Thu Jul 11 12:58:03 2019       ;
=======
; Flow Status                        ; Successful - Tue Jul 16 16:16:43 2019       ;
>>>>>>> Stashed changes
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; Project                                     ;
; Top-level Entity Name              ; Project                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
<<<<<<< Updated upstream
; Total logic elements               ; 258 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 255 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 100 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 100                                         ;
=======
; Total logic elements               ; 256 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 252 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 101 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 101                                         ;
>>>>>>> Stashed changes
; Total pins                         ; 88 / 529 ( 17 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600 / 3,981,312 ( 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
; Start date & time ; 07/11/2019 12:56:54 ;
=======
; Start date & time ; 07/16/2019 16:15:20 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; Project             ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
<<<<<<< Updated upstream
; COMPILER_SIGNATURE_ID               ; 249164774226282.156286421309256        ; --            ; --          ; --                                ;
=======
; COMPILER_SIGNATURE_ID               ; 249164774226282.156330812019184        ; --            ; --          ; --                                ;
>>>>>>> Stashed changes
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; 00:00:20     ; 1.0                     ; 4774 MB             ; 00:00:41                           ;
; Fitter               ; 00:00:32     ; 1.0                     ; 5695 MB             ; 00:00:47                           ;
; Assembler            ; 00:00:04     ; 1.0                     ; 4691 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:04     ; 1.0                     ; 4849 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4649 MB             ; 00:00:02                           ;
; Total                ; 00:01:02     ; --                      ; --                  ; 00:01:38                           ;
=======
; Analysis & Synthesis ; 00:00:24     ; 1.0                     ; 4773 MB             ; 00:00:44                           ;
; Fitter               ; 00:00:40     ; 1.0                     ; 5763 MB             ; 00:00:55                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 4691 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:05     ; 1.0                     ; 4850 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4649 MB             ; 00:00:02                           ;
; Total                ; 00:01:15     ; --                      ; --                  ; 00:01:49                           ;
>>>>>>> Stashed changes
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; ASUS             ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; ASUS             ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; ASUS             ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; ASUS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; ASUS             ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project
quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project
quartus_sta Project -c Project
quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project



