==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 103.063 ; gain = 45.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 103.063 ; gain = 45.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 113.352 ; gain = 56.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 118.043 ; gain = 60.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (asymmetric_axi_transfer/top.cpp:67) in function 'mmult_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (asymmetric_axi_transfer/top.cpp:71) in function 'mmult_hw' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 148.840 ; gain = 91.551
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (asymmetric_axi_transfer/top.cpp:65:35) in function 'mmult_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 165.082 ; gain = 107.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_buf_load_2', asymmetric_axi_transfer/top.cpp:72) on array 'in_buf', asymmetric_axi_transfer/top.cpp:30 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1287.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.871 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.276 seconds; current allocated memory: 158.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_hw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_hw_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_hw' is 16272 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_8680_p2 == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 7.544 seconds; current allocated memory: 183.123 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 311.410 ; gain = 254.121
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 88.67 seconds; peak allocated memory: 183.123 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.082 ; gain = 46.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.082 ; gain = 46.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:92).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 112.059 ; gain = 54.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.625 ; gain = 59.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.574 ; gain = 86.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.098 ; gain = 87.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.532 seconds; current allocated memory: 92.928 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 93.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 94.552 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.977 ; gain = 88.895
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 14.142 seconds; peak allocated memory: 94.552 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 45.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 45.500
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mmult_hw' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.195 ; gain = 45.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.195 ; gain = 45.438
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mmult_hw' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:92).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 111.578 ; gain = 54.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.492 ; gain = 59.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.734 ; gain = 85.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.020 ; gain = 86.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.214 seconds; current allocated memory: 93.021 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 93.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 94.537 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.207 ; gain = 89.000
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.924 seconds; peak allocated memory: 94.537 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 45.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 45.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:92).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.328 ; gain = 55.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.680 ; gain = 59.355
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.836 ; gain = 86.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.098 ; gain = 86.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.09 seconds; current allocated memory: 92.930 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 93.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 94.524 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 146.523 ; gain = 89.199
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.715 seconds; peak allocated memory: 94.524 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:92).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.949 ; gain = 54.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.734 ; gain = 59.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.414 ; gain = 86.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.457 ; gain = 87.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.651 seconds; current allocated memory: 92.953 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 93.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 94.551 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.492 ; gain = 89.316
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.38 seconds; peak allocated memory: 94.551 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
asymmetric_axi_transfer/top.cpp:70:4: error: array initializer must be an initializer list
 T a[4] = 0;
   ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
asymmetric_axi_transfer/top.cpp:70:4: error: array initializer must be an initializer list
 T a[4] = 0;
   ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
asymmetric_axi_transfer/top.cpp:70:4: error: array initializer must be an initializer list
 T a[4] = 0;
   ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
asymmetric_axi_transfer/top.cpp:70:4: error: array initializer must be an initializer list
 T a[4] = 0;
   ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:19: error: use of undeclared identifier 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 103.258 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 103.258 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 112.082 ; gain = 55.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 116.852 ; gain = 59.898
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 144.035 ; gain = 87.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 144.797 ; gain = 87.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.148 seconds; current allocated memory: 94.516 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 95.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 97.126 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 152.164 ; gain = 95.211
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 24.941 seconds; peak allocated memory: 97.126 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
ERROR: [HLS 200-70] F:\Hardware_Implementation\asymmetric_axi_transfer\solution1\.autopilot\db\top.pp.0.cpp:24198:38: error: use of undeclared identifier 'IS_SIZE' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=IS_SIZE bundle=CONTROL_BUS
                                     ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.168 ; gain = 45.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.168 ; gain = 45.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.719 ; gain = 53.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.102 ; gain = 59.008
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 142.676 ; gain = 84.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.383 ; gain = 86.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.616 seconds; current allocated memory: 94.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 95.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 97.235 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.906 ; gain = 94.813
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.039 seconds; peak allocated memory: 97.235 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.324 ; gain = 55.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.902 ; gain = 59.668
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.781 ; gain = 86.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.566 ; gain = 87.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.405 seconds; current allocated memory: 94.577 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 95.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 97.238 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.465 ; gain = 95.230
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.852 seconds; peak allocated memory: 97.238 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.039 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.039 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.746 ; gain = 54.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.047 ; gain = 60.086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.012 ; gain = 87.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.535 ; gain = 87.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.1 seconds; current allocated memory: 94.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 95.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 97.215 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.086 ; gain = 96.125
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.574 seconds; peak allocated memory: 97.215 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.566 ; gain = 53.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.742 ; gain = 58.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.176 ; gain = 85.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.711 ; gain = 86.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.917 seconds; current allocated memory: 94.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 97.215 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 153.121 ; gain = 95.266
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.332 seconds; peak allocated memory: 97.215 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 45.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 45.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.223 ; gain = 54.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.113 ; gain = 59.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.582 ; gain = 86.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.367 ; gain = 86.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.937 seconds; current allocated memory: 94.576 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 95.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 97.236 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.855 ; gain = 95.375
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.391 seconds; peak allocated memory: 97.236 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.801 ; gain = 53.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.008 ; gain = 59.180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.836 ; gain = 86.008
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.098 ; gain = 86.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOAD_W_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:54) on array 'input_buf', asymmetric_axi_transfer/top.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.727 seconds; current allocated memory: 94.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 95.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 97.977 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 153.379 ; gain = 95.551
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.946 seconds; peak allocated memory: 97.977 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.324 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.324 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.777 ; gain = 54.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.980 ; gain = 59.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37) in function 'test_shit' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOAD_W_2' (asymmetric_axi_transfer/top.cpp:39) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:70).
INFO: [XFORM 203-501] Unrolling loop 'LOAD_W_2' (asymmetric_axi_transfer/top.cpp:39) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (asymmetric_axi_transfer/top.cpp:54) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:75) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
ERROR: [XFORM 203-123] Cannot stream  'in_stream.keep.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 45.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 45.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.199 ; gain = 54.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.973 ; gain = 59.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.316 ; gain = 87.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.578 ; gain = 87.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:53) on array 'input_buf', asymmetric_axi_transfer/top.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.596 seconds; current allocated memory: 94.626 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 95.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 97.862 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 152.656 ; gain = 95.387
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.768 seconds; peak allocated memory: 97.862 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 46.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 46.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.742 ; gain = 54.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.184 ; gain = 60.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.406 ; gain = 87.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.668 ; gain = 87.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:53) on array 'input_buf', asymmetric_axi_transfer/top.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.499 seconds; current allocated memory: 94.628 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 95.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 97.864 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 152.711 ; gain = 95.895
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.593 seconds; peak allocated memory: 97.864 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 46.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 46.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.145 ; gain = 55.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.906 ; gain = 59.852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.535 ; gain = 87.480
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.324 ; gain = 88.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOAD_W_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:53) on array 'input_buf', asymmetric_axi_transfer/top.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.976 seconds; current allocated memory: 94.631 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 95.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 97.932 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 154.230 ; gain = 97.176
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.361 seconds; peak allocated memory: 97.932 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 111.840 ; gain = 53.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.031 ; gain = 59.168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 142.957 ; gain = 85.094
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (asymmetric_axi_transfer/top.cpp:50:40) in function 'test_shit' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.387 ; gain = 86.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOAD_W_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55) and 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55) and 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55) and 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55) and 'fadd' operation ('sum', asymmetric_axi_transfer/top.cpp:76->asymmetric_axi_transfer/top.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.163 seconds; current allocated memory: 94.903 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 95.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 97.932 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 153.625 ; gain = 95.762
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.138 seconds; peak allocated memory: 97.932 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.137 ; gain = 45.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.137 ; gain = 45.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.137 ; gain = 54.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.980 ; gain = 59.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.121 ; gain = 85.500
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50:40) in function 'test_shit' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.164 ; gain = 86.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.387 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 95.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 97.811 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.527 ; gain = 95.906
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.058 seconds; peak allocated memory: 97.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.430 ; gain = 55.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.977 ; gain = 59.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.133 ; gain = 85.984
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50:40) in function 'test_shit' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.438 ; gain = 87.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.063 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 95.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 97.810 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.000 ; gain = 96.852
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.767 seconds; peak allocated memory: 97.810 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.160 ; gain = 45.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.160 ; gain = 45.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.281 ; gain = 54.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.086 ; gain = 59.469
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.215 ; gain = 85.598
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.500 ; gain = 86.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:53) on array 'input_buf', asymmetric_axi_transfer/top.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.043 seconds; current allocated memory: 94.631 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 95.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 97.932 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.309 ; gain = 95.691
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.022 seconds; peak allocated memory: 97.932 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.199 ; gain = 45.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.199 ; gain = 45.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.285 ; gain = 54.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.910 ; gain = 59.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.063 ; gain = 87.172
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 146.086 ; gain = 88.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.148 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 98.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 162.117 ; gain = 104.227
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.074 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.285 ; gain = 45.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.285 ; gain = 45.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.961 ; gain = 54.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.148 ; gain = 59.621
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.707 ; gain = 88.180
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.230 ; gain = 88.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.849 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.203 ; gain = 104.676
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.454 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.270 ; gain = 45.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.270 ; gain = 45.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.914 ; gain = 54.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.000 ; gain = 59.195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.430 ; gain = 87.625
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.449 ; gain = 88.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.464 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 162.176 ; gain = 104.371
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.092 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 45.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 45.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.707 ; gain = 53.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.098 ; gain = 59.371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.922 ; gain = 87.195
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 145.961 ; gain = 88.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 162.359 ; gain = 104.633
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 19.786 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.219 ; gain = 54.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.809 ; gain = 59.406
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.043 ; gain = 87.641
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.828 ; gain = 88.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.763 seconds; current allocated memory: 97.041 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 98.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 102.406 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.191 ; gain = 104.789
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.518 seconds; peak allocated memory: 102.406 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.258 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.258 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.305 ; gain = 55.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.859 ; gain = 59.840
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.188 ; gain = 88.168
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.977 ; gain = 88.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.64 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 98.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 161.836 ; gain = 104.816
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.577 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.238 ; gain = 45.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.238 ; gain = 45.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.184 ; gain = 54.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.031 ; gain = 59.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.285 ; gain = 87.813
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 146.199 ; gain = 88.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.654 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 161.906 ; gain = 104.434
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.368 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.207 ; gain = 55.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 116.973 ; gain = 59.891
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.750 ; gain = 87.668
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.793 ; gain = 88.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.432 seconds; current allocated memory: 97.041 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 98.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 102.403 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 162.594 ; gain = 105.512
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.093 seconds; peak allocated memory: 102.403 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.793 ; gain = 53.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.066 ; gain = 59.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.559 ; gain = 87.762
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.559 ; gain = 87.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.372 seconds; current allocated memory: 97.041 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 98.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 102.406 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.070 ; gain = 104.273
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.979 seconds; peak allocated memory: 102.406 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.195 ; gain = 45.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.195 ; gain = 45.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 111.723 ; gain = 54.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 116.844 ; gain = 59.617
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 145.344 ; gain = 88.117
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 146.133 ; gain = 88.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.598 seconds; current allocated memory: 97.056 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 98.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 102.428 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 162.336 ; gain = 105.109
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 36.192 seconds; peak allocated memory: 102.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.230 ; gain = 45.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.230 ; gain = 45.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.625 ; gain = 53.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.969 ; gain = 59.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.371 ; gain = 87.641
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.160 ; gain = 88.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.196 seconds; current allocated memory: 97.056 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 98.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 102.428 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 162.371 ; gain = 104.641
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.043 seconds; peak allocated memory: 102.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 46.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 46.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.762 ; gain = 54.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.844 ; gain = 59.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.461 ; gain = 88.445
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.500 ; gain = 89.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.367 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.180 ; gain = 105.164
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.903 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.203 ; gain = 46.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.203 ; gain = 46.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 112.238 ; gain = 55.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 116.738 ; gain = 59.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.734 ; gain = 87.531
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 145.781 ; gain = 88.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.508 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 162.445 ; gain = 105.242
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 18.402 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.191 ; gain = 55.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.074 ; gain = 60.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.789 ; gain = 86.750
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.301 ; gain = 89.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.139 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 98.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.938 ; gain = 105.898
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.699 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.113 ; gain = 55.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.918 ; gain = 59.922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.484 ; gain = 88.488
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.273 ; gain = 89.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.298 seconds; current allocated memory: 97.086 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 98.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Bundling port 'index' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 102.521 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 161.910 ; gain = 104.914
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.081 seconds; peak allocated memory: 102.521 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.324 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.324 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.563 ; gain = 55.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.059 ; gain = 59.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.273 ; gain = 88.121
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.059 ; gain = 88.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.724 seconds; current allocated memory: 97.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 98.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'index' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 102.424 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 161.816 ; gain = 104.664
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.357 seconds; peak allocated memory: 102.424 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 45.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 45.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.863 ; gain = 54.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.047 ; gain = 59.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.531 ; gain = 88.258
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.293 ; gain = 89.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.757 seconds; current allocated memory: 97.041 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 98.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'index' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 102.402 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 162.098 ; gain = 104.824
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.553 seconds; peak allocated memory: 102.402 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.363 ; gain = 54.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.148 ; gain = 59.629
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.629 ; gain = 88.109
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.406 ; gain = 88.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.724 seconds; current allocated memory: 97.085 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 98.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'index' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 102.425 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.387 ; gain = 104.867
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.456 seconds; peak allocated memory: 102.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.289 ; gain = 55.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.063 ; gain = 60.191
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.723 ; gain = 87.852
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.488 ; gain = 88.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.401 seconds; current allocated memory: 97.085 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 98.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'my_index' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 102.426 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.691 ; gain = 105.820
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.932 seconds; peak allocated memory: 102.426 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.023 ; gain = 45.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.023 ; gain = 45.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.313 ; gain = 54.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.160 ; gain = 59.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 144.824 ; gain = 86.969
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 145.586 ; gain = 87.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.247 seconds; current allocated memory: 96.728 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 98.0==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.254 ; gain = 46.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.254 ; gain = 46.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.316 ; gain = 55.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.230 ; gain = 60.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.262 ; gain = 87.336
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.703 ; gain = 88.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.344 seconds; current allocated memory: 96.727 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 98.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 101.620 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 160.605 ; gain = 103.680
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.019 seconds; peak allocated memory: 101.620 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.156 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.156 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.320 ; gain = 55.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.723 ; gain = 59.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.195 ; gain = 86.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.477 ; gain = 87.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.543 seconds; current allocated memory: 94.527 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 95.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 97.072 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 151.586 ; gain = 94.469
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.218 seconds; peak allocated memory: 97.072 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.023 ; gain = 55.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.227 ; gain = 60.340
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.699 ; gain = 86.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.484 ; gain = 87.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.271 seconds; current allocated memory: 94.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 95.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 97.206 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 152.484 ; gain = 95.598
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.986 seconds; peak allocated memory: 97.206 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.789 ; gain = 54.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.129 ; gain = 59.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.543 ; gain = 85.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.305 ; gain = 86.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.778 seconds; current allocated memory: 94.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 97.206 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 151.949 ; gain = 94.395
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.221 seconds; peak allocated memory: 97.206 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.316 ; gain = 54.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.137 ; gain = 59.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.457 ; gain = 85.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.477 ; gain = 86.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.704 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.957 ; gain = 95.125
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.303 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 112.539 ; gain = 55.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.355 ; gain = 59.984
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.680 ; gain = 86.309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.465 ; gain = 87.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.505 seconds; current allocated memory: 94.627 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 95.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 97.264 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 152.715 ; gain = 95.344
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.293 seconds; peak allocated memory: 97.264 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.363 ; gain = 46.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.363 ; gain = 46.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.121 ; gain = 54.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.809 ; gain = 59.477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 142.852 ; gain = 85.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.391 ; gain = 87.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.661 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 152.332 ; gain = 95.000
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.596 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 45.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 45.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.027 ; gain = 54.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.293 ; gain = 59.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.793 ; gain = 86.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.816 ; gain = 87.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.026 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 152.461 ; gain = 95.074
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.595 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.203 ; gain = 54.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.000 ; gain = 59.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.566 ; gain = 86.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.746 ; gain = 87.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.713 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 95.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 152.883 ; gain = 95.430
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.258 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.258 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.258 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.828 ; gain = 54.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.848 ; gain = 59.617
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.273 ; gain = 86.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.578 ; gain = 87.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.872 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.887 ; gain = 95.656
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.442 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.195 ; gain = 45.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.195 ; gain = 45.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 112.223 ; gain = 54.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 117.027 ; gain = 59.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 143.125 ; gain = 85.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 144.148 ; gain = 86.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.898 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 152.020 ; gain = 94.676
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 35.836 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.172 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.172 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 112.238 ; gain = 55.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 116.508 ; gain = 59.328
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 143.637 ; gain = 86.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 144.414 ; gain = 87.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.689 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 95.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_data_V3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_keep_V4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_strb_V5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_user_V6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_last_V7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_id_V8' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_dest_V9' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 97.359 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 152.879 ; gain = 95.699
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 21.545 seconds; peak allocated memory: 97.359 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.141 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.141 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.219 ; gain = 55.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.016 ; gain = 60.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:75) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:54) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:75) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.195 ; gain = 87.285
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.754 ; gain = 88.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.545 seconds; current allocated memory: 97.113 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 98.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_data_V12' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_keep_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_strb_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_user_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_last_V16' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_id_V17' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/CONTROL_BUS_dest_V18' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 102.532 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 162.836 ; gain = 105.926
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 20.785 seconds; peak allocated memory: 102.532 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.199 ; gain = 45.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.199 ; gain = 45.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.281 ; gain = 55.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.992 ; gain = 59.766
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:75) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:54) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:75) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.938 ; gain = 87.711
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.961 ; gain = 88.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.456 seconds; current allocated memory: 97.113 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 98.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 102.447 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 162.363 ; gain = 105.137
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 21.141 seconds; peak allocated memory: 102.447 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.152 ; gain = 45.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.152 ; gain = 45.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.434 ; gain = 54.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.242 ; gain = 59.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:69).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:74) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.047 ; gain = 87.406
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 146.332 ; gain = 88.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.753 seconds; current allocated memory: 97.113 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 98.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 102.447 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 162.813 ; gain = 105.172
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 21.088 seconds; peak allocated memory: 102.447 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.359 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.359 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/test.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/test.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.340 ; gain = 55.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/test.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 117.152 ; gain = 60.113
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/test.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/test.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/test.cpp:46) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/test.cpp:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/test.cpp:68) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/test.cpp:48) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/test.cpp:68) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/test.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/test.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/test.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/test.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/test.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/test.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 145.246 ; gain = 88.207
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/test.cpp:34:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 145.770 ; gain = 88.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.119 seconds; current allocated memory: 97.097 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 98.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 101.621 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 160.977 ; gain = 103.938
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 24.857 seconds; peak allocated memory: 101.621 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.195 ; gain = 45.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.195 ; gain = 45.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.172 ; gain = 54.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.910 ; gain = 59.563
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.906 ; gain = 87.559
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.668 ; gain = 88.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.549 seconds; current allocated memory: 96.709 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 98.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 101.709 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 161.395 ; gain = 104.047
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 21.571 seconds; peak allocated memory: 101.709 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.242 ; gain = 46.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.242 ; gain = 46.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 154.078 ; gain = 96.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 191.109 ; gain = 133.930
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_OFF_1' (asymmetric_axi_transfer/top.cpp:38) in function 'test_shit' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_OFF_1' (asymmetric_axi_transfer/top.cpp:38) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'index_buf' (asymmetric_axi_transfer/top.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 254.590 ; gain = 197.410
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:45:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 266.711 ; gain = 209.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.362 seconds; current allocated memory: 207.168 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 208.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 212.711 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 278.598 ; gain = 221.418
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 46.172 seconds; peak allocated memory: 212.711 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.176 ; gain = 45.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.176 ; gain = 45.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.289 ; gain = 54.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 117.156 ; gain = 59.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_tra==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.965 ; gain = 53.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.270 ; gain = 59.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.871 ; gain = 85.828
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.531 ; gain = 87.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.636 seconds; current allocated memory: 96.725 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 98.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 101.693 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 161.273 ; gain = 103.230
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.492 seconds; peak allocated memory: 101.693 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.977 ; gain = 44.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.977 ; gain = 44.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.277 ; gain = 54.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 117.051 ; gain = 58.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.344 ; gain = 87.246
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 146.133 ; gain = 88.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.034 seconds; current allocated memory: 97.112 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 98.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 102.446 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 162.516 ; gain = 104.418
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 19.961 seconds; peak allocated memory: 102.446 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.141 ; gain = 45.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.141 ; gain = 45.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.230 ; gain = 55.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.926 ; gain = 59.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:4) to (asymmetric_axi_transfer/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.340 ; gain = 87.168
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 145.797 ; gain = 88.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.311 seconds; current allocated memory: 97.084 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 98.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 102.428 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 162.340 ; gain = 105.168
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 22.702 seconds; peak allocated memory: 102.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 103.234 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 103.234 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 112.496 ; gain = 55.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 117.258 ; gain = 60.219
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 144.227 ; gain = 87.188
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 145.766 ; gain = 88.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.598 seconds; current allocated memory: 97.232 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 98.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 102.650 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 162.992 ; gain = 105.953
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 32.15 seconds; peak allocated memory: 102.650 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 45.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.219 ; gain = 45.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 112.770 ; gain = 55.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.512 ; gain = 59.891
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.883 ; gain = 88.262
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 146.668 ; gain = 89.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.326 seconds; current allocated memory: 97.233 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 98.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 102.650 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 163.246 ; gain = 105.625
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.17 seconds; peak allocated memory: 102.650 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:28: error: use of undeclared identifier 'my_index'
   temp_buf[j] = input_buf[my_index][j];
                           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:28: error: use of undeclared identifier 'my_index'
   temp_buf[j] = input_buf[my_index][j];
                           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.512 ; gain = 55.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.027 ; gain = 59.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.012 ; gain = 87.734
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.051 ; gain = 88.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.905 seconds; current allocated memory: 96.870 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 98.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 101.914 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 161.605 ; gain = 104.328
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.786 seconds; peak allocated memory: 101.914 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[offset_buf[1]][j];
                          ^~~~~~~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[offset_buf[1]][j];
                          ^~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[offset_buf[1]][j];
                          ^~~~~~~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:55:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[offset_buf[1]][j];
                          ^~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 156.152 ; gain = 98.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 191.898 ; gain = 134.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 254.973 ; gain = 197.777
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 266.309 ; gain = 209.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.013 seconds; current allocated memory: 207.485 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 209.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 213.255 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 279.313 ; gain = 222.117
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 19.126 seconds; peak allocated memory: 213.255 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 154.855 ; gain = 97.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 190.664 ; gain = 133.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 253.512 ; gain = 196.430
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 266.160 ; gain = 209.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.896 seconds; current allocated memory: 207.704 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 209.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 213.681 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 280.582 ; gain = 223.500
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 19.103 seconds; peak allocated memory: 213.681 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.297 ; gain = 55.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.965 ; gain = 59.832
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:64) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:81).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:86) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:66) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:86) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:37) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:69) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:4) to (asymmetric_axi_transfer/top.cpp:48:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.277 ; gain = 87.145
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:44:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.352 ; gain = 89.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.447 seconds; current allocated memory: 97.437 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 99.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 102.980 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 163.281 ; gain = 106.148
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.421 seconds; peak allocated memory: 102.980 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 45.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 45.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.391 ; gain = 97.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 192.164 ; gain = 134.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:54:24) to (asymmetric_axi_transfer/top.cpp:67:24) in function 'test_shit'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 255.199 ; gain = 197.480
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 267.035 ; gain = 209.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.329 seconds; current allocated memory: 202.857 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 203.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 204.659 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 267.035 ; gain = 209.316
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.119 seconds; peak allocated memory: 204.659 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.363 ; gain = 45.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.363 ; gain = 45.930
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'test_shit' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 46.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 46.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.383 ; gain = 56.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.113 ; gain = 61.156
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.660 ; gain = 87.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.449 ; gain = 88.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.355 seconds; current allocated memory: 96.100 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 96.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_hw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_hw_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 98.949 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.078 ; gain = 98.121
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 14.97 seconds; peak allocated memory: 98.949 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.727 ; gain = 55.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.082 ; gain = 60.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.512 ; gain = 87.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.773 ; gain = 87.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.752 seconds; current allocated memory: 95.150 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 95.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_hw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_hw_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 98.072 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 154.230 ; gain = 97.180
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 14.37 seconds; peak allocated memory: 98.072 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.691 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.691 ; gain = 46.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.160 ; gain = 55.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.207 ; gain = 60.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'mmult_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'mmult_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'mmult_hw' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'mmult_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'mmult_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'mmult_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'in_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf.0' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'in_buf.0' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:57:67) to (asymmetric_axi_transfer/top.cpp:57:36) in function 'mmult_hw'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.895 ; gain = 87.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.656 ; gain = 88.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.892 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 95.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_hw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_hw_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_mux_42_32_1_1' to 'mmult_hw_mux_42_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_mux_42_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 97.001 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_0_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.125 ; gain = 95.043
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 14.304 seconds; peak allocated memory: 97.001 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.219 ; gain = 45.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.219 ; gain = 45.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.457 ; gain = 54.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.207 ; gain = 59.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'mmult_hw' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'mmult_hw' completely.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.258 ; gain = 86.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.785 ; gain = 87.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.241 seconds; current allocated memory: 93.425 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 93.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 95.259 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 148.523 ; gain = 90.906
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 12.892 seconds; peak allocated memory: 95.259 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.402 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.402 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 111.660 ; gain = 54.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 117.027 ; gain = 60.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' completely.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 144.168 ; gain = 87.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 144.691 ; gain = 87.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.771 seconds; current allocated memory: 93.455 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 93.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 95.323 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 147.926 ; gain = 90.973
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 35.788 seconds; peak allocated memory: 95.323 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.270 ; gain = 45.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.270 ; gain = 45.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.715 ; gain = 53.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.992 ; gain = 59.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.254 ; gain = 86.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.777 ; gain = 86.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.248 seconds; current allocated memory: 93.538 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 93.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 95.440 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 148.230 ; gain = 90.363
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 16.529 seconds; peak allocated memory: 95.440 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.137 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.137 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.715 ; gain = 54.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.961 ; gain = 59.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:55) in function 'mmult_hw' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.941 ; gain = 86.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.469 ; gain = 87.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.355 seconds; current allocated memory: 93.571 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 93.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 95.471 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 148.266 ; gain = 91.113
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-112] Total elapsed time: 12.961 seconds; peak allocated memory: 95.471 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mmult_hw' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 154.352 ; gain = 97.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 191.387 ; gain = 134.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 253.973 ; gain = 196.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 266.082 ; gain = 208.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.972 seconds; current allocated memory: 204.891 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 205.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 207.697 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 269.598 ; gain = 212.285
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.784 seconds; peak allocated memory: 207.697 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.180 ; gain = 54.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.836 ; gain = 59.254
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.801 ; gain = 86.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.848 ; gain = 87.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.556 seconds; current allocated memory: 94.628 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 97.300 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.051 ; gain = 95.469
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.024 seconds; peak allocated memory: 97.300 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.738 ; gain = 54.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.730 ; gain = 59.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.816 ; gain = 86.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.840 ; gain = 87.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.52 seconds; current allocated memory: 94.632 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 95.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 97.316 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.547 ; gain = 95.520
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.003 seconds; peak allocated memory: 97.316 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 45.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 45.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 113.000 ; gain = 55.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 119.387 ; gain = 61.969
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.539 ; gain = 88.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.867 ; gain = 89.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.798 seconds; current allocated memory: 96.681 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 97.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index_V' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 99.367 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.832 ; gain = 97.414
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.173 seconds; peak allocated memory: 99.367 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 46.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 46.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.500 ; gain = 55.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.051 ; gain = 59.785
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.527 ; gain = 86.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.832 ; gain = 87.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.17 seconds; current allocated memory: 94.741 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 95.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 97.415 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.215 ; gain = 95.949
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.131 seconds; peak allocated memory: 97.415 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.387 ; gain = 46.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.387 ; gain = 46.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.574 ; gain = 55.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.211 ; gain = 60.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.477 ; gain = 86.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.785 ; gain = 87.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.661 seconds; current allocated memory: 94.741 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 97.415 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.770 ; gain = 96.758
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.14 seconds; peak allocated memory: 97.415 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.250 ; gain = 54.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.863 ; gain = 59.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.957 ; gain = 86.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.742 ; gain = 87.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.463 seconds; current allocated memory: 94.741 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 97.415 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.160 ; gain = 95.535
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.863 seconds; peak allocated memory: 97.415 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS INTERFACE s_axilite ap_ctrl_none port=return
ERROR: [HLS 200-70] Option 'ap_none|ap_vld|ap_ack|ap_hs|ap_ovld|ap_fifo|ap_bus|ap_memory|bram|axis|s_axilite|m_axi|ap_ctrl_none|ap_ctrl_hs|ap_ctrl_chain|ap_stable' is declared more than once.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE s_axilite ap_ctrl_none port=return' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.234 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.234 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.344 ; gain = 55.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.090 ; gain = 60.191
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.059 ; gain = 86.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.598 ; gain = 87.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.877 seconds; current allocated memory: 94.613 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 95.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'index' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 97.280 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 152.332 ; gain = 95.434
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 18.455 seconds; peak allocated memory: 97.280 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 45.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 45.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.324 ; gain = 54.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.977 ; gain = 59.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.637 ; gain = 85.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.941 ; gain = 86.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.74 seconds; current allocated memory: 94.621 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 95.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 97.261 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 152.969 ; gain = 95.012
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 19.716 seconds; peak allocated memory: 97.261 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 112.656 ; gain = 55.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.152 ; gain = 59.855
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.820 ; gain = 86.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.863 ; gain = 87.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.533 seconds; current allocated memory: 94.620 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 95.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 97.261 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.598 ; gain = 95.301
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.248 seconds; peak allocated memory: 97.261 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.293 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.293 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.680 ; gain = 55.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.891 ; gain = 59.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.746 ; gain = 86.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.770 ; gain = 87.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.1 seconds; current allocated memory: 94.629 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 95.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 97.314 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.160 ; gain = 96.043
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.789 seconds; peak allocated memory: 97.314 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.168 ; gain = 45.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.168 ; gain = 45.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.160 ; gain = 54.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.918 ; gain = 59.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.371 ; gain = 86.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.652 ; gain = 87.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.431 seconds; current allocated memory: 94.629 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 95.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 97.314 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.004 ; gain = 95.680
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.998 seconds; peak allocated memory: 97.314 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 153.277 ; gain = 96.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:98->asymmetric_axi_transfer/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 188.430 ; gain = 131.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'test_shit' (asymmetric_axi_transfer/top.cpp:98->asymmetric_axi_transfer/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 251.172 ; gain = 194.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 262.609 ; gain = 205.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.209 seconds; current allocated memory: 202.525 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 203.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_uitofp_32ns_32_6_1' to 'test_shit_uitofp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_uitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 205.313 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 266.504 ; gain = 209.621
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.081 seconds; peak allocated memory: 205.313 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.320 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.320 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.480 ; gain = 54.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 115.918 ; gain = 58.813
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 141.602 ; gain = 84.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 142.129 ; gain = 85.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.697 seconds; current allocated memory: 92.311 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 92.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 94.788 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 149.832 ; gain = 92.727
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.133 seconds; peak allocated memory: 94.788 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 109.566 ; gain = 51.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 113.492 ; gain = 55.617
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 139.910 ; gain = 82.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 140.434 ; gain = 82.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.78 seconds; current allocated memory: 90.228 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 90.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 92.738 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 148.125 ; gain = 90.250
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.181 seconds; peak allocated memory: 92.738 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 109.848 ; gain = 52.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 113.559 ; gain = 55.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 139.820 ; gain = 82.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 140.344 ; gain = 82.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.348 seconds; current allocated memory: 90.228 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 90.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 92.738 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 147.930 ; gain = 90.320
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.659 seconds; peak allocated memory: 92.738 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.965 ; gain = 45.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.965 ; gain = 45.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.953 ; gain = 54.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.559 ; gain = 59.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.246 ; gain = 84.973
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.293 ; gain = 86.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.527 seconds; current allocated memory: 93.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 94.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 96.048 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 150.711 ; gain = 93.438
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.893 seconds; peak allocated memory: 96.048 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.363 ; gain = 46.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.363 ; gain = 46.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 112.398 ; gain = 55.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 116.848 ; gain = 59.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 144.336 ; gain = 87.121
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:45:40) in function 'test_shit' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 145.449 ; gain = 88.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.459 seconds; current allocated memory: 97.200 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 98.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 102.200 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 161.793 ; gain = 104.578
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 46.065 seconds; peak allocated memory: 102.200 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.957 ; gain = 45.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.957 ; gain = 45.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.273 ; gain = 54.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.980 ; gain = 59.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:58) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:60) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:80) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:50:4) to (asymmetric_axi_transfer/top.cpp:50:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:49:4) to (asymmetric_axi_transfer/top.cpp:49:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.180 ; gain = 86.887
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:45:40) in function 'test_shit' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 146.086 ; gain = 88.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.079 seconds; current allocated memory: 97.200 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 98.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.045 seconds; current allocated memory: 102.200 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 161.523 ; gain = 104.230
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 22.881 seconds; peak allocated memory: 102.200 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.262 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.262 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'test_shit' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.953 ; gain = 45.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.953 ; gain = 45.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.609 ; gain = 56.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.199 ; gain = 60.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.316 ; gain = 87.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 145.840 ; gain = 88.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.022 seconds; current allocated memory: 95.990 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 96.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 98.935 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 154.930 ; gain = 97.336
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.785 seconds; peak allocated memory: 98.935 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 45.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 45.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.484 ; gain = 56.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 119.293 ; gain = 61.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.184 ; gain = 87.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.207 ; gain = 88.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.175 seconds; current allocated memory: 96.921 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 97.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 99.860 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 157.090 ; gain = 99.230
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.828 seconds; peak allocated memory: 99.860 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.102 ; gain = 45.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.102 ; gain = 45.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.957 ; gain = 55.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.832 ; gain = 60.504
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'test_shit' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'test_shit' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'test_shit' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'test_shit' completely.
INFO: [XFORM 203-102] Partitioning array 'in_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.688 ; gain = 87.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.727 ; gain = 88.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.411 seconds; current allocated memory: 95.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 96.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 97.847 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_in_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_out_buf_0_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 153.602 ; gain = 96.273
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.949 seconds; peak allocated memory: 97.847 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 45.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 45.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.820 ; gain = 55.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.816 ; gain = 60.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'test_shit' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'test_shit' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'test_shit' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOAD_I_1' (asymmetric_axi_transfer/top.cpp:56) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'L1' (asymmetric_axi_transfer/top.cpp:66) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'STORE_O_1' (asymmetric_axi_transfer/top.cpp:79) in function 'test_shit' completely.
INFO: [XFORM 203-102] Partitioning array 'in_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.816 ; gain = 87.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.313 ; gain = 87.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.758 seconds; current allocated memory: 93.917 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 94.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 95.795 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 148.926 ; gain = 91.227
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.502 seconds; peak allocated memory: 95.795 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.316 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.316 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.910 ; gain = 56.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.645 ; gain = 60.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.332 ; gain = 88.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.117 ; gain = 89.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.794 seconds; current allocated memory: 94.084 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 94.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 96.171 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 149.914 ; gain = 93.016
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.578 seconds; peak allocated memory: 96.171 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.156 ; gain = 45.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.156 ; gain = 45.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.941 ; gain = 55.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.570 ; gain = 60.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.395 ; gain = 86.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.418 ; gain = 87.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.598 seconds; current allocated memory: 94.294 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 94.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 96.365 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_in_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 149.805 ; gain = 92.340
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.34 seconds; peak allocated memory: 96.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:82:36: error: subscripted value is not an array, pointer, or vector
   converter.val.f0 = offset_buf[i][j+0];
                      ~~~~~~~~~~~~~^~~~
asymmetric_axi_transfer/top.cpp:83:36: error: subscripted value is not an array, pointer, or vector
   converter.val.f1 = offset_buf[i][j+1];
                      ~~~~~~~~~~~~~^~~~
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:82:36: error: subscripted value is not an array, pointer, or vector
   converter.val.f0 = offset_buf[i][j+0];
                      ~~~~~~~~~~~~~^~~~
asymmetric_axi_transfer/top.cpp:83:36: error: subscripted value is not an array, pointer, or vector
   converter.val.f1 = offset_buf[i][j+1];
                      ~~~~~~~~~~~~~^~~~
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 46.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 46.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.520 ; gain = 55.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.691 ; gain = 60.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.430 ; gain = 88.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.691 ; gain = 88.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.305 seconds; current allocated memory: 94.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 94.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 96.138 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 149.551 ; gain = 92.707
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.045 seconds; peak allocated memory: 96.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 46.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 46.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.086 ; gain = 55.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.816 ; gain = 60.629
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.820 ; gain = 87.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.605 ; gain = 88.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.276 seconds; current allocated memory: 94.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 94.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 96.138 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 149.980 ; gain = 92.793
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.016 seconds; peak allocated memory: 96.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.930 ; gain = 55.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.488 ; gain = 60.273
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.848 ; gain = 87.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.371 ; gain = 88.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.038 seconds; current allocated memory: 94.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 94.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 96.138 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 149.688 ; gain = 92.473
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.92 seconds; peak allocated memory: 96.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.957 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.957 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 113.078 ; gain = 55.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.633 ; gain = 60.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.445 ; gain = 87.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.625 ; gain = 88.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.294 seconds; current allocated memory: 94.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 94.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 96.138 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 149.902 ; gain = 92.602
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.153 seconds; peak allocated memory: 96.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.563 ; gain = 55.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.453 ; gain = 60.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.957 ; gain = 87.715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.480 ; gain = 88.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.742 seconds; current allocated memory: 94.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 94.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 96.138 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 149.406 ; gain = 92.164
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.582 seconds; peak allocated memory: 96.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.172 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.172 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 113.063 ; gain = 55.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 118.055 ; gain = 60.922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.801 ; gain = 87.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.328 ; gain = 88.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.762 seconds; current allocated memory: 96.144 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 96.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_offset_buf' to 'test_shit_offset_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_weight_buf' to 'test_shit_weight_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_uitofp_32ns_32_6_1' to 'test_shit_uitofp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_uitofp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 99.201 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_offset_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_weight_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_out_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 155.902 ; gain = 98.770
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.995 seconds; peak allocated memory: 99.201 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.973 ; gain = 45.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.973 ; gain = 45.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.934 ; gain = 54.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.234 ; gain = 59.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.867 ; gain = 86.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.629 ; gain = 87.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.831 seconds; current allocated memory: 94.620 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 95.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 97.240 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.313 ; gain = 95.871
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.51 seconds; peak allocated memory: 97.240 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.230 ; gain = 45.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.230 ; gain = 45.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 112.391 ; gain = 54.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 117.152 ; gain = 59.609
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 143.750 ; gain = 86.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 144.789 ; gain = 87.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.996 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 95.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 97.283 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 153.359 ; gain = 95.816
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 38.98 seconds; peak allocated memory: 97.283 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.199 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.199 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 112.395 ; gain = 55.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 116.785 ; gain = 59.426
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 143.598 ; gain = 86.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 144.094 ; gain = 86.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.208 seconds; current allocated memory: 94.645 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 95.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 97.352 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 152.770 ; gain = 95.410
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 27.187 seconds; peak allocated memory: 97.352 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.820 ; gain = 54.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.996 ; gain = 59.625
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.488 ; gain = 87.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.750 ; gain = 87.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.602 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 95.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 97.283 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.867 ; gain = 95.496
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.109 seconds; peak allocated memory: 97.283 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.266 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.266 ; gain = 46.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.289 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.969 ; gain = 60.063
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.789 ; gain = 86.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.566 ; gain = 87.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.403 seconds; current allocated memory: 94.613 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 95.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 97.260 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.566 ; gain = 95.660
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.944 seconds; peak allocated memory: 97.260 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:48:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[my_index][j];
                          ^~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:48:27: error: array subscript is not an integer
   temp_buf[j] = input_buf[my_index][j];
                          ^~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.188 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.188 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.938 ; gain = 54.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.059 ; gain = 60.008
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.078 ; gain = 87.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.602 ; gain = 87.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.644 seconds; current allocated memory: 94.643 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 95.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 97.298 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 152.789 ; gain = 95.738
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.519 seconds; peak allocated memory: 97.298 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.352 ; gain = 55.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.074 ; gain = 60.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.934 ; gain = 86.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.723 ; gain = 87.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.501 seconds; current allocated memory: 94.629 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 95.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 97.286 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.344 ; gain = 95.395
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.991 seconds; peak allocated memory: 97.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.207 ; gain = 45.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.207 ; gain = 45.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.012 ; gain = 55.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 119.258 ; gain = 61.898
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.500 ; gain = 88.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.895 ; gain = 89.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.357 seconds; current allocated memory: 96.579 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 97.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'my_index_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 99.247 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.930 ; gain = 97.570
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.877 seconds; peak allocated memory: 99.247 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.234 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.234 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.758 ; gain = 54.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.043 ; gain = 60.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.684 ; gain = 86.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.441 ; gain = 87.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.377 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.055 ; gain = 96.047
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.146 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.117 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.117 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.805 ; gain = 54.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.344 ; gain = 60.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.344 ; gain = 86.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.395 ; gain = 87.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.29 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.039 ; gain = 95.930
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.944 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
ERROR: [HLS 200-70] pragma 'INTERFACE s_axilite register register_mode=both port=&my_index bundle=CONTROL_BUS' has unknown option 'register_mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE s_axilite register register_mode=both port=&my_index bundle=CONTROL_BUS' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
ERROR: [HLS 200-70] pragma 'INTERFACE s_axilite port=&my_index bundle=CONTROL_BUS register register_mode=both' has unknown option 'register_mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE s_axilite port=&my_index bundle=CONTROL_BUS register register_mode=both' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.699 ; gain = 54.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.902 ; gain = 59.375
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.617 ; gain = 86.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.664 ; gain = 87.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.17 seconds; current allocated memory: 94.610 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'my_index' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 97.299 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.016 ; gain = 95.488
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.024 seconds; peak allocated memory: 97.299 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 45.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 45.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.246 ; gain = 54.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.004 ; gain = 59.641
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.633 ; gain = 86.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.684 ; gain = 87.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.613 seconds; current allocated memory: 94.614 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 95.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'my_index' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 97.331 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.477 ; gain = 96.113
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.301 seconds; peak allocated memory: 97.331 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.277 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.277 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.852 ; gain = 54.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.191 ; gain = 60.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.461 ; gain = 86.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.238 ; gain = 87.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.51 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.980 ; gain = 96.023
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.201 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.246 ; gain = 54.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.875 ; gain = 59.297
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.121 ; gain = 85.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.660 ; gain = 87.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.495 seconds; current allocated memory: 94.646 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 95.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 97.300 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.770 ; gain = 95.191
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.928 seconds; peak allocated memory: 97.300 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.301 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.301 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.199 ; gain = 54.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.004 ; gain = 59.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.668 ; gain = 86.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.691 ; gain = 87.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.529 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 95.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.891 ; gain = 95.668
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.017 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.270 ; gain = 46.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.270 ; gain = 46.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.617 ; gain = 55.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.063 ; gain = 59.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.895 ; gain = 86.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.918 ; gain = 87.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.529 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 97.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 153.184 ; gain = 96.074
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 14.012 seconds; peak allocated memory: 97.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.172 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.172 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.809 ; gain = 54.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.137 ; gain = 60.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.824 ; gain = 88.727
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.086 ; gain = 88.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.081 seconds; current allocated memory: 97.113 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 98.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 102.447 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 162.750 ; gain = 105.652
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.104 seconds; peak allocated memory: 102.447 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.051 ; gain = 45.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.051 ; gain = 45.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.316 ; gain = 55.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.969 ; gain = 59.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:51) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:53) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:73) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:31) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:43:4) to (asymmetric_axi_transfer/top.cpp:43:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:42:4) to (asymmetric_axi_transfer/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.297 ; gain = 87.125
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:38:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.004 ; gain = 88.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.454 seconds; current allocated memory: 97.134 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 98.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 102.465 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.598 ; gain = 105.426
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.207 seconds; peak allocated memory: 102.465 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.637 ; gain = 55.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.273 ; gain = 60.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.074 ; gain = 87.824
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.574 ; gain = 88.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.466 seconds; current allocated memory: 97.179 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 98.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 101.620 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 160.992 ; gain = 103.742
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.967 seconds; peak allocated memory: 101.620 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.359 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.359 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (asymmetric_axi_transfer/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.441 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.844 ; gain = 59.785
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (asymmetric_axi_transfer/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.180 ; gain = 87.121
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.461 ; gain = 88.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.223 seconds; current allocated memory: 97.179 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 98.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 101.620 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 160.004 ; gain = 102.945
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.523 seconds; peak allocated memory: 101.620 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.324 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.324 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 111.953 ; gain = 54.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 117.277 ; gain = 60.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:45) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:61).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:66) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:47) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:66) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 145.051 ; gain = 87.945
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:33:40) in function 'kernel_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 145.840 ; gain = 88.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.299 seconds; current allocated memory: 97.273 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 98.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 101.652 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 160.895 ; gain = 103.789
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 38.036 seconds; peak allocated memory: 101.652 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:34:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_1: for (int i = 0; i < length_x; i++) {
                         ~ ^ ~~~~~~~~
asymmetric_axi_transfer/top.cpp:46:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_4: for (int i = 0; i < length_x; i++){
                         ~ ^ ~~~~~~~~
asymmetric_axi_transfer/top.cpp:55:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_6: for (int i = 0; i < length_x; i++) {
                         ~ ^ ~~~~~~~~
3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:34:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_1: for (int i = 0; i < length_x; i++) {
                         ~ ^ ~~~~~~~~
asymmetric_axi_transfer/top.cpp:46:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_4: for (int i = 0; i < length_x; i++){
                         ~ ^ ~~~~~~~~
asymmetric_axi_transfer/top.cpp:55:28: error: comparison between pointer and integer ('int' and 'unsigned int *')
 LOOP_6: for (int i = 0; i < length_x; i++) {
                         ~ ^ ~~~~~~~~
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.355 ; gain = 55.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.031 ; gain = 59.934
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.117 ; gain = 88.020
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.902 ; gain = 88.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.306 seconds; current allocated memory: 97.495 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 98.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 101.917 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 160.477 ; gain = 103.379
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.679 seconds; peak allocated memory: 101.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 45.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 45.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.656 ; gain = 53.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 116.887 ; gain = 59.078
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 150.813 ; gain = 93.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 153.254 ; gain = 95.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.012 seconds; current allocated memory: 109.912 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 112.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 118.365 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 191.297 ; gain = 133.488
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.688 seconds; peak allocated memory: 118.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.930 ; gain = 54.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.066 ; gain = 60.066
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 151.449 ; gain = 94.449
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 153.871 ; gain = 96.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.204 seconds; current allocated memory: 109.913 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 112.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 118.365 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 190.516 ; gain = 133.516
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.786 seconds; peak allocated memory: 118.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.309 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.309 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 112.367 ; gain = 55.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 117.367 ; gain = 60.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 145.664 ; gain = 88.656
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 145.930 ; gain = 88.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.643 seconds; current allocated memory: 97.495 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 98.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 101.917 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 160.652 ; gain = 103.645
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 38.339 seconds; peak allocated memory: 101.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:21: error: no matching function for call to 'pop_stream'
 converter.packet = pop_stream(in_stream++);
                    ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:27:7: note: candidate function not viable: no known conversion from 'AXI_VAL *' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5> *') to 'const AXI_VAL' (aka 'const ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') for 1st argument; dereference the argument with *
axi_T pop_stream(AXI_VAL const &e);
      ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:21: error: no matching function for call to 'pop_stream'
 converter.packet = pop_stream(in_stream++);
                    ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:27:7: note: candidate function not viable: no known conversion from 'AXI_VAL *' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5> *') to 'const AXI_VAL' (aka 'const ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') for 1st argument; dereference the argument with *
axi_T pop_stream(AXI_VAL const &e);
      ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:41: error: cannot increment value of type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>')
 converter.packet = pop_stream(in_stream++);
                               ~~~~~~~~~^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:41: error: cannot increment value of type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>')
 converter.packet = pop_stream(in_stream++);
                               ~~~~~~~~~^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:41: error: type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') does not provide a subscript operator
 converter.packet = pop_stream(in_stream[is_idx++]);
                               ~~~~~~~~~^~~~~~~~~
asymmetric_axi_transfer/top.cpp:58:13: error: type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') does not provide a subscript operator
  out_stream[os_idx++] = push_stream(converter.packet, os_idx == ((12)));
  ~~~~~~~~~~^~~~~~~~~
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:37:41: error: type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') does not provide a subscript operator
 converter.packet = pop_stream(in_stream[is_idx++]);
                               ~~~~~~~~~^~~~~~~~~
asymmetric_axi_transfer/top.cpp:58:13: error: type 'AXI_VAL' (aka 'ap_axiu<(sizeof(axi_T) * 4), 4, 5, 5>') does not provide a subscript operator
  out_stream[os_idx++] = push_stream(converter.packet, os_idx == ((12)));
  ~~~~~~~~~~^~~~~~~~~
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.102 ; gain = 54.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.336 ; gain = 59.988
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.949 ; gain = 86.602
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.473 ; gain = 88.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.068 seconds; current allocated memory: 97.478 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 98.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 101.916 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 160.598 ; gain = 103.250
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.293 seconds; peak allocated memory: 101.916 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.125 ; gain = 54.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.801 ; gain = 59.141
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.703 ; gain = 88.043
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.203 ; gain = 88.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.917 seconds; current allocated memory: 97.451 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 98.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 101.888 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 160.641 ; gain = 102.980
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.014 seconds; peak allocated memory: 101.888 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.652 ; gain = 55.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.016 ; gain = 59.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.730 ; gain = 87.297
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.941 ; gain = 88.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.92 seconds; current allocated memory: 97.427 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 98.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_486_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_124_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 101.863 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 160.910 ; gain = 103.477
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.104 seconds; peak allocated memory: 101.863 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.559 ; gain = 55.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.184 ; gain = 59.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 150.523 ; gain = 93.078
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 153.660 ; gain = 96.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.922 seconds; current allocated memory: 109.816 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 112.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 118.251 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 191.191 ; gain = 133.746
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.581 seconds; peak allocated memory: 118.251 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.102 ; gain = 55.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.871 ; gain = 59.867
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 150.680 ; gain = 93.676
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 153.336 ; gain = 96.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.197 seconds; current allocated memory: 109.815 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 112.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 118.251 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 190.777 ; gain = 133.773
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.161 seconds; peak allocated memory: 118.251 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.242 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.938 ; gain = 54.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.133 ; gain = 60.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 150.574 ; gain = 93.570
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 153.262 ; gain = 96.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.915 seconds; current allocated memory: 109.815 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 112.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 118.251 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 190.609 ; gain = 133.605
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.491 seconds; peak allocated memory: 118.251 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.203 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.203 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.852 ; gain = 55.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.152 ; gain = 60.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.50' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.51' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.52' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.53' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.54' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.55' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.56' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.57' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.58' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.59' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.60' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.61' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.62' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.63' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.64' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.65' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.66' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.67' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.68' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.69' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.70' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.71' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.72' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.73' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.74' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.75' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.76' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.77' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.78' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.79' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.80' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.81' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.82' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.83' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.84' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.85' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.86' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.87' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.88' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.89' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.90' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.91' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.92' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.93' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.94' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.95' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.96' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.97' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.98' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.99' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.100' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.101' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.102' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.103' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.104' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.105' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.106' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.107' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.108' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.109' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.110' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.111' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.112' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.113' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.114' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.115' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.116' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.117' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.118' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.119' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.120' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.121' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.122' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.123' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.124' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.125' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.126' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.127' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.128' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.129' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.130' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.131' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.132' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.133' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.134' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.135' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.136' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.137' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.138' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.139' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.140' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.141' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.142' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.143' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.144' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.145' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.146' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.147' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.148' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.149' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.150' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.151' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.152' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.153' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.154' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.155' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.156' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.157' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.158' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.159' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.160' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.161' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.162' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.163' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.164' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.165' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.166' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.167' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.168' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.169' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.170' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.171' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.172' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.173' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.174' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.175' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.176' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.177' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.178' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.179' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.180' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.181' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.182' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.183' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.184' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.185' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.186' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.187' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.188' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.189' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.190' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.191' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.192' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.193' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.194' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.195' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.196' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.197' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.198' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.199' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.200' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.201' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.202' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.203' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.204' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.205' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.206' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.207' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.208' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.209' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.210' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.211' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.212' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.213' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.214' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.215' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.216' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.217' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.218' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.219' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.220' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.221' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.222' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.223' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.224' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.225' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.226' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.227' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.228' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.229' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.230' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.231' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.232' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.233' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.234' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.235' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.236' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.237' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.238' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.239' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.240' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.241' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.242' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.243' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.244' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.245' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.246' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.247' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.248' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.249' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.250' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.251' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.252' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.253' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.254' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.255' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.256' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.257' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.258' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.259' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.260' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.261' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.262' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.263' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.264' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.265' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.266' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.267' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.268' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.269' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.270' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.271' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.272' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.273' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.274' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.275' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.276' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.277' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.278' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.279' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.280' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.281' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.282' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.283' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.284' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.285' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.286' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.287' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.288' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.289' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.290' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.291' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.292' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.293' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.294' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.295' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.296' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.297' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.298' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.299' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.300' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.301' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.302' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.303' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.304' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.305' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.306' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.307' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.308' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.309' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.310' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.311' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.312' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.313' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.314' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.315' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.316' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.317' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.318' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.319' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.320' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.321' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.322' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.323' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.324' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.325' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.326' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.327' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.328' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.329' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.330' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.331' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.332' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.333' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.334' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.335' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.336' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.337' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.338' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.339' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.340' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.341' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.342' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.343' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.344' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.345' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.346' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.347' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.348' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.349' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.350' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.351' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.352' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.353' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.354' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.355' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.356' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.357' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.358' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.359' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.360' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.361' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.362' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.363' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.364' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.365' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.366' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.367' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.368' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.369' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.370' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.371' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.372' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.373' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.374' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.375' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.376' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.377' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.378' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.379' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.380' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.381' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.382' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.383' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.384' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.385' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.386' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.387' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.388' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.389' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.390' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.391' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.392' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.393' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.394' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.395' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.396' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.397' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.398' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.399' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.400' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.401' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.402' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.403' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.404' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.405' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.406' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.407' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.408' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.409' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.410' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.411' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.412' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.413' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.414' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.415' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.416' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.417' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.418' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.419' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.420' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.421' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.422' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.423' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.424' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.425' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.426' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.427' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.428' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.429' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.430' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.431' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.432' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.433' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.434' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.435' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.436' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.437' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.438' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.439' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.440' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.441' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.442' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.443' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.444' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.445' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.446' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.447' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.448' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.449' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.450' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.451' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.452' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.453' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.454' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.455' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.456' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.457' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.458' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.459' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.460' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.461' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.462' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.463' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.464' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.465' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.466' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.467' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.468' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.469' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.470' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.471' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.472' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.473' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.474' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.475' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.476' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.477' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.478' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.479' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.480' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.481' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.482' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.483' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.484' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.485' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.486' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.487' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.488' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.489' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.490' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.491' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.492' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.493' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.494' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.495' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.496' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.497' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.498' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.499' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.50' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.51' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.52' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.53' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.54' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.55' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.56' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.57' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.58' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.59' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.60' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.61' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.62' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.63' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.64' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.65' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.66' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.67' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.68' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.69' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.70' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.71' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.72' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.73' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.74' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.75' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.76' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.77' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.78' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.79' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.80' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.81' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.82' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.83' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.84' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.85' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.86' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.87' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.88' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.89' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.90' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.91' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.92' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.93' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.94' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.95' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.96' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.97' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.98' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.99' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.100' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.101' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.102' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.103' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.104' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.105' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.106' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.107' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.108' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.109' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.110' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.111' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.112' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.113' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.114' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.115' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.116' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.117' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.118' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.119' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.120' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.121' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.122' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.123' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.124' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.125' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.126' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.127' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.128' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.129' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.130' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.131' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.132' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.133' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.134' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.135' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.136' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.137' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.138' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.139' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.140' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.141' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.142' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.143' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.144' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.145' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.146' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.147' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.148' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.149' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.150' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.151' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.152' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.153' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.154' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.155' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.156' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.157' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.158' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.159' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.160' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.161' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.162' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.163' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.164' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.165' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.166' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.167' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.168' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.169' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.170' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.171' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.172' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.173' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.174' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.175' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.176' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.177' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.178' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.179' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.180' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.181' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.182' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.183' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.184' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.185' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.186' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.187' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.188' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.189' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.190' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.191' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.192' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.193' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.194' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.195' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.196' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.197' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.198' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.199' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.200' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.201' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.202' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.203' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.204' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.205' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.206' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.207' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.208' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.209' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.210' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.211' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.212' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.213' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.214' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.215' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.216' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.217' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.218' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.219' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.220' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.221' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.222' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.223' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.224' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.225' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.226' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.227' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.228' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.229' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.230' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.231' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.232' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.233' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.234' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.235' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.236' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.237' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.238' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.239' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.240' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.241' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.242' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.243' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.244' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.245' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.246' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.247' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.248' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.249' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.250' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.251' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.252' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.253' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.254' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.255' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.256' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.257' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.258' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.259' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.260' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.261' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.262' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.263' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.264' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.265' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.266' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.267' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.268' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.269' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.270' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.271' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.272' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.273' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.274' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.275' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.276' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.277' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.278' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.279' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.280' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.281' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.282' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.283' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.284' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.285' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.286' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.287' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.288' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.289' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.290' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.291' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.292' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.293' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.294' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.295' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.296' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.297' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.298' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.299' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.300' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.301' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.302' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.303' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.304' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.305' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.306' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.307' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.308' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.309' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.310' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.311' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.312' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.313' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.314' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.315' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.316' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.317' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.318' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.319' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.320' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.321' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.322' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.323' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.324' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.325' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.326' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.327' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.328' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.329' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.330' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.331' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.332' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.333' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.334' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.335' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.336' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.337' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.338' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.339' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.340' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.341' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.342' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.343' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.344' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.345' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.346' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.347' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.348' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.349' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.350' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.351' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.352' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.353' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.354' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.355' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.356' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.357' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.358' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.359' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.360' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.361' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.362' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.363' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.364' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.365' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.366' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.367' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.368' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.369' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.370' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.371' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.372' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.373' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.374' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.375' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.376' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.377' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.378' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.379' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.380' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.381' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.382' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.383' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.384' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.385' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.386' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.387' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.388' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.389' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.390' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.391' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.392' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.393' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.394' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.395' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.396' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.397' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.398' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.399' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.400' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.401' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.402' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.403' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.404' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.405' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.406' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.407' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.408' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.409' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.410' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.411' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.412' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.413' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.414' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.415' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.416' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.417' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.418' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.419' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.420' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.421' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.422' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.423' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.424' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.425' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.426' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.427' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.428' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.429' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.430' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.431' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.432' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.433' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.434' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.435' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.436' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.437' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.438' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.439' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.440' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.441' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.442' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.443' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.444' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.445' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.446' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.447' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.448' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.449' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.450' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.451' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.452' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.453' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.454' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.455' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.456' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.457' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.458' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.459' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.460' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.461' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.462' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.463' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.464' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.465' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.466' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.467' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.468' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.469' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.470' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.471' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.472' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.473' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.474' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.475' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.476' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.477' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.478' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.479' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.480' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.481' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.482' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.483' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.484' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.485' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.486' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.487' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.488' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.489' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.490' (asymmetric_axi_transfer/top.cpp:2==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.789 ; gain = 54.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.086 ; gain = 60.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.50' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.51' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.52' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.53' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.54' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.55' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.56' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.57' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.58' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.59' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.60' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.61' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.62' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.63' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.64' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.65' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.66' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.67' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.68' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.69' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.70' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.71' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.72' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.73' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.74' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.75' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.76' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.77' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.78' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.79' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.80' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.81' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.82' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.83' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.84' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.85' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.86' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.87' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.88' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.89' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.90' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.91' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.92' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.93' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.94' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.95' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.96' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.97' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.98' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.99' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.100' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.101' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.102' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.103' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.104' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.105' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.106' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.107' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.108' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.109' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.110' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.111' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.112' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.113' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.114' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.115' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.116' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.117' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.118' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.119' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.120' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.121' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.122' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.123' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.124' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.125' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.126' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.127' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.128' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.129' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.130' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.131' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.132' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.133' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.134' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.135' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.136' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.137' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.138' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.139' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.140' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.141' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.142' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.143' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.144' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.145' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.146' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.147' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.148' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.149' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.150' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.151' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.152' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.153' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.154' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.155' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.156' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.157' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.158' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.159' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.160' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.161' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.162' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.163' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.164' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.165' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.166' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.167' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.168' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.169' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.170' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.171' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.172' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.173' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.174' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.175' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.176' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.177' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.178' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.179' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.180' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.181' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.182' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.183' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.184' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.185' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.186' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.187' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.188' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.189' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.190' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.191' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.192' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.193' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.194' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.195' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.196' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.197' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.198' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.199' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.200' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.201' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.202' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.203' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.204' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.205' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.206' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.207' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.208' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.209' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.210' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.211' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.212' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.213' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.214' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.215' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.216' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.217' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.218' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.219' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.220' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.221' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.222' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.223' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.224' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.225' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.226' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.227' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.228' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.229' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.230' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.231' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.232' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.233' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.234' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.235' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.236' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.237' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.238' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.239' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.240' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.241' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.242' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.243' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.244' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.245' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.246' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.247' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.248' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.249' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.250' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.251' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.252' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.253' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.254' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.255' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.256' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.257' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.258' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.259' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.260' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.261' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.262' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.263' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.264' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.265' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.266' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.267' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.268' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.269' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.270' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.271' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.272' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.273' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.274' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.275' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.276' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.277' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.278' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.279' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.280' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.281' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.282' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.283' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.284' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.285' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.286' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.287' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.288' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.289' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.290' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.291' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.292' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.293' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.294' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.295' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.296' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.297' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.298' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.299' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.300' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.301' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.302' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.303' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.304' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.305' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.306' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.307' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.308' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.309' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.310' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.311' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.312' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.313' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.314' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.315' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.316' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.317' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.318' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.319' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.320' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.321' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.322' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.323' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.324' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.325' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.326' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.327' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.328' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.329' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.330' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.331' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.332' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.333' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.334' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.335' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.336' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.337' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.338' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.339' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.340' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.341' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.342' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.343' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.344' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.345' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.346' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.347' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.348' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.349' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.350' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.351' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.352' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.353' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.354' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.355' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.356' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.357' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.358' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.359' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.360' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.361' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.362' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.363' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.364' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.365' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.366' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.367' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.368' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.369' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.370' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.371' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.372' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.373' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.374' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.375' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.376' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.377' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.378' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.379' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.380' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.381' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.382' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.383' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.384' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.385' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.386' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.387' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.388' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.389' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.390' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.391' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.392' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.393' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.394' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.395' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.396' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.397' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.398' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.399' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.400' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.401' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.402' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.403' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.404' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.405' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.406' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.407' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.408' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.409' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.410' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.411' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.412' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.413' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.414' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.415' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.416' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.417' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.418' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.419' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.420' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.421' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.422' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.423' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.424' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.425' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.426' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.427' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.428' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.429' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.430' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.431' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.432' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.433' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.434' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.435' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.436' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.437' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.438' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.439' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.440' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.441' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.442' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.443' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.444' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.445' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.446' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.447' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.448' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.449' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.450' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.451' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.452' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.453' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.454' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.455' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.456' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.457' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.458' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.459' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.460' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.461' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.462' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.463' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.464' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.465' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.466' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.467' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.468' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.469' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.470' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.471' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.472' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.473' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.474' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.475' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.476' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.477' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.478' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.479' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.480' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.481' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.482' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.483' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.484' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.485' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.486' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.487' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.488' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.489' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.490' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.491' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.492' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.493' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.494' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.495' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.496' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.497' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.498' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.499' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.50' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.51' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.52' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.53' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.54' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.55' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.56' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.57' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.58' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.59' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.60' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.61' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.62' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.63' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.64' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.65' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.66' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.67' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.68' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.69' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.70' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.71' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.72' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.73' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.74' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.75' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.76' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.77' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.78' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.79' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.80' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.81' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.82' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.83' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.84' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.85' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.86' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.87' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.88' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.89' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.90' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.91' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.92' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.93' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.94' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.95' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.96' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.97' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.98' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.99' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.100' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.101' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.102' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.103' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.104' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.105' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.106' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.107' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.108' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.109' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.110' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.111' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.112' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.113' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.114' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.115' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.116' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.117' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.118' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.119' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.120' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.121' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.122' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.123' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.124' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.125' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.126' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.127' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.128' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.129' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.130' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.131' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.132' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.133' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.134' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.135' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.136' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.137' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.138' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.139' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.140' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.141' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.142' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.143' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.144' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.145' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.146' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.147' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.148' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.149' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.150' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.151' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.152' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.153' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.154' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.155' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.156' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.157' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.158' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.159' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.160' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.161' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.162' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.163' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.164' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.165' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.166' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.167' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.168' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.169' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.170' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.171' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.172' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.173' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.174' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.175' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.176' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.177' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.178' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.179' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.180' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.181' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.182' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.183' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.184' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.185' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.186' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.187' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.188' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.189' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.190' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.191' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.192' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.193' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.194' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.195' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.196' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.197' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.198' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.199' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.200' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.201' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.202' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.203' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.204' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.205' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.206' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.207' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.208' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.209' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.210' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.211' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.212' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.213' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.214' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.215' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.216' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.217' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.218' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.219' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.220' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.221' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.222' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.223' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.224' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.225' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.226' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.227' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.228' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.229' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.230' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.231' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.232' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.233' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.234' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.235' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.236' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.237' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.238' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.239' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.240' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.241' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.242' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.243' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.244' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.245' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.246' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.247' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.248' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.249' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.250' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.251' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.252' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.253' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.254' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.255' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.256' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.257' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.258' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.259' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.260' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.261' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.262' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.263' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.264' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.265' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.266' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.267' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.268' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.269' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.270' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.271' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.272' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.273' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.274' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.275' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.276' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.277' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.278' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.279' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.280' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.281' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.282' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.283' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.284' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.285' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.286' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.287' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.288' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.289' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.290' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.291' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.292' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.293' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.294' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.295' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.296' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.297' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.298' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.299' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.300' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.301' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.302' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.303' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.304' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.305' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.306' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.307' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.308' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.309' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.310' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.311' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.312' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.313' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.314' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.315' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.316' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.317' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.318' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.319' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.320' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.321' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.322' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.323' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.324' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.325' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.326' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.327' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.328' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.329' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.330' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.331' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.332' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.333' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.334' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.335' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.336' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.337' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.338' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.339' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.340' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.341' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.342' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.343' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.344' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.345' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.346' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.347' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.348' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.349' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.350' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.351' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.352' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.353' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.354' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.355' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.356' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.357' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.358' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.359' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.360' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.361' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.362' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.363' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.364' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.365' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.366' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.367' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.368' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.369' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.370' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.371' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.372' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.373' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.374' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.375' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.376' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.377' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.378' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.379' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.380' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.381' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.382' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.383' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.384' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.385' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.386' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.387' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.388' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.389' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.390' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.391' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.392' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.393' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.394' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.395' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.396' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.397' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.398' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.399' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.400' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.401' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.402' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.403' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.404' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.405' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.406' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.407' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.408' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.409' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.410' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.411' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.412' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.413' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.414' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.415' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.416' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.417' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.418' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.419' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.420' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.421' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.422' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.423' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.424' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.425' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.426' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.427' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.428' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.429' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.430' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.431' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.432' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.433' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.434' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.435' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.436' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.437' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.438' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.439' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.440' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.441' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.442' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.443' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.444' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.445' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.446' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.447' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.448' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.449' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.450' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.451' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.452' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.453' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.454' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.455' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.456' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.457' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.458' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.459' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.460' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.461' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.462' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.463' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.464' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.465' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.466' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.467' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.468' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.469' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.470' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.471' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.472' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.473' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.474' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.475' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.476' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.477' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.478' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.479' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.480' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.481' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.482' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.483' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.484' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.485' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.486' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.487' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.488' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.489' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.490' (asymmetric_axi_transfer/top.cpp:2==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.262 ; gain = 45.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.262 ; gain = 45.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.879 ; gain = 54.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 117.059 ; gain = 59.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.676 ; gain = 85.938
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.965 ; gain = 87.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.3 seconds; current allocated memory: 94.627 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 95.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 97.656 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 152.934 ; gain = 95.195
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.204 seconds; peak allocated memory: 97.656 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.055 ; gain = 46.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.055 ; gain = 46.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 111.867 ; gain = 54.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 116.914 ; gain = 59.926
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 144.328 ; gain = 87.340
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 144.852 ; gain = 87.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.889 seconds; current allocated memory: 94.627 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 95.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 97.656 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 152.582 ; gain = 95.594
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 28.068 seconds; peak allocated memory: 97.656 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.043 ; gain = 45.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.043 ; gain = 45.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.773 ; gain = 54.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.105 ; gain = 59.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.965 ; gain = 86.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.492 ; gain = 87.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.618 seconds; current allocated memory: 94.627 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 95.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 97.656 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.699 ; gain = 95.465
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.465 seconds; peak allocated memory: 97.656 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.035 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.035 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.656 ; gain = 55.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.324 ; gain = 59.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.387 ; gain = 87.059
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.414 ; gain = 88.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.493 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 95.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 97.654 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.203 ; gain = 95.875
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.313 seconds; peak allocated memory: 97.654 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.992 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.992 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.012 ; gain = 54.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 117.195 ; gain = 60.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.453 ; gain = 86.367
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.766 ; gain = 87.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.309 seconds; current allocated memory: 94.625 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 95.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 97.654 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 152.445 ; gain = 95.359
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.069 seconds; peak allocated memory: 97.654 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.195 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.195 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.078 ; gain = 54.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.004 ; gain = 59.578
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 151.852 ; gain = 94.426
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.684 ; gain = 96.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 109.813 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 112.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 118.249 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 191.277 ; gain = 133.852
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.097 seconds; peak allocated memory: 118.249 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.156 ; gain = 45.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.156 ; gain = 45.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.480 ; gain = 55.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.074 ; gain = 59.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 151.332 ; gain = 94.141
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.703 ; gain = 96.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.86 seconds; current allocated memory: 109.813 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 112.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 118.249 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 191.129 ; gain = 133.938
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.342 seconds; peak allocated memory: 118.249 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.570 ; gain = 54.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.402 ; gain = 59.801
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 151.727 ; gain = 94.125
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 154.066 ; gain = 96.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.631 seconds; current allocated memory: 109.834 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 112.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 118.304 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 191.191 ; gain = 133.590
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.249 seconds; peak allocated memory: 118.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.781 ; gain = 54.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.113 ; gain = 60.207
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) accessed through non-constant indices on dimension 1 (asymmetric_axi_transfer/top.cpp:49:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.12' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.13' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.14' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.15' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.16' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.17' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.18' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.19' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.20' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.21' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.22' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.23' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.24' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.25' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.26' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.27' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.28' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.29' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.30' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.31' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.32' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.33' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.34' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.35' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.36' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.37' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.38' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.39' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.40' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.41' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.42' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.43' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.44' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.45' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.46' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.47' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.48' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.49' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 151.688 ; gain = 94.781
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 154.074 ; gain = 97.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.62 seconds; current allocated memory: 109.842 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 112.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_2008_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_506_32_1_1' to 'kernel_matrix_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsucud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 118.353 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 191.516 ; gain = 134.609
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 27.501 seconds; peak allocated memory: 118.353 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.207 ; gain = 45.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.207 ; gain = 45.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.199 ; gain = 54.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.957 ; gain = 59.078
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (asymmetric_axi_transfer/top.cpp:46) in function 'kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:62).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (asymmetric_axi_transfer/top.cpp:48) in function 'kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (asymmetric_axi_transfer/top.cpp:67) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:27) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.063 ; gain = 86.184
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (asymmetric_axi_transfer/top.cpp:34:47) in function 'kernel_matrix' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.090 ; gain = 87.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp2_buf[2]', asymmetric_axi_transfer/top.cpp:49) on array 'input_buf', asymmetric_axi_transfer/top.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.591 seconds; current allocated memory: 94.685 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 95.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fsudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmufYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fsudEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 2==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.188 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.188 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.496 ; gain = 55.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.023 ; gain = 59.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.414 ; gain = 86.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.441 ; gain = 87.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.051 seconds; current allocated memory: 94.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 95.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 97.199 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 151.586 ; gain = 94.305
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.081 seconds; peak allocated memory: 97.199 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.188 ; gain = 46.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.188 ; gain = 46.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 111.906 ; gain = 54.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 117.293 ; gain = 60.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 143.406 ; gain = 86.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 144.191 ; gain = 87.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.731 seconds; current allocated memory: 94.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 95.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 97.230 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 151.805 ; gain = 94.816
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 29.522 seconds; peak allocated memory: 97.230 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.578 ; gain = 55.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.070 ; gain = 60.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.938 ; gain = 86.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.723 ; gain = 87.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.216 seconds; current allocated memory: 94.645 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 95.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 97.166 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.035 ; gain = 95.074
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.625 seconds; peak allocated memory: 97.166 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.133 ; gain = 54.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 116.898 ; gain = 58.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.652 ; gain = 85.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.695 ; gain = 86.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.067 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 94.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 96.990 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 151.570 ; gain = 93.480
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.604 seconds; peak allocated memory: 96.990 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 111.871 ; gain = 54.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.258 ; gain = 60.051
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a block factor 2.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.840 ; gain = 86.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.602 ; gain = 87.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.168 seconds; current allocated memory: 94.831 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 95.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1' to 'kernel_matrix_inpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_urem_32ns_14ns_22_36_seq_1' to 'kernel_matrix_urejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_22s_22_1_1' to 'kernel_matrix_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mullbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_urejbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 97.955 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_urejbC_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.410 ; gain = 96.203
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.048 seconds; peak allocated memory: 97.955 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.336 ; gain = 55.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 116.984 ; gain = 59.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.570 ; gain = 86.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.617 ; gain = 87.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.216 seconds; current allocated memory: 94.645 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 95.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1' to 'kernel_matrix_inpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 97.303 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.105 ; gain = 94.785
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.745 seconds; peak allocated memory: 97.303 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:19:19: error: union member 'val' has a non-trivial constructor
  struct {T f0; } val;
                  ^
asymmetric_axi_transfer/top.cpp:19:13: note: because type '<anonymous struct at asymmetric_axi_transfer/top.cpp:19:3>' has a member with a non-trivial constructor
  struct {T f0; } val;
            ^
E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:6953:41: note: because type 'ap_fixed<10, 4, 5, 3, 0>' has a user-declared constructor
  inline __attribute__((always_inline)) ap_fixed():Base() {}
                                        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:19:19: error: union member 'val' has a non-trivial constructor
  struct {T f0; } val;
                  ^
asymmetric_axi_transfer/top.cpp:19:13: note: because type '<anonymous struct at asymmetric_axi_transfer/top.cpp:19:3>' has a member with a non-trivial constructor
  struct {T f0; } val;
            ^
E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:6953:41: note: because type 'ap_fixed<10, 4, 5, 3, 0>' has a user-declared constructor
  inline __attribute__((always_inline)) ap_fixed():Base() {}
                                        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:49:19: error: no matching function for call to 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:26:3: note: candidate function not viable: no known conversion from 'F_P [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:49:19: error: no matching function for call to 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:26:3: note: candidate function not viable: no known conversion from 'F_P [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:49:19: error: no matching function for call to 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:26:3: note: candidate function not viable: no known conversion from 'F_P [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:49:19: error: no matching function for call to 'rbf_kernel'
  result_buf[i] = rbf_kernel(temp_buf, temp2_buf);
                  ^~~~~~~~~~
asymmetric_axi_transfer/top_header.hpp:26:3: note: candidate function not viable: no known conversion from 'F_P [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 45.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 45.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 122.203 ; gain = 64.797
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 131.773 ; gain = 74.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:68:14) to (asymmetric_axi_transfer/top.cpp:68:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:35:42) to (asymmetric_axi_transfer/top.cpp:37:4) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 166.176 ; gain = 108.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 170.836 ; gain = 113.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.822 seconds; current allocated memory: 125.514 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 125.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 126.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 127.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_10s_10s_16ns_16_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 128.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mulkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 131.156 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 191.172 ; gain = 133.766
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.962 seconds; peak allocated memory: 131.156 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.602 ; gain = 46.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.602 ; gain = 46.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 120.613 ; gain = 63.656
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:54: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.039 ; gain = 73.082
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 161.973 ; gain = 105.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 164.453 ; gain = 107.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.514 seconds; current allocated memory: 110.614 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 111.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 112.646 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 167.438 ; gain = 110.480
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.318 seconds; peak allocated memory: 112.646 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.316 ; gain = 46.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.316 ; gain = 46.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<6, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.578 ; gain = 64.426
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:54: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.570 ; gain = 73.418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 162.266 ; gain = 105.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 164.750 ; gain = 107.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.589 seconds; current allocated memory: 111.290 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 111.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 113.353 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 167.984 ; gain = 110.832
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.358 seconds; peak allocated memory: 113.353 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.559 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.559 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.504 ; gain = 63.785
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.516 ; gain = 72.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:68:14) to (asymmetric_axi_transfer/top.cpp:68:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:35:42) to (asymmetric_axi_transfer/top.cpp:37:4) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 162.703 ; gain = 104.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 168.563 ; gain = 110.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.877 seconds; current allocated memory: 123.178 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 123.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 124.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 125.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_8s_8s_13ns_13_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 126.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mulkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 128.812 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 188.316 ; gain = 130.598
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.942 seconds; peak allocated memory: 128.812 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.305 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.305 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 122.266 ; gain = 65.105
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.434 ; gain = 73.273
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:68:14) to (asymmetric_axi_transfer/top.cpp:68:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:35:42) to (asymmetric_axi_transfer/top.cpp:37:4) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 162.844 ; gain = 105.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 168.570 ; gain = 111.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.867 seconds; current allocated memory: 123.242 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 123.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 124.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 125.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_8s_8s_14ns_14_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 126.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mulkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 128.896 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 188.055 ; gain = 130.895
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.858 seconds; peak allocated memory: 128.896 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<7, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 122.578 ; gain = 65.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 132.539 ; gain = 75.297
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:68:14) to (asymmetric_axi_transfer/top.cpp:68:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:35:42) to (asymmetric_axi_transfer/top.cpp:37:4) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 166.395 ; gain = 109.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 171.668 ; gain = 114.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.844 seconds; current allocated memory: 126.286 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 126.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 127.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 128.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_7s_7s_12ns_12_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 129.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mulkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 131.893 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 191.770 ; gain = 134.527
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.843 seconds; peak allocated memory: 131.893 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.340 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.340 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<7, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 122.406 ; gain = 65.105
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 132.688 ; gain = 75.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 165.988 ; gain = 108.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 171.477 ; gain = 114.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.14 seconds; current allocated memory: 126.212 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 126.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 127.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_7s_7s_12ns_12_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 129.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 131.633 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 191.465 ; gain = 134.164
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.484 seconds; peak allocated memory: 131.633 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 45.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 45.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<13, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<6, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.430 ; gain = 63.703
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.559 ; gain = 72.832
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 163.047 ; gain = 105.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 167.938 ; gain = 110.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.879 seconds; current allocated memory: 122.942 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 123.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 124.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 124.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_6s_6s_11ns_11_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 125.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 128.367 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 187.363 ; gain = 129.637
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.798 seconds; peak allocated memory: 128.367 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.270 ; gain = 45.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.270 ; gain = 45.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<11, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<5, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 120.961 ; gain = 63.570
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:53: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 129.633 ; gain = 72.242
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 161.242 ; gain = 103.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 163.457 ; gain = 106.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.452 seconds; current allocated memory: 110.429 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 110.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 112.492 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 167.129 ; gain = 109.738
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.356 seconds; peak allocated memory: 112.492 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.406 ; gain = 46.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.406 ; gain = 46.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<11, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<5, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 120.613 ; gain = 63.801
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:53: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 129.371 ; gain = 72.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 161.430 ; gain = 104.617
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 163.121 ; gain = 106.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.475 seconds; current allocated memory: 110.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 110.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 112.493 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 167.352 ; gain = 110.539
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.224 seconds; peak allocated memory: 112.493 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.582 ; gain = 46.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.582 ; gain = 46.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<6, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 121.301 ; gain = 64.254
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:53: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.277 ; gain = 73.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 162.621 ; gain = 105.574
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 164.320 ; gain = 107.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.436 seconds; current allocated memory: 111.286 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 111.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 113.365 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 168.328 ; gain = 111.281
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.172 seconds; peak allocated memory: 113.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.016 ; gain = 45.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.016 ; gain = 45.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<7, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 122.660 ; gain = 64.699
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 132.270 ; gain = 74.309
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 167.000 ; gain = 109.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 171.594 ; gain = 113.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.825 seconds; current allocated memory: 126.212 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 126.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 127.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 128.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_7s_7s_12ns_12_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 129.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 131.633 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 191.418 ; gain = 133.457
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.707 seconds; peak allocated memory: 131.633 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.348 ; gain = 45.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.348 ; gain = 45.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<7, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.992 ; gain = 64.461
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 132.383 ; gain = 74.852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 166.133 ; gain = 108.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 171.563 ; gain = 114.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.942 seconds; current allocated memory: 126.278 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 126.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 127.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 128.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_7s_7s_13ns_13_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 129.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 131.750 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 191.891 ; gain = 134.359
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.049 seconds; peak allocated memory: 131.750 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<6, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 121.816 ; gain = 64.621
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:53: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 130.766 ; gain = 73.570
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 162.563 ; gain = 105.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 164.531 ; gain = 107.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.539 seconds; current allocated memory: 111.286 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 111.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 113.365 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 167.633 ; gain = 110.438
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.29 seconds; peak allocated memory: 113.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.527 ; gain = 46.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.527 ; gain = 46.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<6, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 121.699 ; gain = 64.629
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:48: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 130.160 ; gain = 73.090
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 161.785 ; gain = 104.715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 163.488 ; gain = 106.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.112 seconds; current allocated memory: 110.642 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 110.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 112.265 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 165.754 ; gain = 108.684
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.729 seconds; peak allocated memory: 112.265 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.176 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.176 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.301 ; gain = 54.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.457 ; gain = 59.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.371 ; gain = 85.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.148 ; gain = 85.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.272 seconds; current allocated memory: 93.521 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 94.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 96.057 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 150.766 ; gain = 93.602
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.507 seconds; peak allocated memory: 96.057 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.301 ; gain = 55.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.188 ; gain = 60.141
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.137 ; gain = 86.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.578 ; gain = 87.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.625 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 94.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_22s_22_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 96.990 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 152.113 ; gain = 95.066
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.284 seconds; peak allocated memory: 96.990 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.746 ; gain = 55.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.098 ; gain = 59.566
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.313 ; gain = 85.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.590 ; gain = 87.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.625 seconds; current allocated memory: 94.630 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 95.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 97.151 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.164 ; gain = 94.633
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.123 seconds; peak allocated memory: 97.151 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 45.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.281 ; gain = 55.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.176 ; gain = 59.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.195 ; gain = 85.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.645 ; gain = 87.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.607 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 94.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_21s_21_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 96.990 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 151.867 ; gain = 94.598
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.236 seconds; peak allocated memory: 96.990 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 45.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 45.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.648 ; gain = 55.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.277 ; gain = 59.652
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.207 ; gain = 85.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.246 ; gain = 86.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.629 seconds; current allocated memory: 94.441 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 94.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_20s_20_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 96.900 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 151.211 ; gain = 93.586
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.219 seconds; peak allocated memory: 96.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.148 ; gain = 55.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.082 ; gain = 59.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.117 ; gain = 87.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.902 ; gain = 87.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.897 seconds; current allocated memory: 94.442 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 94.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_19s_19_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.900 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 151.496 ; gain = 94.395
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.537 seconds; peak allocated memory: 96.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 46.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 46.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.305 ; gain = 55.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.980 ; gain = 59.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.672 ; gain = 86.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.461 ; gain = 87.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.583 seconds; current allocated memory: 94.442 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 94.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.900 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 150.883 ; gain = 93.660
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.142 seconds; peak allocated memory: 96.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.188 ; gain = 45.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.188 ; gain = 45.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<10, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.594 ; gain = 63.781
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.953 ; gain = 73.141
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:19) to (asymmetric_axi_transfer/top.cpp:44:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 164.430 ; gain = 106.617
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 169.660 ; gain = 111.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.442 seconds; current allocated memory: 124.536 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 125.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 125.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 126.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_10s_10s_18ns_18_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 127.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 130.006 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 189.430 ; gain = 131.617
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.667 seconds; peak allocated memory: 130.006 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.359 ; gain = 45.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.359 ; gain = 45.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<10, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 122.035 ; gain = 64.563
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 131.270 ; gain = 73.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:19) to (asymmetric_axi_transfer/top.cpp:44:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 164.117 ; gain = 106.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 169.445 ; gain = 111.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.836 seconds; current allocated memory: 124.536 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 125.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 125.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 126.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_10s_10s_18ns_18_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 127.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 130.006 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 189.492 ; gain = 132.020
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 18.229 seconds; peak allocated memory: 130.006 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.367 ; gain = 45.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.367 ; gain = 45.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.332 ; gain = 63.938
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.461 ; gain = 73.066
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:42) to (asymmetric_axi_transfer/top.cpp:34:36) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:48:19) to (asymmetric_axi_transfer/top.cpp:44:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 162.617 ; gain = 105.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 168.398 ; gain = 111.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.451 seconds; current allocated memory: 123.058 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 123.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 124.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 124.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_8s_8s_14ns_14_1_1' to 'kernel_matrix_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 125.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 128.577 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 188.152 ; gain = 130.758
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.707 seconds; peak allocated memory: 128.577 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.617 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.617 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.539 ; gain = 64.223
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 130.375 ; gain = 73.059
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
ERROR: [XFORM 203-133] Bitwidth of reshaped elements (80000 bits) exceeds the maximum bitwidth (65536 bits) for array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
In file included from asymmetric_axi_transfer/top.cpp:3:
asymmetric_axi_transfer/top_header.hpp:26:1: error: unknown type name 'F_P'
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
^
asymmetric_axi_transfer/top_header.hpp:26:16: error: use of undeclared identifier 'F_P'
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
               ^
In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:59:3: error: redefinition of 'rbf_kernel' as different kind of symbol
T rbf_kernel(T input1[784], T input2[784]){
  ^
asymmetric_axi_transfer/top_header.hpp:26:5: note: previous definition is here
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
    ^
3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
In file included from asymmetric_axi_transfer/top.cpp:3:
asymmetric_axi_transfer/top_header.hpp:26:1: error: unknown type name 'F_P'
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
^
asymmetric_axi_transfer/top_header.hpp:26:16: error: use of undeclared identifier 'F_P'
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
               ^
In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:59:3: error: redefinition of 'rbf_kernel' as different kind of symbol
T rbf_kernel(T input1[784], T input2[784]){
  ^
asymmetric_axi_transfer/top_header.hpp:26:5: note: previous definition is here
F_P rbf_kernel(F_P input1[784], F_P input2[784]);
    ^
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.195 ; gain = 45.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.195 ; gain = 45.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.152 ; gain = 54.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.793 ; gain = 59.461
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.258 ; gain = 85.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.035 ; gain = 86.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.635 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 94.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.990 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.969 ; gain = 93.637
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.3 seconds; peak allocated memory: 96.990 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.398 ; gain = 46.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.398 ; gain = 46.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<31, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 121.828 ; gain = 64.559
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 132.078 ; gain = 74.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf.V' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:68:14) to (asymmetric_axi_transfer/top.cpp:68:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:35:42) to (asymmetric_axi_transfer/top.cpp:37:4) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:53:47) to (asymmetric_axi_transfer/top.cpp:53:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 166.633 ; gain = 109.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 170.797 ; gain = 113.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.747 seconds; current allocated memory: 125.555 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 126.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 126.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 127.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_9s_15s_24_1_1' to 'kernel_matrix_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_15s_15s_27ns_27_1_1' to 'kernel_matrix_macfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_macfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 128.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1_V' to 'kernel_matrix_inpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mullbW': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 131.169 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inphbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 191.168 ; gain = 133.898
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 18.428 seconds; peak allocated memory: 131.169 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
WARNING: [HLS 200-40] In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:19:19: error: union member 'val' has a non-trivial constructor
  struct {T f0; } val;
                  ^
asymmetric_axi_transfer/top.cpp:19:13: note: because type '<anonymous struct at asymmetric_axi_transfer/top.cpp:19:3>' has a member with a non-trivial constructor
  struct {T f0; } val;
            ^
E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:6953:41: note: because type 'ap_fixed<16, 3, 5, 3, 0>' has a user-declared constructor
  inline __attribute__((always_inline)) ap_fixed():Base() {}
                                        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from asymmetric_axi_transfer/top.cpp:1:
asymmetric_axi_transfer/top.cpp:19:19: error: union member 'val' has a non-trivial constructor
  struct {T f0; } val;
                  ^
asymmetric_axi_transfer/top.cpp:19:13: note: because type '<anonymous struct at asymmetric_axi_transfer/top.cpp:19:3>' has a member with a non-trivial constructor
  struct {T f0; } val;
            ^
E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:6953:41: note: because type 'ap_fixed<16, 3, 5, 3, 0>' has a user-declared constructor
  inline __attribute__((always_inline)) ap_fixed():Base() {}
                                        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.105 ; gain = 45.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.105 ; gain = 45.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.496 ; gain = 55.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.223 ; gain = 59.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-101] Partitioning array 'input_buf' (asymmetric_axi_transfer/top.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:40) to (asymmetric_axi_transfer/top.cpp:41:35) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:46:41) to (asymmetric_axi_transfer/top.cpp:46:36) in function 'kernel_matrix'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.938 ; gain = 86.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.441 ; gain = 87.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.048 seconds; current allocated memory: 94.645 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_0' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_1' to 'kernel_matrix_inpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_23s_23_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 97.304 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 152.906 ; gain = 95.465
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.801 seconds; peak allocated memory: 97.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&input_buf block dim=4' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.410 ; gain = 46.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.410 ; gain = 46.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 111.777 ; gain = 54.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 117.008 ; gain = 59.785
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
ERROR: [XFORM 203-133] Cannot reshape array 'input_buf' (asymmetric_axi_transfer/top.cpp:24): array does not have dimension 3.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.191 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.191 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.773 ; gain = 54.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.070 ; gain = 59.988
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-135] Cannot reshape array 'input_buf' (asymmetric_axi_transfer/top.cpp:24): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'input_buf' (asymmetric_axi_transfer/top.cpp:24): incorrect reshape factor 1.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.883 ; gain = 85.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.172 ; gain = 87.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.267 seconds; current allocated memory: 94.496 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 95.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 97.007 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.934 ; gain = 93.852
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.854 seconds; peak allocated memory: 97.007 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.844 ; gain = 54.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.266 ; gain = 59.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
ERROR: [XFORM 203-133] Bitwidth of reshaped elements (320000 bits) exceeds the maximum bitwidth (65536 bits) for array 'input_buf' (asymmetric_axi_transfer/top.cpp:24).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.969 ; gain = 45.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.969 ; gain = 45.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.371 ; gain = 54.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.867 ; gain = 58.969
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
ERROR: [XFORM 203-103] Array 'input_buf' (asymmetric_axi_transfer/top.cpp:24): partitioned elements number (10000) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.324 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.324 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.465 ; gain = 55.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.137 ; gain = 59.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-105] Cannot partition array 'input_buf' (asymmetric_axi_transfer/top.cpp:24): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.316 ; gain = 86.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.363 ; gain = 87.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.14 seconds; current allocated memory: 94.465 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 94.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.992 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.836 ; gain = 93.547
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.575 seconds; peak allocated memory: 96.992 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.672 ; gain = 54.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.375 ; gain = 58.734
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.051 ; gain = 84.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.094 ; gain = 85.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.609 seconds; current allocated memory: 93.521 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 94.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.057 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 150.730 ; gain = 93.090
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.151 seconds; peak allocated memory: 96.057 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.246 ; gain = 45.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.590 ; gain = 53.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.508 ; gain = 58.770
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.207 ; gain = 84.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.250 ; gain = 85.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.312 seconds; current allocated memory: 93.490 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 94.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_14s_14_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 95.972 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 150.414 ; gain = 92.676
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.959 seconds; peak allocated memory: 95.972 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.738 ; gain = 54.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.586 ; gain = 58.973
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.516 ; gain = 84.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.559 ; gain = 85.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.534 seconds; current allocated memory: 93.500 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 94.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 95.967 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.242 ; gain = 92.629
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.086 seconds; peak allocated memory: 95.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.223 ; gain = 45.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.223 ; gain = 45.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.254 ; gain = 53.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.449 ; gain = 59.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.223 ; gain = 84.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.480 ; gain = 86.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.971 seconds; current allocated memory: 93.654 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 94.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 96.214 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 151.027 ; gain = 93.684
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.487 seconds; peak allocated memory: 96.214 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.328 ; gain = 54.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.582 ; gain = 59.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.766 ; gain = 86.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.809 ; gain = 87.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.627 seconds; current allocated memory: 94.614 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 95.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_32_1_1' to 'kernel_matrix_muxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 97.151 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 152.270 ; gain = 94.762
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.067 seconds; peak allocated memory: 97.151 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.512 ; gain = 46.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.512 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 121.219 ; gain = 63.820
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] asymmetric_axi_transfer/top.cpp:65: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 130.336 ; gain = 72.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf.V' (asymmetric_axi_transfer/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf.V' (asymmetric_axi_transfer/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf.V' (asymmetric_axi_transfer/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf.V' (asymmetric_axi_transfer/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:40) to (asymmetric_axi_transfer/top.cpp:34:34) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 162.414 ; gain = 105.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 168.418 ; gain = 111.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.07 seconds; current allocated memory: 123.430 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 123.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 124.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 125.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mux_42_16_1_1' to 'kernel_matrix_muxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11s_16s_27_1_1' to 'kernel_matrix_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_16s_16s_30ns_30_1_1' to 'kernel_matrix_macg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_macg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muxeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 126.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_reshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inpibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 129.085 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 188.859 ; gain = 131.461
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 37.119 seconds; peak allocated memory: 129.085 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.523 ; gain = 46.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.523 ; gain = 46.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'rbf_kernel' (asymmetric_axi_transfer/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.293 ; gain = 64.273
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] asymmetric_axi_transfer/top.cpp:65: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] asymmetric_axi_transfer/top.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 130.359 ; gain = 73.340
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:67:14) to (asymmetric_axi_transfer/top.cpp:67:14) in function 'rbf_kernel'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:34:40) to (asymmetric_axi_transfer/top.cpp:34:34) in function 'kernel_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:52:47) to (asymmetric_axi_transfer/top.cpp:52:41) in function 'kernel_matrix'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 162.602 ; gain = 105.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 168.324 ; gain = 111.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.7 seconds; current allocated memory: 123.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 123.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 124.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 125.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_uitofp_32ns_32_6_1' to 'kernel_matrix_uitbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fpext_32ns_64_1_1' to 'kernel_matrix_fpecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11s_16s_27_1_1' to 'kernel_matrix_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mac_muladd_16s_16s_30ns_30_1_1' to 'kernel_matrix_macfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_macfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 126.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf_V' to 'kernel_matrix_resg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf_V' to 'kernel_matrix_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf_V' to 'kernel_matrix_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf_V' to 'kernel_matrix_temjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fpecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_uitbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 128.578 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inphbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 188.055 ; gain = 131.035
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 24.275 seconds; peak allocated memory: 128.578 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.332 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.332 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.660 ; gain = 54.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.848 ; gain = 59.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.160 ; gain = 85.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.703 ; gain = 87.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.446 seconds; current allocated memory: 94.369 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 94.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 96.784 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 151.270 ; gain = 94.105
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.549 seconds; peak allocated memory: 96.784 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.000 ; gain = 54.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.324 ; gain = 60.281
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:48) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'temp_buf' in function 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:41:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'temp2_buf' in function 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:46:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'temp_buf' in function 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:64:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'temp2_buf' in function 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:64:3).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.703 ; gain = 86.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.488 ; gain = 87.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.311 seconds; current allocated memory: 94.452 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 94.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 96.994 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 152.105 ; gain = 95.063
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 18.513 seconds; peak allocated memory: 96.994 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.191 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.191 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 135.867 ; gain = 78.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
ERROR: [SYNCHK 200-61] asymmetric_axi_transfer/top.cpp:102: unsupported memory access on variable 'kernel_index_stream.data.V' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.059 ; gain = 46.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.059 ; gain = 46.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 136.223 ; gain = 79.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
ERROR: [SYNCHK 200-61] asymmetric_axi_transfer/top.cpp:102: unsupported memory access on variable 'kernel_index_stream.data.V' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 135.078 ; gain = 77.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 149.293 ; gain = 91.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 168.563 ; gain = 111.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 170.387 ; gain = 113.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.386 seconds; current allocated memory: 117.310 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 117.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 120.515 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 179.699 ; gain = 122.313
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 23.287 seconds; peak allocated memory: 120.515 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 46.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 46.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 135.484 ; gain = 78.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 149.977 ; gain = 92.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 168.594 ; gain = 111.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 169.117 ; gain = 112.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.478 seconds; current allocated memory: 117.310 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 117.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'kernel_matrix_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_muljbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 120.514 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_resbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 179.027 ; gain = 121.938
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 23.289 seconds; peak allocated memory: 120.514 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.355 ; gain = 46.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.355 ; gain = 46.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 112.273 ; gain = 55.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 117.270 ; gain = 60.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 144.266 ; gain = 87.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 144.527 ; gain = 87.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.518 seconds; current allocated memory: 94.062 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 94.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'kernel_matrix_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 96.495 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_indbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 150.301 ; gain = 93.148
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 39.024 seconds; peak allocated memory: 96.495 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.160 ; gain = 45.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.160 ; gain = 45.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.176 ; gain = 54.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.039 ; gain = 59.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:72) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.547 ; gain = 86.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.332 ; gain = 87.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.749 seconds; current allocated memory: 94.062 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 94.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'kernel_matrix_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 96.495 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_indbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 150.281 ; gain = 93.000
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 18.449 seconds; peak allocated memory: 96.495 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.953 ; gain = 45.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.953 ; gain = 45.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.137 ; gain = 54.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 116.777 ; gain = 59.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 142.969 ; gain = 85.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 144.270 ; gain = 87.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.353 seconds; current allocated memory: 93.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 93.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_matrix/kernel_in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 95.230 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_indbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 148.199 ; gain = 90.941
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 22.843 seconds; peak allocated memory: 95.230 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.703 ; gain = 54.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.770 ; gain = 59.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:24) to (asymmetric_axi_transfer/top.cpp:53:24) in function 'kernel_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.262 ; gain = 86.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.281 ; gain = 87.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.182 seconds; current allocated memory: 93.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 93.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 94.776 MB.
WARNING: [RTMG 210-274] Memory 'kernel_matrix_indbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'kernel_matrix_indbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 146.188 ; gain = 89.141
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.805 seconds; peak allocated memory: 94.776 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.230 ; gain = 46.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.230 ; gain = 46.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.832 ; gain = 54.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.031 ; gain = 60.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:24) to (asymmetric_axi_transfer/top.cpp:53:24) in function 'kernel_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.398 ; gain = 86.414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.414 ; gain = 87.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.243 seconds; current allocated memory: 93.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 93.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 94.776 MB.
WARNING: [RTMG 210-274] Memory 'kernel_matrix_indbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'kernel_matrix_indbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.281 ; gain = 89.297
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.562 seconds; peak allocated memory: 94.776 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.164 ; gain = 45.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.164 ; gain = 45.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.336 ; gain = 55.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.809 ; gain = 59.496
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (asymmetric_axi_transfer/top.cpp:41:24) to (asymmetric_axi_transfer/top.cpp:53:24) in function 'kernel_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.059 ; gain = 85.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.848 ; gain = 86.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.982 seconds; current allocated memory: 93.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 93.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_index_buf' to 'kernel_matrix_indbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 94.776 MB.
WARNING: [RTMG 210-274] Memory 'kernel_matrix_indbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'kernel_matrix_indbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.496 ; gain = 89.184
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.11 seconds; peak allocated memory: 94.776 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.109 ; gain = 45.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.109 ; gain = 45.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.453 ; gain = 55.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.816 ; gain = 59.586
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 142.762 ; gain = 85.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.789 ; gain = 86.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.372 seconds; current allocated memory: 94.463 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 94.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_24s_24_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 96.990 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 151.543 ; gain = 94.313
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 17.748 seconds; peak allocated memory: 96.990 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.211 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.223 ; gain = 55.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.105 ; gain = 60.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.309 ; gain = 86.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.359 ; gain = 87.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.286 seconds; current allocated memory: 94.426 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 94.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_20s_20_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 96.900 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 151.281 ; gain = 94.340
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.97 seconds; peak allocated memory: 96.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.363 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.363 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.664 ; gain = 54.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.891 ; gain = 59.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.402 ; gain = 86.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.324 ; gain = 87.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.829 seconds; current allocated memory: 94.470 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 94.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_20s_20_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 96.952 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 151.074 ; gain = 93.930
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.51 seconds; peak allocated memory: 96.952 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 45.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 45.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.492 ; gain = 54.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.148 ; gain = 59.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.340 ; gain = 85.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.129 ; gain = 86.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.74 seconds; current allocated memory: 94.470 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 94.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_20s_20_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 96.949 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 151.109 ; gain = 93.105
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.233 seconds; peak allocated memory: 96.949 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.070 ; gain = 45.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.070 ; gain = 45.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.773 ; gain = 53.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.031 ; gain = 59.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.813 ; gain = 85.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.340 ; gain = 86.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.43 seconds; current allocated memory: 94.426 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 94.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.900 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 151.391 ; gain = 93.531
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.946 seconds; peak allocated memory: 96.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.316 ; gain = 46.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.293 ; gain = 55.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.793 ; gain = 60.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.047 ; gain = 86.273
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'input_buf' (asymmetric_axi_transfer/top.cpp:23): cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.066 ; gain = 87.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.855 seconds; current allocated memory: 94.460 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 94.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 96.934 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 151.078 ; gain = 94.305
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.295 seconds; peak allocated memory: 96.934 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.195 ; gain = 45.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.195 ; gain = 45.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.117 ; gain = 54.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.938 ; gain = 59.555
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
ERROR: [XFORM 203-123] Cannot stream  'input_buf': a local variable is streamable only if it is in a dataflow region.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'asymmetric_axi_transfer/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.930 ; gain = 54.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.273 ; gain = 60.219
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (asymmetric_axi_transfer/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix' (asymmetric_axi_transfer/top.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.758 ; gain = 86.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.535 ; gain = 87.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.287 seconds; current allocated memory: 94.470 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 94.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/my_index' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'my_index' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_input_buf' to 'kernel_matrix_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp_buf' to 'kernel_matrix_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_temp2_buf' to 'kernel_matrix_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_result_buf' to 'kernel_matrix_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 96.949 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_inpbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_temcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 151.910 ; gain = 94.855
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.672 seconds; peak allocated memory: 96.949 MB.
