library verilog;
use verilog.vl_types.all;
entity dds is
    port(
        clk             : in     vl_logic;
        we              : in     vl_logic;
        data            : in     vl_logic_vector(28 downto 0);
        cosine          : out    vl_logic_vector(7 downto 0);
        sine            : out    vl_logic_vector(7 downto 0);
        phase_out       : out    vl_logic_vector(28 downto 0)
    );
end dds;
