#BLIF generated by VPR  from post-place-and-route implementation
.model dut
.inputs d rstn clock0 
.outputs q 

#IO assignments
.names q_input_0_0 q
1 1
.names d d_output_0_0
1 1
.names rstn rstn_output_0_0
1 1
.names clock0 clock0_output_0_0
1 1

#Interconnect
.names d_output_0_0 dffr_q_input_0_0
1 1
.names rstn_output_0_0 lut_$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y_input_0_2
1 1
.names clock0_output_0_0 dffr_q_clock_0_0
1 1
.names dffr_q_output_0_0 q_input_0_0
1 1
.names lut_$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y_output_0_0 dffr_q_input_1_0
1 1

#Cell instances
.names __vpr__unconn0 __vpr__unconn1 lut_$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y_input_0_2 __vpr__unconn2 __vpr__unconn3 __vpr__unconn4 lut_$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y_output_0_0 
000000 1

.subckt dffr \
    C=dffr_q_clock_0_0 \
    D=dffr_q_input_0_0 \
    R=dffr_q_input_1_0 \
    Q=dffr_q_output_0_0


.end
