// Seed: 4197750223
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output wire  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output supply1 id_0,
    output wand id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
