{"Source Block": ["hdl/library/common/ad_dds.v@67:77@HdlIdDef", "  output  reg [DDS_DW*CLK_RATIO-1:0]  dac_dds_data\n  );\n\n  // internal registers\n\n  reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;\n  reg         [PHASE_DW-1:0]  dac_dds_incr_1 = 'd0;\n\n  // dds solution\n\n  genvar i;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[72, "  reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;\n"]], "Add": []}}