<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_trigger</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_trigger'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_trigger')">kv_trigger</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.82</td>
<td class="s3 cl rt"><a href="mod1061.html#Line" > 36.87</a></td>
<td class="s6 cl rt"><a href="mod1061.html#Cond" > 65.94</a></td>
<td class="s2 cl rt"><a href="mod1061.html#Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1061.html#Branch" > 41.93</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67557"  onclick="showContent('inst_tag_67557')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></td>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67557_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67557_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67557_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67557_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67558"  onclick="showContent('inst_tag_67558')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></td>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67558_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67558_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67558_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67558_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67560"  onclick="showContent('inst_tag_67560')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></td>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67560_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67560_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67560_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67560_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67561"  onclick="showContent('inst_tag_67561')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></td>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67561_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67561_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67561_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67561_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67562"  onclick="showContent('inst_tag_67562')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></td>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67562_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67562_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67562_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67562_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67559"  onclick="showContent('inst_tag_67559')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></td>
<td class="s3 cl rt"> 32.03</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67559_Line" > 14.29</a></td>
<td class="s6 cl rt"><a href="mod1061.html#inst_tag_67559_Cond" > 60.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67559_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67559_Branch" > 27.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67555"  onclick="showContent('inst_tag_67555')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></td>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67555_Line" > 59.46</a></td>
<td class="s7 cl rt"><a href="mod1061.html#inst_tag_67555_Cond" > 71.88</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67555_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67555_Branch" > 56.58</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1061.html#inst_tag_67556"  onclick="showContent('inst_tag_67556')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></td>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67556_Line" > 59.46</a></td>
<td class="s7 cl rt"><a href="mod1061.html#inst_tag_67556_Cond" > 71.88</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67556_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67556_Branch" > 56.58</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_67557'>
<hr>
<a name="inst_tag_67557"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67557" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67557_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67557_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67557_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67557_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.30</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_4.html#inst_tag_173087" id="tag_urg_inst_173087">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_5.html#inst_tag_173088" id="tag_urg_inst_173088">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67558'>
<hr>
<a name="inst_tag_67558"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67558" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67558_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67558_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67558_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67558_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.30</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_5.html#inst_tag_173089" id="tag_urg_inst_173089">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_5.html#inst_tag_173090" id="tag_urg_inst_173090">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67560'>
<hr>
<a name="inst_tag_67560"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67560" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67560_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67560_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67560_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67560_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.30</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_6.html#inst_tag_173093" id="tag_urg_inst_173093">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_6.html#inst_tag_173094" id="tag_urg_inst_173094">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67561'>
<hr>
<a name="inst_tag_67561"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67561" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67561_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67561_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67561_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67561_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.30</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_6.html#inst_tag_173095" id="tag_urg_inst_173095">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_6.html#inst_tag_173096" id="tag_urg_inst_173096">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67562'>
<hr>
<a name="inst_tag_67562"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67562_Line" > 14.29</a></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67562_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67562_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67562_Branch" > 22.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.30</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_6.html#inst_tag_173097" id="tag_urg_inst_173097">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_7.html#inst_tag_173098" id="tag_urg_inst_173098">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67559'>
<hr>
<a name="inst_tag_67559"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67559" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.03</td>
<td class="s1 cl rt"><a href="mod1061.html#inst_tag_67559_Line" > 14.29</a></td>
<td class="s6 cl rt"><a href="mod1061.html#inst_tag_67559_Cond" > 60.00</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67559_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67559_Branch" > 27.27</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.93</td>
<td class="s1 cl rt"> 14.29</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.27</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_5.html#inst_tag_173091" id="tag_urg_inst_173091">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_5.html#inst_tag_173092" id="tag_urg_inst_173092">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67555'>
<hr>
<a name="inst_tag_67555"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67555" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67555_Line" > 59.46</a></td>
<td class="s7 cl rt"><a href="mod1061.html#inst_tag_67555_Cond" > 71.88</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67555_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67555_Branch" > 56.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s5 cl rt"> 59.46</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.58</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_4.html#inst_tag_173083" id="tag_urg_inst_173083">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_4.html#inst_tag_173084" id="tag_urg_inst_173084">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67556'>
<hr>
<a name="inst_tag_67556"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_67556" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67556_Line" > 59.46</a></td>
<td class="s7 cl rt"><a href="mod1061.html#inst_tag_67556_Cond" > 71.88</a></td>
<td class="s2 cl rt"><a href="mod1061.html#inst_tag_67556_Toggle" > 26.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1061.html#inst_tag_67556_Branch" > 56.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s5 cl rt"> 59.46</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s2 cl rt"> 22.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.58</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.02</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod765.html#inst_tag_33373" >kv_trigm</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_4.html#inst_tag_173085" id="tag_urg_inst_173085">u_tdata2</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_4.html#inst_tag_173086" id="tag_urg_inst_173086">u_trig_mvalue_extend</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_trigger'>
<a name="Line"></a>
Line Coverage for Module : <a name="2014463143"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=1,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=1,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=2,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"> 59.46</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67554_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"> 59.46</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67555_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>74</td><td>44</td><td>59.46</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41166</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41181</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41190</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41205</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41248</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41257</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41286</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41295</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41324</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41156                           always @(posedge core_clk or negedge core_reset_n) begin
41157      1/1                      if (!core_reset_n) begin
41158      1/1                          s52 &lt;= {VALEN{1'b0}};
41159                               end
41160      1/1                      else if (s50) begin
41161      <font color = "red">0/1     ==>                  s52 &lt;= csr_wdata[VALEN - 1:0];</font>
41162                               end
                        MISSING_ELSE
41163                           end
41164                   
41165                           always @(posedge core_clk or negedge core_reset_n) begin
41166      1/1                      if (!core_reset_n) begin
41167      1/1                          s53 &lt;= 1'b0;
41168      1/1                          s54 &lt;= 1'b0;
41169      1/1                          s55 &lt;= 1'b0;
41170      1/1                          s58 &lt;= 1'b0;
41171                               end
41172      1/1                      else if (s49) begin
41173      <font color = "red">0/1     ==>                  s53 &lt;= s2 &amp; csr_wdata[0] &amp; ~csr_wdata[2];</font>
41174      <font color = "red">0/1     ==>                  s54 &lt;= s2 &amp; csr_wdata[1] &amp; ~csr_wdata[2];</font>
41175      <font color = "red">0/1     ==>                  s55 &lt;= s2 &amp; csr_wdata[2];</font>
41176      <font color = "red">0/1     ==>                  s58 &lt;= SUPPORT_MCONTROL_CHAIN &amp; s2 &amp; s5;</font>
41177                               end
                        MISSING_ELSE
41178                           end
41179                   
41180                           always @(posedge core_clk or negedge core_reset_n) begin
41181      1/1                      if (!core_reset_n) begin
41182      1/1                          s59 &lt;= 1'b0;
41183                               end
41184      1/1                      else if (s60) begin
41185      <font color = "red">0/1     ==>                  s59 &lt;= csr_wdata[27];</font>
41186                               end
                        MISSING_ELSE
41187                           end
41188                   
41189                           always @(posedge core_clk or negedge core_reset_n) begin
41190      1/1                      if (!core_reset_n) begin
41191      1/1                          s56 &lt;= 3'b0;
41192      1/1                          s61 &lt;= 3'd2;
41193                               end
41194      1/1                      else if (s49) begin
41195      <font color = "red">0/1     ==>                  s56 &lt;= s57;</font>
41196      <font color = "red">0/1     ==>                  s61 &lt;= s48[2:0];</font>
41197                               end
                        MISSING_ELSE
41198                           end
41199                   
41200                           assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
41201                           assign s65 = ({6{(s64 == ACTION_ST_HALT) &amp; csr_halt_mode &amp; csr_wdata[27]}} &amp; ACTION_ST_HALT) | ({6{(s64 == ACTION_ST_TRACE_ON) &amp; s0}} &amp; ACTION_ST_TRACE_ON) | ({6{(s64 == ACTION_ST_TRACE_OFF) &amp; s0}} &amp; ACTION_ST_TRACE_OFF) | ({6{(s64 == ACTION_ST_TRACE_NOTIFY) &amp; s0}} &amp; ACTION_ST_TRACE_NOTIFY);
41202                           assign s57 = s65[2:0];
41203                           assign s60 = s49 &amp; csr_halt_mode;
41204                           always @(posedge core_clk or negedge core_reset_n) begin
41205      1/1                      if (!core_reset_n) begin
41206      1/1                          s62 &lt;= 6'b0;
41207      1/1                          s63 &lt;= 1'b0;
41208                               end
41209      1/1                      else if (s51) begin
41210      <font color = "red">0/1     ==>                  s62 &lt;= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];</font>
41211      <font color = "red">0/1     ==>                  s63 &lt;= csr_wdata[TEXTRA_MSELECT];</font>
41212                               end
                        MISSING_ELSE
41213                           end
41214                   
41215                           assign s24 = s52;
41216                           assign s7 = s53;
41217                           assign s8 = s54;
41218                           assign s9 = s55;
41219                           assign s18 = {3'd0,s56};
41220                           assign s17 = SUPPORT_MCONTROL_CHAIN &amp; s58;
41221                           assign s22 = s59;
41222                           assign s23 = {1'b0,s61};
41223                           assign s25 = s62;
41224                           assign s27 = s63;
41225                       end
41226                       else begin:gen_reg_trig_dummy
41227                           assign s24 = {VALEN{1'b0}};
41228                           assign s7 = 1'b0;
41229                           assign s8 = 1'b0;
41230                           assign s9 = 1'b0;
41231                           assign s18 = 6'd0;
41232                           assign s17 = 1'd0;
41233                           assign s22 = 1'd0;
41234                           assign s23 = 4'd0;
41235                           assign s25 = 6'd0;
41236                           assign s27 = 1'b0;
41237                       end
41238                   endgenerate
41239                   generate
41240                       if (CONFIGURED != 1'b0) begin:gen_trig_m_nmi_1
41241                           reg s66;
41242                           wire s67;
41243                           wire s68;
41244                           reg s69;
41245                           wire s70;
41246                           wire s71;
41247                           always @(posedge core_clk or negedge core_reset_n) begin
41248      1/1                      if (!core_reset_n) begin
41249      1/1                          s66 &lt;= 1'b0;
41250                               end
41251      1/1                      else if (s68) begin
41252      <font color = "red">0/1     ==>                  s66 &lt;= s67;</font>
41253                               end
                        MISSING_ELSE
41254                           end
41255                   
41256                           always @(posedge core_clk or negedge core_reset_n) begin
41257      1/1                      if (!core_reset_n) begin
41258      1/1                          s69 &lt;= 1'b0;
41259                               end
41260      1/1                      else if (s71) begin
41261      <font color = "red">0/1     ==>                  s69 &lt;= s70;</font>
41262                               end
                        MISSING_ELSE
41263                           end
41264                   
41265                           assign s68 = s49 | s37;
41266                           assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
41267                           assign s10 = s66;
41268                           assign s71 = s49 &amp; (csr_wdata[31:28] == TYPE_ETRIGGER);
41269                           assign s70 = csr_wdata[10];
41270                           assign s14 = s69;
41271                       end
41272                       else begin:gen_trig_m_nmi_0
41273                           assign s10 = 1'b0;
41274                           assign s14 = 1'b0;
41275                       end
41276                   endgenerate
41277                   generate
41278                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_trig_s_1
41279                           reg s72;
41280                           wire s73;
41281                           wire s74;
41282                           reg [8:0] s75;
41283                           reg [1:0] s76;
41284                           wire [1:0] s77;
41285                           always @(posedge core_clk or negedge core_reset_n) begin
41286      1/1                      if (!core_reset_n) begin
41287      1/1                          s72 &lt;= 1'b0;
41288                               end
41289      1/1                      else if (s74) begin
41290      <font color = "red">0/1     ==>                  s72 &lt;= s73;</font>
41291                               end
                        MISSING_ELSE
41292                           end
41293                   
41294                           always @(posedge core_clk or negedge core_reset_n) begin
41295      1/1                      if (!core_reset_n) begin
41296      1/1                          s75 &lt;= 9'b0;
41297      1/1                          s76 &lt;= 2'b0;
41298                               end
41299      1/1                      else if (s51) begin
41300      <font color = "red">0/1     ==>                  s75 &lt;= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];</font>
41301      <font color = "red">0/1     ==>                  s76 &lt;= s77;</font>
41302                               end
                        MISSING_ELSE
41303                           end
41304                   
41305                           assign s74 = s49 | s37;
41306                           assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
41307                           assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
41308                           assign s11 = s72;
41309                           assign s28 = s75;
41310                           assign s29 = s76;
41311                       end
41312                       else begin:gen_trig_s_0
41313                           assign s11 = 1'b0;
41314                           assign s28 = 9'd0;
41315                           assign s29 = 2'd0;
41316                       end
41317                   endgenerate
41318                   generate
41319                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_trig_u_1
41320                           reg s78;
41321                           wire s79;
41322                           wire s80;
41323                           always @(posedge core_clk or negedge core_reset_n) begin
41324      1/1                      if (!core_reset_n) begin
41325      1/1                          s78 &lt;= 1'b0;
41326                               end
41327      1/1                      else if (s80) begin
41328      <font color = "red">0/1     ==>                  s78 &lt;= s79;</font>
41329                               end
                        MISSING_ELSE
41330                           end
41331                   
41332                           assign s80 = s49 | s37;
41333                           assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
41334                           assign s12 = s78;
41335                       end
41336                       else begin:gen_trig_u_0
41337                           assign s12 = 1'b0;
41338                       end
41339                   endgenerate
41340                   generate
41341                       if ((CONFIGURED != 1'b0) &amp;&amp; (SUPPORT_ICOUNT == 1'b1)) begin:gen_trig_pending
41342                           reg s81;
41343                           wire s82;
41344                           wire s83;
41345                           wire s84;
41346                           wire s85;
41347                           always @(posedge core_clk or negedge core_reset_n) begin
41348      1/1                      if (!core_reset_n) begin
41349      1/1                          s81 &lt;= 1'b0;
41350                               end
41351      1/1                      else if (s83) begin
41352      <font color = "red">0/1     ==>                  s81 &lt;= s82;</font>
41353                               end
                        MISSING_ELSE
41354                           end
41355                   
41356                           assign s83 = (s49 &amp; s3) | s84 | s85;
41357                           assign s84 = icount_dec &amp; s35;
41358                           assign s85 = icount_dec &amp; s36;
41359                           assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
41360                           assign s13 = s81;
41361                       end
41362                       else begin:gen_trig_pending_stub
41363                           assign s13 = 1'b0;
41364                       end
41365                   endgenerate
41366                   generate
41367                       if (TRIGGER_MATCH_BITS &gt; 0) begin:gen_reg_trig_match
41368                           reg [TRIGGER_MATCH_BITS - 1:0] s86;
41369                           wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
41370                           always @(posedge core_clk or negedge core_reset_n) begin
41371      1/1                      if (!core_reset_n) begin
41372      1/1                          s86 &lt;= {TRIGGER_MATCH_BITS{1'b0}};
41373                               end
41374      1/1                      else if (s49) begin
41375      <font color = "red">0/1     ==>                  s86 &lt;= s87;</font>
41376                               end
                        MISSING_ELSE
41377                           end
41378                   
41379                           assign s15[0 +:TRIGGER_MATCH_BITS] = s86[0 +:TRIGGER_MATCH_BITS];
41380                       end
41381                   endgenerate
41382                   generate
41383                       if (TRIGGER_MATCH_BITS &lt; 4) begin:gen_zero_extend_trig_match
41384                           assign s15[3:TRIGGER_MATCH_BITS] = {(4 - TRIGGER_MATCH_BITS){1'b0}};
41385                       end
41386                   endgenerate
41387                   reg [VALEN - 1:0] s88;
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1466579823"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=0,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=0,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER=0,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN=0,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=0,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67556_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67557_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 32.03</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67558_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67559_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67560_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67561_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="2014463143"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=1,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=1,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=2,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s7 cl rt"> 71.88</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67554_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s7 cl rt"> 71.88</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67555_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41200
 EXPRESSION (s2 ? ({2'b0, csr_wdata[15:12]}) : csr_wdata[5:0])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[6] : csr_wdata[9]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 SUB-EXPRESSION (s2 ? csr_wdata[6] : csr_wdata[9])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[4] : csr_wdata[7]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 SUB-EXPRESSION (s2 ? csr_wdata[4] : csr_wdata[7])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41307
 EXPRESSION ((csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'b0 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB])
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[3] : csr_wdata[6]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 SUB-EXPRESSION (s2 ? csr_wdata[3] : csr_wdata[6])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 EXPRESSION (gen_trig_pending.s84 ? 1'b1 : (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 SUB-EXPRESSION (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41369
 EXPRESSION (((|csr_wdata[10:(TRIGGER_MATCH_BITS + 7)])) ? ({TRIGGER_MATCH_BITS {1'b0}}) : csr_wdata[(TRIGGER_MATCH_BITS + 6):7])
             ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1466579823"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=0,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=0,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER=0,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN=0,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=0,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67556_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67557_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 32.03</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67558_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67559_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67560_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67561_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="2014463143"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=1,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=1,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=2,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67554_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67555_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1466579823"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=0,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=0,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER=0,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN=0,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=0,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67556_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67557_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.03</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67558_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67559_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67560_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 26.56</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67561_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="2014463143"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=1,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=1,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=2,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"> 56.58</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67554_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.62</td>
<td class="s5 cl rt"> 56.58</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67555_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">76</td>
<td class="rt">43</td>
<td class="rt">56.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41200</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41307</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41359</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41181</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41190</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41248</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41257</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41286</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41324</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41348</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41200              assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41266              assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41306              assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41307              assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
                                                                                           <font color = "green">-1-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41333              assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359              assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
                                    <font color = "red">-1-</font>          <font color = "red">-2-</font>   
                                    <font color = "red">==></font>          <font color = "red">==></font>   
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41369              wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
                                                                                               <font color = "green">-1-</font>  
                                                                                               <font color = "green">==></font>  
                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41157                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41158                      s52 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
41159                  end
41160                  else if (s50) begin
                            <font color = "red">-2-</font>  
41161                      s52 <= csr_wdata[VALEN - 1:0];
           <font color = "red">                ==></font>
41162                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41166                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41167                      s53 <= 1'b0;
           <font color = "green">                ==></font>
41168                      s54 <= 1'b0;
41169                      s55 <= 1'b0;
41170                      s58 <= 1'b0;
41171                  end
41172                  else if (s49) begin
                            <font color = "red">-2-</font>  
41173                      s53 <= s2 & csr_wdata[0] & ~csr_wdata[2];
           <font color = "red">                ==></font>
41174                      s54 <= s2 & csr_wdata[1] & ~csr_wdata[2];
41175                      s55 <= s2 & csr_wdata[2];
41176                      s58 <= SUPPORT_MCONTROL_CHAIN & s2 & s5;
41177                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41181                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41182                      s59 <= 1'b0;
           <font color = "green">                ==></font>
41183                  end
41184                  else if (s60) begin
                            <font color = "red">-2-</font>  
41185                      s59 <= csr_wdata[27];
           <font color = "red">                ==></font>
41186                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41190                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41191                      s56 <= 3'b0;
           <font color = "green">                ==></font>
41192                      s61 <= 3'd2;
41193                  end
41194                  else if (s49) begin
                            <font color = "red">-2-</font>  
41195                      s56 <= s57;
           <font color = "red">                ==></font>
41196                      s61 <= s48[2:0];
41197                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41205                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41206                      s62 <= 6'b0;
           <font color = "green">                ==></font>
41207                      s63 <= 1'b0;
41208                  end
41209                  else if (s51) begin
                            <font color = "red">-2-</font>  
41210                      s62 <= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];
           <font color = "red">                ==></font>
41211                      s63 <= csr_wdata[TEXTRA_MSELECT];
41212                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41248                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41249                      s66 <= 1'b0;
           <font color = "green">                ==></font>
41250                  end
41251                  else if (s68) begin
                            <font color = "red">-2-</font>  
41252                      s66 <= s67;
           <font color = "red">                ==></font>
41253                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41257                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41258                      s69 <= 1'b0;
           <font color = "green">                ==></font>
41259                  end
41260                  else if (s71) begin
                            <font color = "red">-2-</font>  
41261                      s69 <= s70;
           <font color = "red">                ==></font>
41262                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41286                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41287                      s72 <= 1'b0;
           <font color = "green">                ==></font>
41288                  end
41289                  else if (s74) begin
                            <font color = "red">-2-</font>  
41290                      s72 <= s73;
           <font color = "red">                ==></font>
41291                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41295                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41296                      s75 <= 9'b0;
           <font color = "green">                ==></font>
41297                      s76 <= 2'b0;
41298                  end
41299                  else if (s51) begin
                            <font color = "red">-2-</font>  
41300                      s75 <= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];
           <font color = "red">                ==></font>
41301                      s76 <= s77;
41302                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41324                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41325                      s78 <= 1'b0;
           <font color = "green">                ==></font>
41326                  end
41327                  else if (s80) begin
                            <font color = "red">-2-</font>  
41328                      s78 <= s79;
           <font color = "red">                ==></font>
41329                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41348                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41349                      s81 <= 1'b0;
           <font color = "green">                ==></font>
41350                  end
41351                  else if (s83) begin
                            <font color = "red">-2-</font>  
41352                      s81 <= s82;
           <font color = "red">                ==></font>
41353                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41371                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41372                      s86 <= {TRIGGER_MATCH_BITS{1'b0}};
           <font color = "green">                ==></font>
41373                  end
41374                  else if (s49) begin
                            <font color = "red">-2-</font>  
41375                      s86 <= s87;
           <font color = "red">                ==></font>
41376                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1466579823"></a>
<a href="mod1061.html" >kv_trigger ( parameter CONFIGURED=0,VALEN=32,NUM_PRIVILEGE_LEVELS=3,LOCALINT_SLPECC=16,LOCALINT_SBE=17,LOCALINT_HPMINT=18,SUPPORT_ICOUNT=0,SUPPORT_ITRIGGER,SUPPORT_ETRIGGER=0,SUPPORT_MCONTROL=1,SUPPORT_MCONTROL_CHAIN=0,TRACE_INTERFACE_INT=0,TRIGGER_MATCH_BITS=0,TEXTRA_MVALUE_WIDTH=6,TEXTRA_MVALUE_MSB=31,TEXTRA_MVALUE_LSB=26,TEXTRA_MSELECT=25,TEXTRA_ZERO_WIDTH=14,TEXTRA_ZERO_MSB=24,TEXTRA_ZERO_LSB=11,TEXTRA_SVALUE_MSB=10,TEXTRA_SVALUE_LSB=2,TEXTRA_SSELECT_MSB=1,TEXTRA_SSELECT_LSB=0 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 22.73</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67556_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 22.73</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67557_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 32.03</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67558_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 22.73</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67559_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 22.73</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67560_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.39</td>
<td class="s2 cl rt"> 22.73</td>
</tr></table>
<span class=inst><a href="mod1061.html#inst_tag_67561_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67557'>
<a name="inst_tag_67557_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67557" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67557_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67557" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67557_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67557" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67557_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67557" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67558'>
<a name="inst_tag_67558_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67558" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67558_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67558" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67558_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67558" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67558_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67558" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67560'>
<a name="inst_tag_67560_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67560" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67560_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67560" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67560_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67560" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67560_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67560" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67561'>
<a name="inst_tag_67561_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67561" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67561_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67561" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67561_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67561" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67561_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67561" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67562'>
<a name="inst_tag_67562_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67562_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67562_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67562_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67559'>
<a name="inst_tag_67559_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67559" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">TOTAL</td><td></td><td>14</td><td>2</td><td>14.29</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67559_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67559" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67559_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67559" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67559_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67559" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67555'>
<a name="inst_tag_67555_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67555" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>74</td><td>44</td><td>59.46</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41166</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41181</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41190</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41205</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41248</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41257</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41286</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41295</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41324</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41156                           always @(posedge core_clk or negedge core_reset_n) begin
41157      1/1                      if (!core_reset_n) begin
41158      1/1                          s52 &lt;= {VALEN{1'b0}};
41159                               end
41160      1/1                      else if (s50) begin
41161      <font color = "red">0/1     ==>                  s52 &lt;= csr_wdata[VALEN - 1:0];</font>
41162                               end
                        MISSING_ELSE
41163                           end
41164                   
41165                           always @(posedge core_clk or negedge core_reset_n) begin
41166      1/1                      if (!core_reset_n) begin
41167      1/1                          s53 &lt;= 1'b0;
41168      1/1                          s54 &lt;= 1'b0;
41169      1/1                          s55 &lt;= 1'b0;
41170      1/1                          s58 &lt;= 1'b0;
41171                               end
41172      1/1                      else if (s49) begin
41173      <font color = "red">0/1     ==>                  s53 &lt;= s2 &amp; csr_wdata[0] &amp; ~csr_wdata[2];</font>
41174      <font color = "red">0/1     ==>                  s54 &lt;= s2 &amp; csr_wdata[1] &amp; ~csr_wdata[2];</font>
41175      <font color = "red">0/1     ==>                  s55 &lt;= s2 &amp; csr_wdata[2];</font>
41176      <font color = "red">0/1     ==>                  s58 &lt;= SUPPORT_MCONTROL_CHAIN &amp; s2 &amp; s5;</font>
41177                               end
                        MISSING_ELSE
41178                           end
41179                   
41180                           always @(posedge core_clk or negedge core_reset_n) begin
41181      1/1                      if (!core_reset_n) begin
41182      1/1                          s59 &lt;= 1'b0;
41183                               end
41184      1/1                      else if (s60) begin
41185      <font color = "red">0/1     ==>                  s59 &lt;= csr_wdata[27];</font>
41186                               end
                        MISSING_ELSE
41187                           end
41188                   
41189                           always @(posedge core_clk or negedge core_reset_n) begin
41190      1/1                      if (!core_reset_n) begin
41191      1/1                          s56 &lt;= 3'b0;
41192      1/1                          s61 &lt;= 3'd2;
41193                               end
41194      1/1                      else if (s49) begin
41195      <font color = "red">0/1     ==>                  s56 &lt;= s57;</font>
41196      <font color = "red">0/1     ==>                  s61 &lt;= s48[2:0];</font>
41197                               end
                        MISSING_ELSE
41198                           end
41199                   
41200                           assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
41201                           assign s65 = ({6{(s64 == ACTION_ST_HALT) &amp; csr_halt_mode &amp; csr_wdata[27]}} &amp; ACTION_ST_HALT) | ({6{(s64 == ACTION_ST_TRACE_ON) &amp; s0}} &amp; ACTION_ST_TRACE_ON) | ({6{(s64 == ACTION_ST_TRACE_OFF) &amp; s0}} &amp; ACTION_ST_TRACE_OFF) | ({6{(s64 == ACTION_ST_TRACE_NOTIFY) &amp; s0}} &amp; ACTION_ST_TRACE_NOTIFY);
41202                           assign s57 = s65[2:0];
41203                           assign s60 = s49 &amp; csr_halt_mode;
41204                           always @(posedge core_clk or negedge core_reset_n) begin
41205      1/1                      if (!core_reset_n) begin
41206      1/1                          s62 &lt;= 6'b0;
41207      1/1                          s63 &lt;= 1'b0;
41208                               end
41209      1/1                      else if (s51) begin
41210      <font color = "red">0/1     ==>                  s62 &lt;= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];</font>
41211      <font color = "red">0/1     ==>                  s63 &lt;= csr_wdata[TEXTRA_MSELECT];</font>
41212                               end
                        MISSING_ELSE
41213                           end
41214                   
41215                           assign s24 = s52;
41216                           assign s7 = s53;
41217                           assign s8 = s54;
41218                           assign s9 = s55;
41219                           assign s18 = {3'd0,s56};
41220                           assign s17 = SUPPORT_MCONTROL_CHAIN &amp; s58;
41221                           assign s22 = s59;
41222                           assign s23 = {1'b0,s61};
41223                           assign s25 = s62;
41224                           assign s27 = s63;
41225                       end
41226                       else begin:gen_reg_trig_dummy
41227                           assign s24 = {VALEN{1'b0}};
41228                           assign s7 = 1'b0;
41229                           assign s8 = 1'b0;
41230                           assign s9 = 1'b0;
41231                           assign s18 = 6'd0;
41232                           assign s17 = 1'd0;
41233                           assign s22 = 1'd0;
41234                           assign s23 = 4'd0;
41235                           assign s25 = 6'd0;
41236                           assign s27 = 1'b0;
41237                       end
41238                   endgenerate
41239                   generate
41240                       if (CONFIGURED != 1'b0) begin:gen_trig_m_nmi_1
41241                           reg s66;
41242                           wire s67;
41243                           wire s68;
41244                           reg s69;
41245                           wire s70;
41246                           wire s71;
41247                           always @(posedge core_clk or negedge core_reset_n) begin
41248      1/1                      if (!core_reset_n) begin
41249      1/1                          s66 &lt;= 1'b0;
41250                               end
41251      1/1                      else if (s68) begin
41252      <font color = "red">0/1     ==>                  s66 &lt;= s67;</font>
41253                               end
                        MISSING_ELSE
41254                           end
41255                   
41256                           always @(posedge core_clk or negedge core_reset_n) begin
41257      1/1                      if (!core_reset_n) begin
41258      1/1                          s69 &lt;= 1'b0;
41259                               end
41260      1/1                      else if (s71) begin
41261      <font color = "red">0/1     ==>                  s69 &lt;= s70;</font>
41262                               end
                        MISSING_ELSE
41263                           end
41264                   
41265                           assign s68 = s49 | s37;
41266                           assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
41267                           assign s10 = s66;
41268                           assign s71 = s49 &amp; (csr_wdata[31:28] == TYPE_ETRIGGER);
41269                           assign s70 = csr_wdata[10];
41270                           assign s14 = s69;
41271                       end
41272                       else begin:gen_trig_m_nmi_0
41273                           assign s10 = 1'b0;
41274                           assign s14 = 1'b0;
41275                       end
41276                   endgenerate
41277                   generate
41278                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_trig_s_1
41279                           reg s72;
41280                           wire s73;
41281                           wire s74;
41282                           reg [8:0] s75;
41283                           reg [1:0] s76;
41284                           wire [1:0] s77;
41285                           always @(posedge core_clk or negedge core_reset_n) begin
41286      1/1                      if (!core_reset_n) begin
41287      1/1                          s72 &lt;= 1'b0;
41288                               end
41289      1/1                      else if (s74) begin
41290      <font color = "red">0/1     ==>                  s72 &lt;= s73;</font>
41291                               end
                        MISSING_ELSE
41292                           end
41293                   
41294                           always @(posedge core_clk or negedge core_reset_n) begin
41295      1/1                      if (!core_reset_n) begin
41296      1/1                          s75 &lt;= 9'b0;
41297      1/1                          s76 &lt;= 2'b0;
41298                               end
41299      1/1                      else if (s51) begin
41300      <font color = "red">0/1     ==>                  s75 &lt;= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];</font>
41301      <font color = "red">0/1     ==>                  s76 &lt;= s77;</font>
41302                               end
                        MISSING_ELSE
41303                           end
41304                   
41305                           assign s74 = s49 | s37;
41306                           assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
41307                           assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
41308                           assign s11 = s72;
41309                           assign s28 = s75;
41310                           assign s29 = s76;
41311                       end
41312                       else begin:gen_trig_s_0
41313                           assign s11 = 1'b0;
41314                           assign s28 = 9'd0;
41315                           assign s29 = 2'd0;
41316                       end
41317                   endgenerate
41318                   generate
41319                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_trig_u_1
41320                           reg s78;
41321                           wire s79;
41322                           wire s80;
41323                           always @(posedge core_clk or negedge core_reset_n) begin
41324      1/1                      if (!core_reset_n) begin
41325      1/1                          s78 &lt;= 1'b0;
41326                               end
41327      1/1                      else if (s80) begin
41328      <font color = "red">0/1     ==>                  s78 &lt;= s79;</font>
41329                               end
                        MISSING_ELSE
41330                           end
41331                   
41332                           assign s80 = s49 | s37;
41333                           assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
41334                           assign s12 = s78;
41335                       end
41336                       else begin:gen_trig_u_0
41337                           assign s12 = 1'b0;
41338                       end
41339                   endgenerate
41340                   generate
41341                       if ((CONFIGURED != 1'b0) &amp;&amp; (SUPPORT_ICOUNT == 1'b1)) begin:gen_trig_pending
41342                           reg s81;
41343                           wire s82;
41344                           wire s83;
41345                           wire s84;
41346                           wire s85;
41347                           always @(posedge core_clk or negedge core_reset_n) begin
41348      1/1                      if (!core_reset_n) begin
41349      1/1                          s81 &lt;= 1'b0;
41350                               end
41351      1/1                      else if (s83) begin
41352      <font color = "red">0/1     ==>                  s81 &lt;= s82;</font>
41353                               end
                        MISSING_ELSE
41354                           end
41355                   
41356                           assign s83 = (s49 &amp; s3) | s84 | s85;
41357                           assign s84 = icount_dec &amp; s35;
41358                           assign s85 = icount_dec &amp; s36;
41359                           assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
41360                           assign s13 = s81;
41361                       end
41362                       else begin:gen_trig_pending_stub
41363                           assign s13 = 1'b0;
41364                       end
41365                   endgenerate
41366                   generate
41367                       if (TRIGGER_MATCH_BITS &gt; 0) begin:gen_reg_trig_match
41368                           reg [TRIGGER_MATCH_BITS - 1:0] s86;
41369                           wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
41370                           always @(posedge core_clk or negedge core_reset_n) begin
41371      1/1                      if (!core_reset_n) begin
41372      1/1                          s86 &lt;= {TRIGGER_MATCH_BITS{1'b0}};
41373                               end
41374      1/1                      else if (s49) begin
41375      <font color = "red">0/1     ==>                  s86 &lt;= s87;</font>
41376                               end
                        MISSING_ELSE
41377                           end
41378                   
41379                           assign s15[0 +:TRIGGER_MATCH_BITS] = s86[0 +:TRIGGER_MATCH_BITS];
41380                       end
41381                   endgenerate
41382                   generate
41383                       if (TRIGGER_MATCH_BITS &lt; 4) begin:gen_zero_extend_trig_match
41384                           assign s15[3:TRIGGER_MATCH_BITS] = {(4 - TRIGGER_MATCH_BITS){1'b0}};
41385                       end
41386                   endgenerate
41387                   reg [VALEN - 1:0] s88;
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67555_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67555" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41200
 EXPRESSION (s2 ? ({2'b0, csr_wdata[15:12]}) : csr_wdata[5:0])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[6] : csr_wdata[9]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 SUB-EXPRESSION (s2 ? csr_wdata[6] : csr_wdata[9])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[4] : csr_wdata[7]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 SUB-EXPRESSION (s2 ? csr_wdata[4] : csr_wdata[7])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41307
 EXPRESSION ((csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'b0 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB])
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[3] : csr_wdata[6]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 SUB-EXPRESSION (s2 ? csr_wdata[3] : csr_wdata[6])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 EXPRESSION (gen_trig_pending.s84 ? 1'b1 : (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 SUB-EXPRESSION (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41369
 EXPRESSION (((|csr_wdata[10:(TRIGGER_MATCH_BITS + 7)])) ? ({TRIGGER_MATCH_BITS {1'b0}}) : csr_wdata[(TRIGGER_MATCH_BITS + 6):7])
             ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67555_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67555" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67555_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67555" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">76</td>
<td class="rt">43</td>
<td class="rt">56.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41200</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41307</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41359</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41181</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41190</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41248</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41257</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41286</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41324</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41348</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41200              assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41266              assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41306              assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41307              assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
                                                                                           <font color = "green">-1-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41333              assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359              assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
                                    <font color = "red">-1-</font>          <font color = "red">-2-</font>   
                                    <font color = "red">==></font>          <font color = "red">==></font>   
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41369              wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
                                                                                               <font color = "green">-1-</font>  
                                                                                               <font color = "green">==></font>  
                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41157                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41158                      s52 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
41159                  end
41160                  else if (s50) begin
                            <font color = "red">-2-</font>  
41161                      s52 <= csr_wdata[VALEN - 1:0];
           <font color = "red">                ==></font>
41162                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41166                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41167                      s53 <= 1'b0;
           <font color = "green">                ==></font>
41168                      s54 <= 1'b0;
41169                      s55 <= 1'b0;
41170                      s58 <= 1'b0;
41171                  end
41172                  else if (s49) begin
                            <font color = "red">-2-</font>  
41173                      s53 <= s2 & csr_wdata[0] & ~csr_wdata[2];
           <font color = "red">                ==></font>
41174                      s54 <= s2 & csr_wdata[1] & ~csr_wdata[2];
41175                      s55 <= s2 & csr_wdata[2];
41176                      s58 <= SUPPORT_MCONTROL_CHAIN & s2 & s5;
41177                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41181                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41182                      s59 <= 1'b0;
           <font color = "green">                ==></font>
41183                  end
41184                  else if (s60) begin
                            <font color = "red">-2-</font>  
41185                      s59 <= csr_wdata[27];
           <font color = "red">                ==></font>
41186                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41190                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41191                      s56 <= 3'b0;
           <font color = "green">                ==></font>
41192                      s61 <= 3'd2;
41193                  end
41194                  else if (s49) begin
                            <font color = "red">-2-</font>  
41195                      s56 <= s57;
           <font color = "red">                ==></font>
41196                      s61 <= s48[2:0];
41197                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41205                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41206                      s62 <= 6'b0;
           <font color = "green">                ==></font>
41207                      s63 <= 1'b0;
41208                  end
41209                  else if (s51) begin
                            <font color = "red">-2-</font>  
41210                      s62 <= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];
           <font color = "red">                ==></font>
41211                      s63 <= csr_wdata[TEXTRA_MSELECT];
41212                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41248                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41249                      s66 <= 1'b0;
           <font color = "green">                ==></font>
41250                  end
41251                  else if (s68) begin
                            <font color = "red">-2-</font>  
41252                      s66 <= s67;
           <font color = "red">                ==></font>
41253                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41257                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41258                      s69 <= 1'b0;
           <font color = "green">                ==></font>
41259                  end
41260                  else if (s71) begin
                            <font color = "red">-2-</font>  
41261                      s69 <= s70;
           <font color = "red">                ==></font>
41262                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41286                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41287                      s72 <= 1'b0;
           <font color = "green">                ==></font>
41288                  end
41289                  else if (s74) begin
                            <font color = "red">-2-</font>  
41290                      s72 <= s73;
           <font color = "red">                ==></font>
41291                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41295                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41296                      s75 <= 9'b0;
           <font color = "green">                ==></font>
41297                      s76 <= 2'b0;
41298                  end
41299                  else if (s51) begin
                            <font color = "red">-2-</font>  
41300                      s75 <= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];
           <font color = "red">                ==></font>
41301                      s76 <= s77;
41302                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41324                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41325                      s78 <= 1'b0;
           <font color = "green">                ==></font>
41326                  end
41327                  else if (s80) begin
                            <font color = "red">-2-</font>  
41328                      s78 <= s79;
           <font color = "red">                ==></font>
41329                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41348                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41349                      s81 <= 1'b0;
           <font color = "green">                ==></font>
41350                  end
41351                  else if (s83) begin
                            <font color = "red">-2-</font>  
41352                      s81 <= s82;
           <font color = "red">                ==></font>
41353                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41371                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41372                      s86 <= {TRIGGER_MATCH_BITS{1'b0}};
           <font color = "green">                ==></font>
41373                  end
41374                  else if (s49) begin
                            <font color = "red">-2-</font>  
41375                      s86 <= s87;
           <font color = "red">                ==></font>
41376                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67556'>
<a name="inst_tag_67556_Line"></a>
<b>Line Coverage for Instance : <a href="mod1061.html#inst_tag_67556" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>74</td><td>44</td><td>59.46</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41166</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41181</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41190</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41205</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41248</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41257</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41286</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>41295</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41324</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>41389</td><td>14</td><td>2</td><td>14.29</td></tr>
</table>
<pre class="code"><br clear=all>
41156                           always @(posedge core_clk or negedge core_reset_n) begin
41157      1/1                      if (!core_reset_n) begin
41158      1/1                          s52 &lt;= {VALEN{1'b0}};
41159                               end
41160      1/1                      else if (s50) begin
41161      <font color = "red">0/1     ==>                  s52 &lt;= csr_wdata[VALEN - 1:0];</font>
41162                               end
                        MISSING_ELSE
41163                           end
41164                   
41165                           always @(posedge core_clk or negedge core_reset_n) begin
41166      1/1                      if (!core_reset_n) begin
41167      1/1                          s53 &lt;= 1'b0;
41168      1/1                          s54 &lt;= 1'b0;
41169      1/1                          s55 &lt;= 1'b0;
41170      1/1                          s58 &lt;= 1'b0;
41171                               end
41172      1/1                      else if (s49) begin
41173      <font color = "red">0/1     ==>                  s53 &lt;= s2 &amp; csr_wdata[0] &amp; ~csr_wdata[2];</font>
41174      <font color = "red">0/1     ==>                  s54 &lt;= s2 &amp; csr_wdata[1] &amp; ~csr_wdata[2];</font>
41175      <font color = "red">0/1     ==>                  s55 &lt;= s2 &amp; csr_wdata[2];</font>
41176      <font color = "red">0/1     ==>                  s58 &lt;= SUPPORT_MCONTROL_CHAIN &amp; s2 &amp; s5;</font>
41177                               end
                        MISSING_ELSE
41178                           end
41179                   
41180                           always @(posedge core_clk or negedge core_reset_n) begin
41181      1/1                      if (!core_reset_n) begin
41182      1/1                          s59 &lt;= 1'b0;
41183                               end
41184      1/1                      else if (s60) begin
41185      <font color = "red">0/1     ==>                  s59 &lt;= csr_wdata[27];</font>
41186                               end
                        MISSING_ELSE
41187                           end
41188                   
41189                           always @(posedge core_clk or negedge core_reset_n) begin
41190      1/1                      if (!core_reset_n) begin
41191      1/1                          s56 &lt;= 3'b0;
41192      1/1                          s61 &lt;= 3'd2;
41193                               end
41194      1/1                      else if (s49) begin
41195      <font color = "red">0/1     ==>                  s56 &lt;= s57;</font>
41196      <font color = "red">0/1     ==>                  s61 &lt;= s48[2:0];</font>
41197                               end
                        MISSING_ELSE
41198                           end
41199                   
41200                           assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
41201                           assign s65 = ({6{(s64 == ACTION_ST_HALT) &amp; csr_halt_mode &amp; csr_wdata[27]}} &amp; ACTION_ST_HALT) | ({6{(s64 == ACTION_ST_TRACE_ON) &amp; s0}} &amp; ACTION_ST_TRACE_ON) | ({6{(s64 == ACTION_ST_TRACE_OFF) &amp; s0}} &amp; ACTION_ST_TRACE_OFF) | ({6{(s64 == ACTION_ST_TRACE_NOTIFY) &amp; s0}} &amp; ACTION_ST_TRACE_NOTIFY);
41202                           assign s57 = s65[2:0];
41203                           assign s60 = s49 &amp; csr_halt_mode;
41204                           always @(posedge core_clk or negedge core_reset_n) begin
41205      1/1                      if (!core_reset_n) begin
41206      1/1                          s62 &lt;= 6'b0;
41207      1/1                          s63 &lt;= 1'b0;
41208                               end
41209      1/1                      else if (s51) begin
41210      <font color = "red">0/1     ==>                  s62 &lt;= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];</font>
41211      <font color = "red">0/1     ==>                  s63 &lt;= csr_wdata[TEXTRA_MSELECT];</font>
41212                               end
                        MISSING_ELSE
41213                           end
41214                   
41215                           assign s24 = s52;
41216                           assign s7 = s53;
41217                           assign s8 = s54;
41218                           assign s9 = s55;
41219                           assign s18 = {3'd0,s56};
41220                           assign s17 = SUPPORT_MCONTROL_CHAIN &amp; s58;
41221                           assign s22 = s59;
41222                           assign s23 = {1'b0,s61};
41223                           assign s25 = s62;
41224                           assign s27 = s63;
41225                       end
41226                       else begin:gen_reg_trig_dummy
41227                           assign s24 = {VALEN{1'b0}};
41228                           assign s7 = 1'b0;
41229                           assign s8 = 1'b0;
41230                           assign s9 = 1'b0;
41231                           assign s18 = 6'd0;
41232                           assign s17 = 1'd0;
41233                           assign s22 = 1'd0;
41234                           assign s23 = 4'd0;
41235                           assign s25 = 6'd0;
41236                           assign s27 = 1'b0;
41237                       end
41238                   endgenerate
41239                   generate
41240                       if (CONFIGURED != 1'b0) begin:gen_trig_m_nmi_1
41241                           reg s66;
41242                           wire s67;
41243                           wire s68;
41244                           reg s69;
41245                           wire s70;
41246                           wire s71;
41247                           always @(posedge core_clk or negedge core_reset_n) begin
41248      1/1                      if (!core_reset_n) begin
41249      1/1                          s66 &lt;= 1'b0;
41250                               end
41251      1/1                      else if (s68) begin
41252      <font color = "red">0/1     ==>                  s66 &lt;= s67;</font>
41253                               end
                        MISSING_ELSE
41254                           end
41255                   
41256                           always @(posedge core_clk or negedge core_reset_n) begin
41257      1/1                      if (!core_reset_n) begin
41258      1/1                          s69 &lt;= 1'b0;
41259                               end
41260      1/1                      else if (s71) begin
41261      <font color = "red">0/1     ==>                  s69 &lt;= s70;</font>
41262                               end
                        MISSING_ELSE
41263                           end
41264                   
41265                           assign s68 = s49 | s37;
41266                           assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
41267                           assign s10 = s66;
41268                           assign s71 = s49 &amp; (csr_wdata[31:28] == TYPE_ETRIGGER);
41269                           assign s70 = csr_wdata[10];
41270                           assign s14 = s69;
41271                       end
41272                       else begin:gen_trig_m_nmi_0
41273                           assign s10 = 1'b0;
41274                           assign s14 = 1'b0;
41275                       end
41276                   endgenerate
41277                   generate
41278                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_trig_s_1
41279                           reg s72;
41280                           wire s73;
41281                           wire s74;
41282                           reg [8:0] s75;
41283                           reg [1:0] s76;
41284                           wire [1:0] s77;
41285                           always @(posedge core_clk or negedge core_reset_n) begin
41286      1/1                      if (!core_reset_n) begin
41287      1/1                          s72 &lt;= 1'b0;
41288                               end
41289      1/1                      else if (s74) begin
41290      <font color = "red">0/1     ==>                  s72 &lt;= s73;</font>
41291                               end
                        MISSING_ELSE
41292                           end
41293                   
41294                           always @(posedge core_clk or negedge core_reset_n) begin
41295      1/1                      if (!core_reset_n) begin
41296      1/1                          s75 &lt;= 9'b0;
41297      1/1                          s76 &lt;= 2'b0;
41298                               end
41299      1/1                      else if (s51) begin
41300      <font color = "red">0/1     ==>                  s75 &lt;= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];</font>
41301      <font color = "red">0/1     ==>                  s76 &lt;= s77;</font>
41302                               end
                        MISSING_ELSE
41303                           end
41304                   
41305                           assign s74 = s49 | s37;
41306                           assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
41307                           assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
41308                           assign s11 = s72;
41309                           assign s28 = s75;
41310                           assign s29 = s76;
41311                       end
41312                       else begin:gen_trig_s_0
41313                           assign s11 = 1'b0;
41314                           assign s28 = 9'd0;
41315                           assign s29 = 2'd0;
41316                       end
41317                   endgenerate
41318                   generate
41319                       if ((CONFIGURED != 1'b0) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_trig_u_1
41320                           reg s78;
41321                           wire s79;
41322                           wire s80;
41323                           always @(posedge core_clk or negedge core_reset_n) begin
41324      1/1                      if (!core_reset_n) begin
41325      1/1                          s78 &lt;= 1'b0;
41326                               end
41327      1/1                      else if (s80) begin
41328      <font color = "red">0/1     ==>                  s78 &lt;= s79;</font>
41329                               end
                        MISSING_ELSE
41330                           end
41331                   
41332                           assign s80 = s49 | s37;
41333                           assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
41334                           assign s12 = s78;
41335                       end
41336                       else begin:gen_trig_u_0
41337                           assign s12 = 1'b0;
41338                       end
41339                   endgenerate
41340                   generate
41341                       if ((CONFIGURED != 1'b0) &amp;&amp; (SUPPORT_ICOUNT == 1'b1)) begin:gen_trig_pending
41342                           reg s81;
41343                           wire s82;
41344                           wire s83;
41345                           wire s84;
41346                           wire s85;
41347                           always @(posedge core_clk or negedge core_reset_n) begin
41348      1/1                      if (!core_reset_n) begin
41349      1/1                          s81 &lt;= 1'b0;
41350                               end
41351      1/1                      else if (s83) begin
41352      <font color = "red">0/1     ==>                  s81 &lt;= s82;</font>
41353                               end
                        MISSING_ELSE
41354                           end
41355                   
41356                           assign s83 = (s49 &amp; s3) | s84 | s85;
41357                           assign s84 = icount_dec &amp; s35;
41358                           assign s85 = icount_dec &amp; s36;
41359                           assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
41360                           assign s13 = s81;
41361                       end
41362                       else begin:gen_trig_pending_stub
41363                           assign s13 = 1'b0;
41364                       end
41365                   endgenerate
41366                   generate
41367                       if (TRIGGER_MATCH_BITS &gt; 0) begin:gen_reg_trig_match
41368                           reg [TRIGGER_MATCH_BITS - 1:0] s86;
41369                           wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
41370                           always @(posedge core_clk or negedge core_reset_n) begin
41371      1/1                      if (!core_reset_n) begin
41372      1/1                          s86 &lt;= {TRIGGER_MATCH_BITS{1'b0}};
41373                               end
41374      1/1                      else if (s49) begin
41375      <font color = "red">0/1     ==>                  s86 &lt;= s87;</font>
41376                               end
                        MISSING_ELSE
41377                           end
41378                   
41379                           assign s15[0 +:TRIGGER_MATCH_BITS] = s86[0 +:TRIGGER_MATCH_BITS];
41380                       end
41381                   endgenerate
41382                   generate
41383                       if (TRIGGER_MATCH_BITS &lt; 4) begin:gen_zero_extend_trig_match
41384                           assign s15[3:TRIGGER_MATCH_BITS] = {(4 - TRIGGER_MATCH_BITS){1'b0}};
41385                       end
41386                   endgenerate
41387                   reg [VALEN - 1:0] s88;
41388                   always @* begin
41389      1/1              casez ({s38,tdata2[11:0]})
41390      <font color = "red">0/1     ==>          13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};</font>
41391      <font color = "red">0/1     ==>          13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};</font>
41392      <font color = "red">0/1     ==>          13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};</font>
41393      <font color = "red">0/1     ==>          13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};</font>
41394      <font color = "red">0/1     ==>          13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};</font>
41395      <font color = "red">0/1     ==>          13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};</font>
41396      <font color = "red">0/1     ==>          13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};</font>
41397      <font color = "red">0/1     ==>          13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};</font>
41398      <font color = "red">0/1     ==>          13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};</font>
41399      <font color = "red">0/1     ==>          13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};</font>
41400      <font color = "red">0/1     ==>          13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};</font>
41401      <font color = "red">0/1     ==>          13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};</font>
41402      1/1                  default: s88 = {(VALEN){1'b1}};
</pre>
<hr>
<a name="inst_tag_67556_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1061.html#inst_tag_67556" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>23</td><td>71.88</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41035
 EXPRESSION (((next_dmode &amp; (~s4))) ? 1'b0 : csr_wdata[11])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41081
 EXPRESSION (s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41112
 EXPRESSION (s42 ? s14 : 1'b0)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 EXPRESSION (s43 ? s31 : (s46 ? s32 : s30))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41116
 SUB-EXPRESSION (s46 ? s32 : s30)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41200
 EXPRESSION (s2 ? ({2'b0, csr_wdata[15:12]}) : csr_wdata[5:0])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[6] : csr_wdata[9]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41266
 SUB-EXPRESSION (s2 ? csr_wdata[6] : csr_wdata[9])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[4] : csr_wdata[7]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41306
 SUB-EXPRESSION (s2 ? csr_wdata[4] : csr_wdata[7])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41307
 EXPRESSION ((csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'b0 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB])
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 EXPRESSION (s37 ? 1'b0 : (s2 ? csr_wdata[3] : csr_wdata[6]))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41333
 SUB-EXPRESSION (s2 ? csr_wdata[3] : csr_wdata[6])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 EXPRESSION (gen_trig_pending.s84 ? 1'b1 : (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41359
 SUB-EXPRESSION (gen_trig_pending.s85 ? 1'b0 : csr_wdata[8])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41369
 EXPRESSION (((|csr_wdata[10:(TRIGGER_MATCH_BITS + 7)])) ? ({TRIGGER_MATCH_BITS {1'b0}}) : csr_wdata[(TRIGGER_MATCH_BITS + 6):7])
             ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67556_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1061.html#inst_tag_67556" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">9</td>
<td class="rt">19.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">768</td>
<td class="rt">204</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">384</td>
<td class="rt">102</td>
<td class="rt">26.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_scontext[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tcontrol_mte</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>selected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i0_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i1_pc[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xcpt_onehot[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prev_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prev_chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_dmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_tdata3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icount_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trace_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tinfo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdata3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i0_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i1_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcpt_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icount_matched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_xcpt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_halt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_on</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>action_trace_notify</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67556_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1061.html#inst_tag_67556" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_trigm.u_trigger1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">76</td>
<td class="rt">43</td>
<td class="rt">56.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41116</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41200</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41307</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">41333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">41359</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">41369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">41389</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41181</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41190</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41248</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41257</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41286</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41324</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41348</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41035      wire s5 = (next_dmode & ~s4) ? 1'b0 : csr_wdata[11];
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41081      wire [3:0] s48 = s47 ? csr_wdata[31:28] : TYPE_ADDR_DATA_MATCH;
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41112      assign s32[10] = s42 ? s14 : 1'b0;
                                <font color = "red">-1-</font>  
                                <font color = "red">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41116      assign tdata1 = s43 ? s31 : s46 ? s32 : s30;
                               <font color = "red">-1-</font>         <font color = "red">-2-</font>   
                               <font color = "red">==></font>         <font color = "red">==></font>   
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41200              assign s64 = s2 ? {2'd0,csr_wdata[15:12]} : csr_wdata[5:0];
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41266              assign s67 = s37 ? 1'b0 : s2 ? csr_wdata[6] : csr_wdata[9];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41306              assign s73 = s37 ? 1'b0 : s2 ? csr_wdata[4] : csr_wdata[7];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41307              assign s77 = (csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB] == 2'd3) ? 2'd00 : csr_wdata[TEXTRA_SSELECT_MSB:TEXTRA_SSELECT_LSB];
                                                                                           <font color = "green">-1-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41333              assign s79 = s37 ? 1'b0 : s2 ? csr_wdata[3] : csr_wdata[6];
                                    <font color = "red">-1-</font>         <font color = "green">-2-</font>   
                                    <font color = "red">==></font>         <font color = "green">==></font>   
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359              assign s82 = s84 ? 1'b1 : s85 ? 1'b0 : csr_wdata[8];
                                    <font color = "red">-1-</font>          <font color = "red">-2-</font>   
                                    <font color = "red">==></font>          <font color = "red">==></font>   
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41369              wire [TRIGGER_MATCH_BITS - 1:0] s87 = |csr_wdata[10:TRIGGER_MATCH_BITS + 7] ? {TRIGGER_MATCH_BITS{1'b0}} : csr_wdata[TRIGGER_MATCH_BITS + 6:7];
                                                                                               <font color = "green">-1-</font>  
                                                                                               <font color = "green">==></font>  
                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41389          casez ({s38,tdata2[11:0]})
               <font color = "red">-1-</font>  
41390              13'b1_???????????0: s88 = {{(VALEN - 1){1'b1}},1'b0};
           <font color = "red">        ==></font>
41391              13'b1_??????????01: s88 = {{(VALEN - 2){1'b1}},2'b0};
           <font color = "red">        ==></font>
41392              13'b1_?????????011: s88 = {{(VALEN - 3){1'b1}},3'b0};
           <font color = "red">        ==></font>
41393              13'b1_????????0111: s88 = {{(VALEN - 4){1'b1}},4'b0};
           <font color = "red">        ==></font>
41394              13'b1_???????01111: s88 = {{(VALEN - 5){1'b1}},5'b0};
           <font color = "red">        ==></font>
41395              13'b1_??????011111: s88 = {{(VALEN - 6){1'b1}},6'b0};
           <font color = "red">        ==></font>
41396              13'b1_?????0111111: s88 = {{(VALEN - 7){1'b1}},7'b0};
           <font color = "red">        ==></font>
41397              13'b1_????01111111: s88 = {{(VALEN - 8){1'b1}},8'b0};
           <font color = "red">        ==></font>
41398              13'b1_???011111111: s88 = {{(VALEN - 9){1'b1}},9'b0};
           <font color = "red">        ==></font>
41399              13'b1_??0111111111: s88 = {{(VALEN - 10){1'b1}},10'b0};
           <font color = "red">        ==></font>
41400              13'b1_?01111111111: s88 = {{(VALEN - 11){1'b1}},11'b0};
           <font color = "red">        ==></font>
41401              13'b1_011111111111: s88 = {{(VALEN - 12){1'b1}},12'b0};
           <font color = "red">        ==></font>
41402              default: s88 = {(VALEN){1'b1}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzzz0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzzz01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzzz011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzzz0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzzz01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzzz011111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzzz0111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzzz01111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zzz011111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1zz0111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1z01111111111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>13'b1011111111111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41157                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41158                      s52 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
41159                  end
41160                  else if (s50) begin
                            <font color = "red">-2-</font>  
41161                      s52 <= csr_wdata[VALEN - 1:0];
           <font color = "red">                ==></font>
41162                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41166                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41167                      s53 <= 1'b0;
           <font color = "green">                ==></font>
41168                      s54 <= 1'b0;
41169                      s55 <= 1'b0;
41170                      s58 <= 1'b0;
41171                  end
41172                  else if (s49) begin
                            <font color = "red">-2-</font>  
41173                      s53 <= s2 & csr_wdata[0] & ~csr_wdata[2];
           <font color = "red">                ==></font>
41174                      s54 <= s2 & csr_wdata[1] & ~csr_wdata[2];
41175                      s55 <= s2 & csr_wdata[2];
41176                      s58 <= SUPPORT_MCONTROL_CHAIN & s2 & s5;
41177                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41181                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41182                      s59 <= 1'b0;
           <font color = "green">                ==></font>
41183                  end
41184                  else if (s60) begin
                            <font color = "red">-2-</font>  
41185                      s59 <= csr_wdata[27];
           <font color = "red">                ==></font>
41186                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41190                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41191                      s56 <= 3'b0;
           <font color = "green">                ==></font>
41192                      s61 <= 3'd2;
41193                  end
41194                  else if (s49) begin
                            <font color = "red">-2-</font>  
41195                      s56 <= s57;
           <font color = "red">                ==></font>
41196                      s61 <= s48[2:0];
41197                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41205                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41206                      s62 <= 6'b0;
           <font color = "green">                ==></font>
41207                      s63 <= 1'b0;
41208                  end
41209                  else if (s51) begin
                            <font color = "red">-2-</font>  
41210                      s62 <= csr_wdata[TEXTRA_MVALUE_LSB + 5:TEXTRA_MVALUE_LSB];
           <font color = "red">                ==></font>
41211                      s63 <= csr_wdata[TEXTRA_MSELECT];
41212                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41248                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41249                      s66 <= 1'b0;
           <font color = "green">                ==></font>
41250                  end
41251                  else if (s68) begin
                            <font color = "red">-2-</font>  
41252                      s66 <= s67;
           <font color = "red">                ==></font>
41253                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41257                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41258                      s69 <= 1'b0;
           <font color = "green">                ==></font>
41259                  end
41260                  else if (s71) begin
                            <font color = "red">-2-</font>  
41261                      s69 <= s70;
           <font color = "red">                ==></font>
41262                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41286                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41287                      s72 <= 1'b0;
           <font color = "green">                ==></font>
41288                  end
41289                  else if (s74) begin
                            <font color = "red">-2-</font>  
41290                      s72 <= s73;
           <font color = "red">                ==></font>
41291                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41295                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41296                      s75 <= 9'b0;
           <font color = "green">                ==></font>
41297                      s76 <= 2'b0;
41298                  end
41299                  else if (s51) begin
                            <font color = "red">-2-</font>  
41300                      s75 <= csr_wdata[TEXTRA_SVALUE_MSB:TEXTRA_SVALUE_LSB];
           <font color = "red">                ==></font>
41301                      s76 <= s77;
41302                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41324                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41325                      s78 <= 1'b0;
           <font color = "green">                ==></font>
41326                  end
41327                  else if (s80) begin
                            <font color = "red">-2-</font>  
41328                      s78 <= s79;
           <font color = "red">                ==></font>
41329                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41348                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41349                      s81 <= 1'b0;
           <font color = "green">                ==></font>
41350                  end
41351                  else if (s83) begin
                            <font color = "red">-2-</font>  
41352                      s81 <= s82;
           <font color = "red">                ==></font>
41353                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41371                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
41372                      s86 <= {TRIGGER_MATCH_BITS{1'b0}};
           <font color = "green">                ==></font>
41373                  end
41374                  else if (s49) begin
                            <font color = "red">-2-</font>  
41375                      s86 <= s87;
           <font color = "red">                ==></font>
41376                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67555">
    <li>
      <a href="#inst_tag_67555_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67555_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67555_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67555_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67556">
    <li>
      <a href="#inst_tag_67556_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67556_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67556_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67556_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67557">
    <li>
      <a href="#inst_tag_67557_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67557_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67557_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67557_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67558">
    <li>
      <a href="#inst_tag_67558_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67558_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67558_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67558_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67559">
    <li>
      <a href="#inst_tag_67559_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67559_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67559_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67559_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67560">
    <li>
      <a href="#inst_tag_67560_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67560_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67560_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67560_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67561">
    <li>
      <a href="#inst_tag_67561_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67561_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67561_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67561_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67562">
    <li>
      <a href="#inst_tag_67562_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67562_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67562_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67562_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_trigger">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
