<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mB_load_11', src/BMM_fonctions.c:32) on array 'mB', src/BMM_fonctions.c:18 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mB'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.610+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1)&#xA;   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.585+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1)&#xA;   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.524+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1)&#xA;   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.517+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.510+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'multiply_block/OUTPUT' to 'multiply_block/OUTPUT_r' to avoid the conflict with HDL keywords or other object names." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:28.019+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'multiply_block/INPUT' to 'multiply_block/INPUT_r' to avoid the conflict with HDL keywords or other object names." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:27.797+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:12.619+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:15:10.248+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:29:01.942+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:29:01.250+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41915 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 50085 ns  Iteration: 1  Process: /apatb_multiply_block_top/generate_sim_done_proc  File: /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 50085 ns  Iteration: 1  Process: /apatb_multiply_block_top/generate_sim_done_proc  File: /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block.autotb.vhd&#xA;$finish called at time : 50085 ns&#xA;## quit" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:12.505+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41915 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:06.545+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41865 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:06.142+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41865 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.925+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41835 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.775+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41835 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.606+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41785 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.453+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41785 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.271+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21425 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:05.185+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21425 ns  Iteration: 13  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.930+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21375 ns  Iteration: 14  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.730+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21375 ns  Iteration: 14  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.633+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21325 ns  Iteration: 14  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.509+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21325 ns  Iteration: 14  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.374+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:04.185+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:03.602+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fmul_2_max_dsp_32.vhd:201]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module work.glbl&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_CONTROL_BUS_s_axi [multiply_block_control_bus_s_axi...]&#xA;Compiling architecture behav of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_throttl [multiply_block_input_r_m_axi_thr...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_reg_slice [\multiply_block_INPUT_r_m_axi_re...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_buffer [\multiply_block_INPUT_r_m_axi_bu...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_write [\multiply_block_INPUT_r_m_axi_wr...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_buffer [\multiply_block_INPUT_r_m_axi_bu...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_reg_slice [\multiply_block_INPUT_r_m_axi_re...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_read [\multiply_block_INPUT_r_m_axi_re...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi [\multiply_block_INPUT_r_m_axi(nu...]&#xA;Compiling architecture behav of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_throttl [multiply_block_output_r_m_axi_th...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_reg_slice [\multiply_block_OUTPUT_r_m_axi_r...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_buffer [\multiply_block_OUTPUT_r_m_axi_b...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_write [\multiply_block_OUTPUT_r_m_axi_w...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_buffer [\multiply_block_OUTPUT_r_m_axi_b...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_reg_slice [\multiply_block_OUTPUT_r_m_axi_r...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_read [\multiply_block_OUTPUT_r_m_axi_r...]&#xA;Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi [\multiply_block_OUTPUT_r_m_axi(n...]&#xA;Compiling architecture rtl of entity xil_defaultlib.multiply_block_mA_ram [\multiply_block_mA_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_mA [multiply_block_ma_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.multiply_block_mC_ram [\multiply_block_mC_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_mC [multiply_block_mc_default]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture multiply_block_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fadd_3_full_dsp_32 [multiply_block_ap_fadd_3_full_ds...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_fadd_32ns_32ns_32_5_full_dsp_1 [multiply_block_fadd_32ns_32ns_32...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture multiply_block_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fmul_2_max_dsp_32 [multiply_block_ap_fmul_2_max_dsp...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_fmul_32ns_32ns_32_4_max_dsp_1 [\multiply_block_fmul_32ns_32ns_3...]&#xA;Compiling architecture behav of entity xil_defaultlib.multiply_block [multiply_block_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_INPUT_r [aesl_axi_master_input_r_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_OUTPUT_r [aesl_axi_master_output_r_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CONTROL_BUS [aesl_axi_slave_control_bus_defau...]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_multiply_block_top&#xA;Built simulation snapshot multiply_block&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/xsim.dir/multiply_block/webtalk/xsim_webtalk.tcl -notrace" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:20:40.462+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fadd_3_full_dsp_32.vhd:201]" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:20:26.422+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:20:14.864+0100" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'OUTPUT_r' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze.&#xA;   Build using &quot;/mnt/side_windows/Vivado_linux/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++&quot;&#xA;   Compiling apatb_multiply_block.cpp&#xA;   Compiling (apcc) BMM_main.c_pre.c.tb.c" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:19:23.343+0100" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'in_mB' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:17:41.288+0100" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'in_mA' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:17:41.236+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:17:19.588+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:17:02.552+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_multiply_block_top/AESL_inst_multiply_block/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 518995 ns  Iteration: 1  Process: /apatb_multiply_block_top/generate_sim_done_proc  File: /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution1/sim/vhdl/multiply_block.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 518995 ns  Iteration: 1  Process: /apatb_multiply_block_top/generate_sim_done_proc  File: /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution1/sim/vhdl/multiply_block.autotb.vhd&#xA;$finish called at time : 518995 ns&#xA;## quit" projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:33:54.514+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fmul_2_max_dsp_32.vhd:201]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module work.glbl&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture multiply_block_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fadd_3_full_dsp_32 [multiply_block_ap_fadd_3_full_ds...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_fadd_32ns_32ns_32_5_full_dsp_1 [multiply_block_fadd_32ns_32ns_32...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture multiply_block_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fmul_2_max_dsp_32 [multiply_block_ap_fmul_2_max_dsp...]&#xA;Compiling architecture arch of entity xil_defaultlib.multiply_block_fmul_32ns_32ns_32_4_max_dsp_1 [\multiply_block_fmul_32ns_32ns_3...]&#xA;Compiling architecture behav of entity xil_defaultlib.multiply_block [multiply_block_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_mA [aesl_automem_ma_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_mB [aesl_automem_mb_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_mC [aesl_automem_mc_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_multiply_block_top&#xA;Built simulation snapshot multiply_block&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution1/sim/vhdl/xsim.dir/multiply_block/webtalk/xsim_webtalk.tcl -notrace" projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:33:15.474+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fadd_3_full_dsp_32.vhd:201]" projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:32:58.562+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:32:47.428+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:29:55.532+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="block_matrix" solutionName="solution1" date="2020-02-15T15:29:54.932+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2416.758 ; gain = 526.887 ; free physical = 143 ; free virtual = 7250&#xA;Contents of report file './report/multiply_block_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;--------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date         : Sat Feb 15 16:35:16 2020&#xA;| Host         : port running 64-bit Ubuntu 18.04.4 LTS&#xA;| Command      : report_timing_summary -file ./report/multiply_block_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z010i-clg225&#xA;| Speed File   : -1L  PRODUCTION 1.11 2014-09-11&#xA;--------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 131 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 184 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.746        0.000                      0                15893        0.213        0.000                      0                15893        4.020        0.000                       0                  7966  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.746        0.000                      0                15893        0.213        0.000                      0                15893        4.020        0.000                       0                  7966  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.746ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        2.613ns  (logic 0.791ns (30.275%)  route 1.822ns (69.725%))&#xA;  Logic Levels:           1  (LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7971, unset)         0.973     0.973    bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q&#xA;                         net (fo=18, unplaced)        1.022     2.491    bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.786 r  bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O&#xA;                         net (fo=2, unplaced)         0.800     3.586    bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=7971, unset)         0.924    10.924    bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])&#xA;                                                     -5.557     5.332    bd_0_i/hls_inst/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP&#xA;  -------------------------------------------------------------------&#xA;                         required time                          5.332    &#xA;                         arrival time                          -3.586    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.746    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.213ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2/D&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7971, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.141     0.709    bd_0_i/hls_inst/U0/mC_addr_32_reg_6218[0]&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7971, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.496    &#xA;                         arrival time                           0.709    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.213    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2/CLK&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/mC_addr_32_reg_6218_pp0_iter2_reg_reg[0]_srl2/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (3 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 17600 35200 80 120 0 0&#xA;HLS EXTRACTION: synth area_current: 0 5148 7829 10 9 0 121 0 0 0&#xA;HLS EXTRACTION: generated /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/report/vhdl/multiply_block_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xA;Project:             block_matrix&#xA;Solution:            solution2&#xA;Device target:       xc7z010i-clg225-1L&#xA;Report date:         Sat Feb 15 16:35:17 CET 2020&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:           5148&#xA;FF:            7829&#xA;DSP:             10&#xA;BRAM:             9&#xA;SRL:            121&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    8.254&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/report/vhdl/multiply_block_export.rpt" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:35:18.667+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:34:45.850+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 207 ; free virtual = 7430&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 140 ; free virtual = 7225&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 139 ; free virtual = 7226&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 138 ; free virtual = 7225&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |   374|&#xA;|2     |  bd_0_i |bd_0   |   374|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 134 ; free virtual = 7252&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1859.078 ; gain = 220.277 ; free physical = 185 ; free virtual = 7305&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.086 ; gain = 312.059 ; free physical = 184 ; free virtual = 7305" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:34:40.483+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_OUTPUT_r/Reg> and &lt;/m_axi_INPUT_r/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_OUTPUT_r> and &lt;/hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ].&#xA;VHDL Output written to : /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd&#xA;VHDL Output written to : /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd&#xA;VHDL Output written to : /mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:25:44.014+0100" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:25:34.645+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_OUTPUT_r/Reg> and &lt;/m_axi_INPUT_r/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_OUTPUT_r> and &lt;/hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ]." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:25:34.536+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'multiply_block_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:23:44.776+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'multiply_block_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1490.461 ; gain = 42.137 ; free physical = 166 ; free virtual = 8077" projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:23:38.467+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:22:21.112+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="block_matrix" solutionName="solution2" date="2020-02-15T16:21:58.965+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
