{"Magnus Karlsson": [0, ["Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers", ["Magnus Karlsson", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1996.501169", "hpca", 1996]], "Per Stenstrom": [0, ["Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers", ["Magnus Karlsson", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1996.501169", "hpca", 1996]], "Liviu Iftode": [0, ["Improving Release-Consistent Shared Virtual Memory Using Automatic Update", ["Liviu Iftode", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501170", "hpca", 1996]], "Cezary Dubnicki": [0, ["Improving Release-Consistent Shared Virtual Memory Using Automatic Update", ["Liviu Iftode", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501170", "hpca", 1996], ["Protected, User-Level DMA for the SHRIMP Network Interface", ["Matthias A. Blumrich", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501182", "hpca", 1996]], "Edward W. Felten": [0, ["Improving Release-Consistent Shared Virtual Memory Using Automatic Update", ["Liviu Iftode", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501170", "hpca", 1996], ["Protected, User-Level DMA for the SHRIMP Network Interface", ["Matthias A. Blumrich", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501182", "hpca", 1996]], "Kai Li": [0, ["Improving Release-Consistent Shared Virtual Memory Using Automatic Update", ["Liviu Iftode", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501170", "hpca", 1996], ["Protected, User-Level DMA for the SHRIMP Network Interface", ["Matthias A. Blumrich", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501182", "hpca", 1996]], "Sarita V. Adve": [0, ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", "hpca", 1996]], "Alan L. Cox": [0, ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", "hpca", 1996]], "Sandhya Dwarkadas": [0, ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", "hpca", 1996]], "Ramakrishnan Rajamony": [0, ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", "hpca", 1996]], "Willy Zwaenepoel": [0, ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", "hpca", 1996]], "Keith I. Farkas": [0, ["Register File Design Considerations in Dynamically Scheduled Processors", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1996.501172", "hpca", 1996]], "Norman P. Jouppi": [0, ["Register File Design Considerations in Dynamically Scheduled Processors", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1996.501172", "hpca", 1996]], "Paul Chow": [0, ["Register File Design Considerations in Dynamically Scheduled Processors", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1996.501172", "hpca", 1996]], "Ramaswamy Govindarajan": [0, ["Co-Scheduling Hardware and Software Pipelines", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1996.501173", "hpca", 1996]], "Erik R. Altman": [0, ["Co-Scheduling Hardware and Software Pipelines", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1996.501173", "hpca", 1996]], "Guang R. Gao": [0, ["Co-Scheduling Hardware and Software Pipelines", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1996.501173", "hpca", 1996]], "Vijay S. Iyengar": [0, ["Representative Traces for Processor Models with Infinite Cache", ["Vijay S. Iyengar", "Louise Trevillyan", "Pradip Bose"], "https://doi.org/10.1109/HPCA.1996.501174", "hpca", 1996]], "Louise Trevillyan": [0, ["Representative Traces for Processor Models with Infinite Cache", ["Vijay S. Iyengar", "Louise Trevillyan", "Pradip Bose"], "https://doi.org/10.1109/HPCA.1996.501174", "hpca", 1996]], "Pradip Bose": [0, ["Representative Traces for Processor Models with Infinite Cache", ["Vijay S. Iyengar", "Louise Trevillyan", "Pradip Bose"], "https://doi.org/10.1109/HPCA.1996.501174", "hpca", 1996]], "Basem A. Nayfeh": [0, ["The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors", ["Basem A. Nayfeh", "Kunle Olukotun", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1996.501175", "hpca", 1996]], "Kunle Olukotun": [0, ["The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors", ["Basem A. Nayfeh", "Kunle Olukotun", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1996.501175", "hpca", 1996]], "Jaswinder Pal Singh": [0, ["The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors", ["Basem A. Nayfeh", "Kunle Olukotun", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1996.501175", "hpca", 1996]], "Chun Xia": [0, ["Improving the Data Cache Performance of Multiprocessor Operating Systems", ["Chun Xia", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501176", "hpca", 1996]], "Josep Torrellas": [0, ["Improving the Data Cache Performance of Multiprocessor Operating Systems", ["Chun Xia", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501176", "hpca", 1996], ["Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors", ["Alain Raynaud", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501197", "hpca", 1996]], "Anders Landin": [0, ["Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors", ["Anders Landin", "Fredrik Dahlgren"], "https://doi.org/10.1109/HPCA.1996.501177", "hpca", 1996]], "Fredrik Dahlgren": [0, ["Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors", ["Anders Landin", "Fredrik Dahlgren"], "https://doi.org/10.1109/HPCA.1996.501177", "hpca", 1996]], "Hossam A. ElGindy": [0, ["RMB - A Reconfigurable Multiple Bus Network", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", "hpca", 1996]], "Arun K. Somani": [0, ["RMB - A Reconfigurable Multiple Bus Network", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", "hpca", 1996]], "Heiko Schroder": [0, ["RMB - A Reconfigurable Multiple Bus Network", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", "hpca", 1996]], "Hartmut Schmeck": [0, ["RMB - A Reconfigurable Multiple Bus Network", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", "hpca", 1996]], "Andrew Spray": [0, ["RMB - A Reconfigurable Multiple Bus Network", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", "hpca", 1996]], "Chunming Qiao": [0, ["On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct Interconnects", ["Chunming Qiao", "Yousong Mei"], "https://doi.org/10.1109/HPCA.1996.501179", "hpca", 1996]], "Yousong Mei": [0, ["On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct Interconnects", ["Chunming Qiao", "Yousong Mei"], "https://doi.org/10.1109/HPCA.1996.501179", "hpca", 1996]], "Guihai Chen": [0, ["Shuffle-Ring: Overcoming the Increasing Degree of Hypercube", ["Guihai Chen", "Francis C. M. Lau"], "https://doi.org/10.1109/HPCA.1996.501180", "hpca", 1996]], "Francis C. M. Lau": [0, ["Shuffle-Ring: Overcoming the Increasing Degree of Hypercube", ["Guihai Chen", "Francis C. M. Lau"], "https://doi.org/10.1109/HPCA.1996.501180", "hpca", 1996]], "Evangelos P. Markatos": [0, ["Telegraphos: High-Performance Networking for Parallel Processing on Workstation Clusters", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1996.501181", "hpca", 1996]], "Manolis Katevenis": [0, ["Telegraphos: High-Performance Networking for Parallel Processing on Workstation Clusters", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1996.501181", "hpca", 1996]], "Matthias A. Blumrich": [0, ["Protected, User-Level DMA for the SHRIMP Network Interface", ["Matthias A. Blumrich", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501182", "hpca", 1996]], "Leonidas I. Kontothanassis": [0, ["Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared Memory", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1996.501183", "hpca", 1996]], "Michael L. Scott": [0, ["Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared Memory", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1996.501183", "hpca", 1996]], "Ran Libeskind-Hadas": [0, ["Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels", ["Ran Libeskind-Hadas", "Kevin Watkins", "Thomas Hehre"], "https://doi.org/10.1109/HPCA.1996.501184", "hpca", 1996]], "Kevin Watkins": [0, ["Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels", ["Ran Libeskind-Hadas", "Kevin Watkins", "Thomas Hehre"], "https://doi.org/10.1109/HPCA.1996.501184", "hpca", 1996]], "Thomas Hehre": [0, ["Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels", ["Ran Libeskind-Hadas", "Kevin Watkins", "Thomas Hehre"], "https://doi.org/10.1109/HPCA.1996.501184", "hpca", 1996]], "Hyunmin Park": [0.9861587285995483, ["A Topology-Independent Generic Methodology for Deadlock-Free Wormhole Routing", ["Hyunmin Park", "Dharma P. Agrawal"], "https://doi.org/10.1109/HPCA.1996.501185", "hpca", 1996]], "Dharma P. Agrawal": [0, ["A Topology-Independent Generic Methodology for Deadlock-Free Wormhole Routing", ["Hyunmin Park", "Dharma P. Agrawal"], "https://doi.org/10.1109/HPCA.1996.501185", "hpca", 1996]], "Suresh Chalasani": [0, ["Fault-Tolerance with Multimodule Routers", ["Suresh Chalasani", "Rajendra V. Boppana"], "https://doi.org/10.1109/HPCA.1996.501186", "hpca", 1996]], "Rajendra V. Boppana": [0, ["Fault-Tolerance with Multimodule Routers", ["Suresh Chalasani", "Rajendra V. Boppana"], "https://doi.org/10.1109/HPCA.1996.501186", "hpca", 1996]], "Henk L. Muller": [0, ["Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory", ["Henk L. Muller", "Paul W. A. Stallard", "David H. D. Warren"], "https://doi.org/10.1109/HPCA.1996.501187", "hpca", 1996]], "Paul W. A. Stallard": [0, ["Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory", ["Henk L. Muller", "Paul W. A. Stallard", "David H. D. Warren"], "https://doi.org/10.1109/HPCA.1996.501187", "hpca", 1996]], "David H. D. Warren": [0, ["Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory", ["Henk L. Muller", "Paul W. A. Stallard", "David H. D. Warren"], "https://doi.org/10.1109/HPCA.1996.501187", "hpca", 1996]], "John A. Reisner": [0, ["A Cache Coherency Protocol for Optically Connected Parallel Computer Systems", ["John A. Reisner", "Tom S. Wailes"], "https://doi.org/10.1109/HPCA.1996.501188", "hpca", 1996]], "Tom S. Wailes": [0, ["A Cache Coherency Protocol for Optically Connected Parallel Computer Systems", ["John A. Reisner", "Tom S. Wailes"], "https://doi.org/10.1109/HPCA.1996.501188", "hpca", 1996]], "Wen-jann Yang": [0.0015249860007315874, ["Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses", ["Wen-jann Yang", "Ramalingam Sridhar", "Victor Demjanenko"], "https://doi.org/10.1109/HPCA.1996.501189", "hpca", 1996]], "Ramalingam Sridhar": [0, ["Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses", ["Wen-jann Yang", "Ramalingam Sridhar", "Victor Demjanenko"], "https://doi.org/10.1109/HPCA.1996.501189", "hpca", 1996]], "Victor Demjanenko": [0, ["Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses", ["Wen-jann Yang", "Ramalingam Sridhar", "Victor Demjanenko"], "https://doi.org/10.1109/HPCA.1996.501189", "hpca", 1996]], "Brad Calder": [0, ["Predictive Sequential Associative Cache", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.1996.501190", "hpca", 1996]], "Dirk Grunwald": [0, ["Predictive Sequential Associative Cache", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.1996.501190", "hpca", 1996]], "Joel S. Emer": [0, ["Predictive Sequential Associative Cache", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.1996.501190", "hpca", 1996]], "Thomas Alexander": [0, ["Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems", ["Thomas Alexander", "Gershon Kedem"], "https://doi.org/10.1109/HPCA.1996.501191", "hpca", 1996]], "Gershon Kedem": [0, ["Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems", ["Thomas Alexander", "Gershon Kedem"], "https://doi.org/10.1109/HPCA.1996.501191", "hpca", 1996]], "Zarka Cvetanovic": [0, ["Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads", ["Zarka Cvetanovic", "Dileep Bhandarkar"], "https://doi.org/10.1109/HPCA.1996.501192", "hpca", 1996]], "Dileep Bhandarkar": [0, ["Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads", ["Zarka Cvetanovic", "Dileep Bhandarkar"], "https://doi.org/10.1109/HPCA.1996.501192", "hpca", 1996]], "Roger Espasa": [0, ["Decoupled Vector Architectures", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1996.501193", "hpca", 1996]], "Mateo Valero": [0, ["Decoupled Vector Architectures", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1996.501193", "hpca", 1996]], "Manu Gulati": [0, ["Performance Study of a Multithreaded Superscalar Microprocessor", ["Manu Gulati", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1996.501194", "hpca", 1996]], "Nader Bagherzadeh": [0, ["Performance Study of a Multithreaded Superscalar Microprocessor", ["Manu Gulati", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1996.501194", "hpca", 1996]], "Craig Anderson": [0, ["Two Adaptive Hybrid Cache Coherency Protocols", ["Craig Anderson", "Anna R. Karlin"], "https://doi.org/10.1109/HPCA.1996.501195", "hpca", 1996]], "Anna R. Karlin": [0, ["Two Adaptive Hybrid Cache Coherency Protocols", ["Craig Anderson", "Anna R. Karlin"], "https://doi.org/10.1109/HPCA.1996.501195", "hpca", 1996]], "Masafumi Takahashi": [0, ["A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor", ["Masafumi Takahashi", "Hiroyuki Takano", "Emi Kaneko", "Seigo Suzuki"], "https://doi.org/10.1109/HPCA.1996.501196", "hpca", 1996]], "Hiroyuki Takano": [0, ["A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor", ["Masafumi Takahashi", "Hiroyuki Takano", "Emi Kaneko", "Seigo Suzuki"], "https://doi.org/10.1109/HPCA.1996.501196", "hpca", 1996]], "Emi Kaneko": [0, ["A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor", ["Masafumi Takahashi", "Hiroyuki Takano", "Emi Kaneko", "Seigo Suzuki"], "https://doi.org/10.1109/HPCA.1996.501196", "hpca", 1996]], "Seigo Suzuki": [0, ["A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor", ["Masafumi Takahashi", "Hiroyuki Takano", "Emi Kaneko", "Seigo Suzuki"], "https://doi.org/10.1109/HPCA.1996.501196", "hpca", 1996]], "Alain Raynaud": [0, ["Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors", ["Alain Raynaud", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501197", "hpca", 1996]], "Zheng Zhang": [0, ["Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors", ["Alain Raynaud", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501197", "hpca", 1996]]}