<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>42158</Best-caseLatency>
            <Average-caseLatency>42158</Average-caseLatency>
            <Worst-caseLatency>42158</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>42096</DataflowPipelineThroughput>
            <Interval-min>42096</Interval-min>
            <Interval-max>42096</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:614</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>296</BRAM_18K>
            <DSP>1059</DSP>
            <FF>213198</FF>
            <LUT>182098</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WSTRB</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WSTRB</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWADDR</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWLEN</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWSIZE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWBURST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWLOCK</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWCACHE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWPROT</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWQOS</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWREGION</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WDATA</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WSTRB</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WLAST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARADDR</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARLEN</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARSIZE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARBURST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARLOCK</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARCACHE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARPROT</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARQOS</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARREGION</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RDATA</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RLAST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RRESP</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BRESP</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WSTRB</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TDATA</name>
            <Object>fifo_cte_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TKEEP</name>
            <Object>fifo_cte_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TSTRB</name>
            <Object>fifo_cte_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TLAST</name>
            <Object>fifo_cte_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TVALID</name>
            <Object>fifo_cte_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_cte_1_TREADY</name>
            <Object>fifo_cte_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TDATA</name>
            <Object>fifo_C_from_off_chip_to_S3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TKEEP</name>
            <Object>fifo_C_from_off_chip_to_S3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TSTRB</name>
            <Object>fifo_C_from_off_chip_to_S3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TLAST</name>
            <Object>fifo_C_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TVALID</name>
            <Object>fifo_C_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_C_from_off_chip_to_S3_TREADY</name>
            <Object>fifo_C_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TDATA</name>
            <Object>fifo_D_from_off_chip_to_S2_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TKEEP</name>
            <Object>fifo_D_from_off_chip_to_S2_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TSTRB</name>
            <Object>fifo_D_from_off_chip_to_S2_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TLAST</name>
            <Object>fifo_D_from_off_chip_to_S2_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TVALID</name>
            <Object>fifo_D_from_off_chip_to_S2_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_from_off_chip_to_S2_TREADY</name>
            <Object>fifo_D_from_off_chip_to_S2_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TDATA</name>
            <Object>fifo_D_to_off_chip_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TKEEP</name>
            <Object>fifo_D_to_off_chip_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TSTRB</name>
            <Object>fifo_D_to_off_chip_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TLAST</name>
            <Object>fifo_D_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TVALID</name>
            <Object>fifo_D_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_D_to_off_chip_TREADY</name>
            <Object>fifo_D_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TDATA</name>
            <Object>fifo_tmp_from_task1_to_task3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TKEEP</name>
            <Object>fifo_tmp_from_task1_to_task3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TSTRB</name>
            <Object>fifo_tmp_from_task1_to_task3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TLAST</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TVALID</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TREADY</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc5_U0</InstName>
                    <ModuleName>entry_proc5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry1_proc1_U0</InstName>
                    <ModuleName>Block_entry1_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                </Instance>
                <Instance>
                    <InstName>load_vC_for_task3_U0</InstName>
                    <ModuleName>load_vC_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <BindInstances>add_ln21_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>298</ID>
                    <BindInstances>add_ln47_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vB_for_task1_U0</InstName>
                    <ModuleName>load_vB_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>307</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vD_for_task2_U0</InstName>
                    <ModuleName>load_vD_for_task2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>316</ID>
                    <BindInstances>add_ln126_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_B_FT0_fu_586</InstName>
                            <ModuleName>read_B_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>586</ID>
                            <BindInstances>add_ln328_1_fu_9962_p2 add_ln328_fu_9974_p2 mul_8ns_10ns_17_1_1_U41 mul_8ns_10ns_17_1_1_U44 add_ln332_fu_10463_p2 mul_8ns_10ns_17_1_1_U45 add_ln333_fu_11922_p2 mul_8ns_10ns_17_1_1_U46 add_ln334_fu_12007_p2 mul_8ns_10ns_17_1_1_U47 add_ln335_fu_12092_p2 mul_8ns_10ns_17_1_1_U48 add_ln336_fu_12177_p2 mul_8ns_10ns_17_1_1_U49 add_ln337_fu_12262_p2 mul_8ns_10ns_17_1_1_U50 add_ln338_fu_12347_p2 mul_8ns_10ns_17_1_1_U51 add_ln339_fu_12432_p2 mul_8ns_10ns_17_1_1_U52 add_ln340_fu_12517_p2 mul_8ns_10ns_17_1_1_U53 add_ln341_fu_12602_p2 mul_8ns_10ns_17_1_1_U54 add_ln342_fu_12687_p2 mul_8ns_10ns_17_1_1_U55 add_ln343_fu_12772_p2 mul_8ns_10ns_17_1_1_U56 add_ln344_fu_12857_p2 mul_8ns_10ns_17_1_1_U57 add_ln345_fu_12942_p2 mul_8ns_10ns_17_1_1_U58 add_ln346_fu_13027_p2 mul_8ns_10ns_17_1_1_U59 add_ln347_fu_13112_p2 add_ln329_fu_10034_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_736</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>736</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2_fu_82</InstName>
                                    <ModuleName>read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>82</ID>
                                    <BindInstances>add_ln400_1_fu_3955_p2 add_ln400_fu_4003_p2 mul_8ns_10ns_17_1_1_U137 mul_8ns_10ns_17_1_1_U138 mul_8ns_10ns_17_1_1_U139 mul_8ns_10ns_17_1_1_U140 mul_8ns_10ns_17_1_1_U141 mul_8ns_10ns_17_1_1_U142 mul_8ns_10ns_17_1_1_U143 mul_8ns_10ns_17_1_1_U144 mul_8ns_10ns_17_1_1_U145 mul_8ns_10ns_17_1_1_U146 mul_8ns_10ns_17_1_1_U147 mul_8ns_10ns_17_1_1_U148 mul_8ns_10ns_17_1_1_U149 mul_8ns_10ns_17_1_1_U150 mul_8ns_10ns_17_1_1_U151 mul_8ns_10ns_17_1_1_U152 add_ln401_fu_3984_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT0_level1_fu_798</InstName>
                            <ModuleName>FT0_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>798</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_FT0_level1_fu_1994</InstName>
                                    <ModuleName>compute_FT0_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1994</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>5030</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>task1_intra_U0</InstName>
                                            <ModuleName>task1_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>5898</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_task1_intra_Pipeline_VITIS_LOOP_308_1_fu_4822</InstName>
                                                    <ModuleName>task1_intra_Pipeline_VITIS_LOOP_308_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>4822</ID>
                                                    <BindInstances>add_ln308_fu_9146_p2 add_ln319_fu_9191_p2 add_ln319_1_fu_9204_p2 add_ln319_2_fu_9217_p2 add_ln319_3_fu_9230_p2 add_ln319_4_fu_9243_p2 add_ln319_5_fu_9256_p2 add_ln319_6_fu_9269_p2 add_ln319_7_fu_9282_p2 add_ln319_8_fu_9295_p2 add_ln319_9_fu_9308_p2 add_ln319_10_fu_9321_p2 add_ln319_11_fu_9334_p2 add_ln319_12_fu_9347_p2 add_ln319_13_fu_9360_p2 add_ln319_14_fu_9373_p2 add_ln319_15_fu_9386_p2 add_ln319_16_fu_9399_p2 add_ln319_17_fu_9412_p2 add_ln319_18_fu_9425_p2 add_ln319_19_fu_9438_p2 add_ln319_20_fu_9451_p2 add_ln319_21_fu_9464_p2 add_ln319_22_fu_9477_p2 add_ln319_23_fu_9490_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1074 fmul_32ns_32ns_32_4_max_dsp_1_U1074 fmul_32ns_32ns_32_4_max_dsp_1_U1075 fmul_32ns_32ns_32_4_max_dsp_1_U1074 fmul_32ns_32ns_32_4_max_dsp_1_U1076 fmul_32ns_32ns_32_4_max_dsp_1_U1075 fadd_32ns_32ns_32_5_full_dsp_1_U858 fadd_32ns_32ns_32_5_full_dsp_1_U858 fadd_32ns_32ns_32_4_no_dsp_1_U1002 fmul_32ns_32ns_32_4_max_dsp_1_U1075 fmul_32ns_32ns_32_4_max_dsp_1_U1076 fmul_32ns_32ns_32_4_max_dsp_1_U1077 fadd_32ns_32ns_32_5_full_dsp_1_U859 fadd_32ns_32ns_32_5_full_dsp_1_U859 fadd_32ns_32ns_32_4_no_dsp_1_U1003 fmul_32ns_32ns_32_4_max_dsp_1_U1076 fmul_32ns_32ns_32_4_max_dsp_1_U1078 fmul_32ns_32ns_32_4_max_dsp_1_U1079 fadd_32ns_32ns_32_5_full_dsp_1_U860 fadd_32ns_32ns_32_5_full_dsp_1_U860 fadd_32ns_32ns_32_4_no_dsp_1_U1004 fmul_32ns_32ns_32_4_max_dsp_1_U1077 fmul_32ns_32ns_32_4_max_dsp_1_U1080 fmul_32ns_32ns_32_4_max_dsp_1_U1081 fadd_32ns_32ns_32_5_full_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U861 fadd_32ns_32ns_32_4_no_dsp_1_U1005 fmul_32ns_32ns_32_4_max_dsp_1_U1078 fmul_32ns_32ns_32_4_max_dsp_1_U1082 fmul_32ns_32ns_32_4_max_dsp_1_U1083 fadd_32ns_32ns_32_5_full_dsp_1_U862 fadd_32ns_32ns_32_5_full_dsp_1_U862 fadd_32ns_32ns_32_4_no_dsp_1_U1006 fmul_32ns_32ns_32_4_max_dsp_1_U1079 fmul_32ns_32ns_32_4_max_dsp_1_U1084 fmul_32ns_32ns_32_4_max_dsp_1_U1085 fadd_32ns_32ns_32_5_full_dsp_1_U863 fadd_32ns_32ns_32_5_full_dsp_1_U863 fadd_32ns_32ns_32_4_no_dsp_1_U1007 fmul_32ns_32ns_32_4_max_dsp_1_U1080 fmul_32ns_32ns_32_4_max_dsp_1_U1086 fmul_32ns_32ns_32_4_max_dsp_1_U1087 fadd_32ns_32ns_32_5_full_dsp_1_U864 fadd_32ns_32ns_32_5_full_dsp_1_U864 fadd_32ns_32ns_32_4_no_dsp_1_U1008 fmul_32ns_32ns_32_4_max_dsp_1_U1081 fmul_32ns_32ns_32_4_max_dsp_1_U1088 fmul_32ns_32ns_32_4_max_dsp_1_U1089 fadd_32ns_32ns_32_5_full_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U865 fadd_32ns_32ns_32_4_no_dsp_1_U1009 fmul_32ns_32ns_32_4_max_dsp_1_U1082 fmul_32ns_32ns_32_4_max_dsp_1_U1090 fmul_32ns_32ns_32_4_max_dsp_1_U1091 fadd_32ns_32ns_32_5_full_dsp_1_U866 fadd_32ns_32ns_32_5_full_dsp_1_U866 fadd_32ns_32ns_32_4_no_dsp_1_U1010 fmul_32ns_32ns_32_4_max_dsp_1_U1083 fmul_32ns_32ns_32_4_max_dsp_1_U1092 fmul_32ns_32ns_32_4_max_dsp_1_U1093 fadd_32ns_32ns_32_5_full_dsp_1_U867 fadd_32ns_32ns_32_5_full_dsp_1_U867 fadd_32ns_32ns_32_4_no_dsp_1_U1011 fmul_32ns_32ns_32_4_max_dsp_1_U1084 fmul_32ns_32ns_32_4_max_dsp_1_U1094 fmul_32ns_32ns_32_4_max_dsp_1_U1095 fadd_32ns_32ns_32_5_full_dsp_1_U868 fadd_32ns_32ns_32_5_full_dsp_1_U868 fadd_32ns_32ns_32_4_no_dsp_1_U1012 fmul_32ns_32ns_32_4_max_dsp_1_U1085 fmul_32ns_32ns_32_4_max_dsp_1_U1096 fmul_32ns_32ns_32_4_max_dsp_1_U1097 fadd_32ns_32ns_32_5_full_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U869 fadd_32ns_32ns_32_4_no_dsp_1_U1013 fmul_32ns_32ns_32_4_max_dsp_1_U1086 fmul_32ns_32ns_32_4_max_dsp_1_U1098 fmul_32ns_32ns_32_4_max_dsp_1_U1099 fadd_32ns_32ns_32_5_full_dsp_1_U870 fadd_32ns_32ns_32_5_full_dsp_1_U870 fadd_32ns_32ns_32_4_no_dsp_1_U1014 fmul_32ns_32ns_32_4_max_dsp_1_U1087 fmul_32ns_32ns_32_4_max_dsp_1_U1100 fmul_32ns_32ns_32_4_max_dsp_1_U1101 fadd_32ns_32ns_32_5_full_dsp_1_U871 fadd_32ns_32ns_32_5_full_dsp_1_U871 fadd_32ns_32ns_32_4_no_dsp_1_U1015 fmul_32ns_32ns_32_4_max_dsp_1_U1088 fmul_32ns_32ns_32_4_max_dsp_1_U1102 fmul_32ns_32ns_32_4_max_dsp_1_U1103 fadd_32ns_32ns_32_5_full_dsp_1_U872 fadd_32ns_32ns_32_5_full_dsp_1_U872 fadd_32ns_32ns_32_4_no_dsp_1_U1016 fmul_32ns_32ns_32_4_max_dsp_1_U1089 fmul_32ns_32ns_32_4_max_dsp_1_U1104 fmul_32ns_32ns_32_4_max_dsp_1_U1105 fadd_32ns_32ns_32_5_full_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U873 fadd_32ns_32ns_32_4_no_dsp_1_U1017 fmul_32ns_32ns_32_4_max_dsp_1_U1090 fmul_32ns_32ns_32_4_max_dsp_1_U1106 fmul_32ns_32ns_32_4_max_dsp_1_U1107 fadd_32ns_32ns_32_5_full_dsp_1_U874 fadd_32ns_32ns_32_5_full_dsp_1_U874 fadd_32ns_32ns_32_4_no_dsp_1_U1018 fmul_32ns_32ns_32_4_max_dsp_1_U1091 fmul_32ns_32ns_32_4_max_dsp_1_U1108 fmul_32ns_32ns_32_4_max_dsp_1_U1109 fadd_32ns_32ns_32_5_full_dsp_1_U875 fadd_32ns_32ns_32_5_full_dsp_1_U875 fadd_32ns_32ns_32_4_no_dsp_1_U1019 fmul_32ns_32ns_32_4_max_dsp_1_U1101 fmul_32ns_32ns_32_4_max_dsp_1_U1110 fmul_32ns_32ns_32_4_max_dsp_1_U1111 fadd_32ns_32ns_32_5_full_dsp_1_U876 fadd_32ns_32ns_32_5_full_dsp_1_U876 fadd_32ns_32ns_32_4_no_dsp_1_U1020 fmul_32ns_32ns_32_4_max_dsp_1_U1102 fmul_32ns_32ns_32_4_max_dsp_1_U1112 fmul_32ns_32ns_32_4_max_dsp_1_U1113 fadd_32ns_32ns_32_5_full_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U877 fadd_32ns_32ns_32_4_no_dsp_1_U1021 fmul_32ns_32ns_32_4_max_dsp_1_U1103 fmul_32ns_32ns_32_4_max_dsp_1_U1114 fmul_32ns_32ns_32_4_max_dsp_1_U1115 fadd_32ns_32ns_32_5_full_dsp_1_U878 fadd_32ns_32ns_32_5_full_dsp_1_U878 fadd_32ns_32ns_32_4_no_dsp_1_U1022 fmul_32ns_32ns_32_4_max_dsp_1_U1104 fmul_32ns_32ns_32_4_max_dsp_1_U1116 fmul_32ns_32ns_32_4_max_dsp_1_U1117 fadd_32ns_32ns_32_5_full_dsp_1_U879 fadd_32ns_32ns_32_5_full_dsp_1_U879 fadd_32ns_32ns_32_4_no_dsp_1_U1023 fmul_32ns_32ns_32_4_max_dsp_1_U1105 fmul_32ns_32ns_32_4_max_dsp_1_U1118 fmul_32ns_32ns_32_4_max_dsp_1_U1119 fadd_32ns_32ns_32_5_full_dsp_1_U880 fadd_32ns_32ns_32_5_full_dsp_1_U880 fadd_32ns_32ns_32_4_no_dsp_1_U1024 fmul_32ns_32ns_32_4_max_dsp_1_U1106 fmul_32ns_32ns_32_4_max_dsp_1_U1120 fmul_32ns_32ns_32_4_max_dsp_1_U1121 fadd_32ns_32ns_32_5_full_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U881 fadd_32ns_32ns_32_4_no_dsp_1_U1025 fmul_32ns_32ns_32_4_max_dsp_1_U1077 fmul_32ns_32ns_32_4_max_dsp_1_U1107 fmul_32ns_32ns_32_4_max_dsp_1_U1078 fmul_32ns_32ns_32_4_max_dsp_1_U1122 fmul_32ns_32ns_32_4_max_dsp_1_U1079 fmul_32ns_32ns_32_4_max_dsp_1_U1123 fadd_32ns_32ns_32_5_full_dsp_1_U882 fadd_32ns_32ns_32_5_full_dsp_1_U882 fadd_32ns_32ns_32_4_no_dsp_1_U1026 fmul_32ns_32ns_32_4_max_dsp_1_U1108 fmul_32ns_32ns_32_4_max_dsp_1_U1124 fmul_32ns_32ns_32_4_max_dsp_1_U1125 fadd_32ns_32ns_32_5_full_dsp_1_U883 fadd_32ns_32ns_32_5_full_dsp_1_U883 fadd_32ns_32ns_32_4_no_dsp_1_U1027 fmul_32ns_32ns_32_4_max_dsp_1_U1109 fmul_32ns_32ns_32_4_max_dsp_1_U1126 fmul_32ns_32ns_32_4_max_dsp_1_U1127 fadd_32ns_32ns_32_5_full_dsp_1_U884 fadd_32ns_32ns_32_5_full_dsp_1_U884 fadd_32ns_32ns_32_4_no_dsp_1_U1028 fmul_32ns_32ns_32_4_max_dsp_1_U1110 fmul_32ns_32ns_32_4_max_dsp_1_U1128 fmul_32ns_32ns_32_4_max_dsp_1_U1129 fadd_32ns_32ns_32_5_full_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U885 fadd_32ns_32ns_32_4_no_dsp_1_U1029 fmul_32ns_32ns_32_4_max_dsp_1_U1111 fmul_32ns_32ns_32_4_max_dsp_1_U1130 fmul_32ns_32ns_32_4_max_dsp_1_U1131 fadd_32ns_32ns_32_5_full_dsp_1_U886 fadd_32ns_32ns_32_5_full_dsp_1_U886 fadd_32ns_32ns_32_4_no_dsp_1_U1030 fmul_32ns_32ns_32_4_max_dsp_1_U1112 fmul_32ns_32ns_32_4_max_dsp_1_U1132 fmul_32ns_32ns_32_4_max_dsp_1_U1133 fadd_32ns_32ns_32_5_full_dsp_1_U887 fadd_32ns_32ns_32_5_full_dsp_1_U887 fadd_32ns_32ns_32_4_no_dsp_1_U1031 fmul_32ns_32ns_32_4_max_dsp_1_U1113 fmul_32ns_32ns_32_4_max_dsp_1_U1134 fmul_32ns_32ns_32_4_max_dsp_1_U1135 fadd_32ns_32ns_32_5_full_dsp_1_U888 fadd_32ns_32ns_32_5_full_dsp_1_U888 fadd_32ns_32ns_32_4_no_dsp_1_U1032 fmul_32ns_32ns_32_4_max_dsp_1_U1114 fmul_32ns_32ns_32_4_max_dsp_1_U1136 fmul_32ns_32ns_32_4_max_dsp_1_U1137 fadd_32ns_32ns_32_5_full_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U889 fadd_32ns_32ns_32_4_no_dsp_1_U1033 fmul_32ns_32ns_32_4_max_dsp_1_U1115 fmul_32ns_32ns_32_4_max_dsp_1_U1138 fmul_32ns_32ns_32_4_max_dsp_1_U1139 fadd_32ns_32ns_32_5_full_dsp_1_U890 fadd_32ns_32ns_32_5_full_dsp_1_U890 fadd_32ns_32ns_32_4_no_dsp_1_U1034 fmul_32ns_32ns_32_4_max_dsp_1_U1116 fmul_32ns_32ns_32_4_max_dsp_1_U1140 fmul_32ns_32ns_32_4_max_dsp_1_U1141 fadd_32ns_32ns_32_5_full_dsp_1_U891 fadd_32ns_32ns_32_5_full_dsp_1_U891 fadd_32ns_32ns_32_4_no_dsp_1_U1035 fmul_32ns_32ns_32_4_max_dsp_1_U1117 fmul_32ns_32ns_32_4_max_dsp_1_U1142 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fadd_32ns_32ns_32_5_full_dsp_1_U892 fadd_32ns_32ns_32_5_full_dsp_1_U892 fadd_32ns_32ns_32_4_no_dsp_1_U1036 fmul_32ns_32ns_32_4_max_dsp_1_U1118 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fadd_32ns_32ns_32_5_full_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U893 fadd_32ns_32ns_32_4_no_dsp_1_U1037 fmul_32ns_32ns_32_4_max_dsp_1_U1119 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fadd_32ns_32ns_32_5_full_dsp_1_U894 fadd_32ns_32ns_32_5_full_dsp_1_U894 fadd_32ns_32ns_32_4_no_dsp_1_U1038 fmul_32ns_32ns_32_4_max_dsp_1_U1120 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fadd_32ns_32ns_32_5_full_dsp_1_U895 fadd_32ns_32ns_32_5_full_dsp_1_U895 fadd_32ns_32ns_32_4_no_dsp_1_U1039 fmul_32ns_32ns_32_4_max_dsp_1_U1121 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fmul_32ns_32ns_32_4_max_dsp_1_U1151 fadd_32ns_32ns_32_5_full_dsp_1_U896 fadd_32ns_32ns_32_5_full_dsp_1_U896 fadd_32ns_32ns_32_4_no_dsp_1_U1040 fmul_32ns_32ns_32_4_max_dsp_1_U1122 fmul_32ns_32ns_32_4_max_dsp_1_U1152 fmul_32ns_32ns_32_4_max_dsp_1_U1153 fadd_32ns_32ns_32_5_full_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U897 fadd_32ns_32ns_32_4_no_dsp_1_U1041 fmul_32ns_32ns_32_4_max_dsp_1_U1123 fmul_32ns_32ns_32_4_max_dsp_1_U1154 fmul_32ns_32ns_32_4_max_dsp_1_U1155 fadd_32ns_32ns_32_5_full_dsp_1_U898 fadd_32ns_32ns_32_5_full_dsp_1_U898 fadd_32ns_32ns_32_4_no_dsp_1_U1042 fmul_32ns_32ns_32_4_max_dsp_1_U1124 fmul_32ns_32ns_32_4_max_dsp_1_U1156 fmul_32ns_32ns_32_4_max_dsp_1_U1157 fadd_32ns_32ns_32_5_full_dsp_1_U899 fadd_32ns_32ns_32_5_full_dsp_1_U899 fadd_32ns_32ns_32_4_no_dsp_1_U1043 fmul_32ns_32ns_32_4_max_dsp_1_U1125 fmul_32ns_32ns_32_4_max_dsp_1_U1158 fmul_32ns_32ns_32_4_max_dsp_1_U1159 fadd_32ns_32ns_32_5_full_dsp_1_U900 fadd_32ns_32ns_32_5_full_dsp_1_U900 fadd_32ns_32ns_32_4_no_dsp_1_U1044 fmul_32ns_32ns_32_4_max_dsp_1_U1126 fmul_32ns_32ns_32_4_max_dsp_1_U1160 fmul_32ns_32ns_32_4_max_dsp_1_U1161 fadd_32ns_32ns_32_5_full_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U901 fadd_32ns_32ns_32_4_no_dsp_1_U1045 fmul_32ns_32ns_32_4_max_dsp_1_U1127 fmul_32ns_32ns_32_4_max_dsp_1_U1162 fmul_32ns_32ns_32_4_max_dsp_1_U1163 fadd_32ns_32ns_32_5_full_dsp_1_U902 fadd_32ns_32ns_32_5_full_dsp_1_U902 fadd_32ns_32ns_32_4_no_dsp_1_U1046 fmul_32ns_32ns_32_4_max_dsp_1_U1128 fmul_32ns_32ns_32_4_max_dsp_1_U1164 fmul_32ns_32ns_32_4_max_dsp_1_U1165 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_4_no_dsp_1_U1047 fmul_32ns_32ns_32_4_max_dsp_1_U1129 fmul_32ns_32ns_32_4_max_dsp_1_U1166 fmul_32ns_32ns_32_4_max_dsp_1_U1167 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_4_no_dsp_1_U1048 fmul_32ns_32ns_32_4_max_dsp_1_U1130 fmul_32ns_32ns_32_4_max_dsp_1_U1168 fmul_32ns_32ns_32_4_max_dsp_1_U1169 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_4_no_dsp_1_U1049 fmul_32ns_32ns_32_4_max_dsp_1_U1080 fmul_32ns_32ns_32_4_max_dsp_1_U1131 fmul_32ns_32ns_32_4_max_dsp_1_U1081 fmul_32ns_32ns_32_4_max_dsp_1_U1170 fmul_32ns_32ns_32_4_max_dsp_1_U1082 fmul_32ns_32ns_32_4_max_dsp_1_U1171 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_4_no_dsp_1_U1050 fmul_32ns_32ns_32_4_max_dsp_1_U1132 fmul_32ns_32ns_32_4_max_dsp_1_U1172 fmul_32ns_32ns_32_4_max_dsp_1_U1173 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_4_no_dsp_1_U1051 fmul_32ns_32ns_32_4_max_dsp_1_U1133 fmul_32ns_32ns_32_4_max_dsp_1_U1174 fmul_32ns_32ns_32_4_max_dsp_1_U1175 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_4_no_dsp_1_U1052 fmul_32ns_32ns_32_4_max_dsp_1_U1134 fmul_32ns_32ns_32_4_max_dsp_1_U1176 fmul_32ns_32ns_32_4_max_dsp_1_U1177 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_4_no_dsp_1_U1053 fmul_32ns_32ns_32_4_max_dsp_1_U1135 fmul_32ns_32ns_32_4_max_dsp_1_U1178 fmul_32ns_32ns_32_4_max_dsp_1_U1179 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_4_no_dsp_1_U1054 fmul_32ns_32ns_32_4_max_dsp_1_U1136 fmul_32ns_32ns_32_4_max_dsp_1_U1180 fmul_32ns_32ns_32_4_max_dsp_1_U1181 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_4_no_dsp_1_U1055 fmul_32ns_32ns_32_4_max_dsp_1_U1137 fmul_32ns_32ns_32_4_max_dsp_1_U1182 fmul_32ns_32ns_32_4_max_dsp_1_U1183 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_4_no_dsp_1_U1056 fmul_32ns_32ns_32_4_max_dsp_1_U1138 fmul_32ns_32ns_32_4_max_dsp_1_U1184 fmul_32ns_32ns_32_4_max_dsp_1_U1185 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_4_no_dsp_1_U1057 fmul_32ns_32ns_32_4_max_dsp_1_U1139 fmul_32ns_32ns_32_4_max_dsp_1_U1186 fmul_32ns_32ns_32_4_max_dsp_1_U1187 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_4_no_dsp_1_U1058 fmul_32ns_32ns_32_4_max_dsp_1_U1140 fmul_32ns_32ns_32_4_max_dsp_1_U1188 fmul_32ns_32ns_32_4_max_dsp_1_U1189 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_4_no_dsp_1_U1059 fmul_32ns_32ns_32_4_max_dsp_1_U1141 fmul_32ns_32ns_32_4_max_dsp_1_U1190 fmul_32ns_32ns_32_4_max_dsp_1_U1191 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_4_no_dsp_1_U1060 fmul_32ns_32ns_32_4_max_dsp_1_U1142 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_4_no_dsp_1_U1061 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_4_no_dsp_1_U1062 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fadd_32ns_32ns_32_5_full_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U919 fadd_32ns_32ns_32_4_no_dsp_1_U1063 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fmul_32ns_32ns_32_4_max_dsp_1_U1198 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fadd_32ns_32ns_32_5_full_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U920 fadd_32ns_32ns_32_4_no_dsp_1_U1064 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fmul_32ns_32ns_32_4_max_dsp_1_U1200 fmul_32ns_32ns_32_4_max_dsp_1_U1201 fadd_32ns_32ns_32_5_full_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U921 fadd_32ns_32ns_32_4_no_dsp_1_U1065 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fmul_32ns_32ns_32_4_max_dsp_1_U1202 fmul_32ns_32ns_32_4_max_dsp_1_U1203 fadd_32ns_32ns_32_5_full_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U922 fadd_32ns_32ns_32_4_no_dsp_1_U1066 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fmul_32ns_32ns_32_4_max_dsp_1_U1204 fmul_32ns_32ns_32_4_max_dsp_1_U1205 fadd_32ns_32ns_32_5_full_dsp_1_U923 fadd_32ns_32ns_32_5_full_dsp_1_U923 fadd_32ns_32ns_32_4_no_dsp_1_U1067 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fmul_32ns_32ns_32_4_max_dsp_1_U1206 fmul_32ns_32ns_32_4_max_dsp_1_U1207 fadd_32ns_32ns_32_5_full_dsp_1_U924 fadd_32ns_32ns_32_5_full_dsp_1_U924 fadd_32ns_32ns_32_4_no_dsp_1_U1068 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fmul_32ns_32ns_32_4_max_dsp_1_U1208 fmul_32ns_32ns_32_4_max_dsp_1_U1209 fadd_32ns_32ns_32_5_full_dsp_1_U925 fadd_32ns_32ns_32_5_full_dsp_1_U925 fadd_32ns_32ns_32_4_no_dsp_1_U1069 fmul_32ns_32ns_32_4_max_dsp_1_U1151 fmul_32ns_32ns_32_4_max_dsp_1_U1210 fmul_32ns_32ns_32_4_max_dsp_1_U1211 fadd_32ns_32ns_32_5_full_dsp_1_U926 fadd_32ns_32ns_32_5_full_dsp_1_U926 fadd_32ns_32ns_32_4_no_dsp_1_U1070 fmul_32ns_32ns_32_4_max_dsp_1_U1152 fmul_32ns_32ns_32_4_max_dsp_1_U1212 fmul_32ns_32ns_32_4_max_dsp_1_U1213 fadd_32ns_32ns_32_5_full_dsp_1_U927 fadd_32ns_32ns_32_5_full_dsp_1_U927 fadd_32ns_32ns_32_4_no_dsp_1_U1071 fmul_32ns_32ns_32_4_max_dsp_1_U1153 fmul_32ns_32ns_32_4_max_dsp_1_U1214 fmul_32ns_32ns_32_4_max_dsp_1_U1215 fadd_32ns_32ns_32_5_full_dsp_1_U928 fadd_32ns_32ns_32_5_full_dsp_1_U928 fadd_32ns_32ns_32_4_no_dsp_1_U1072 fmul_32ns_32ns_32_4_max_dsp_1_U1154 fmul_32ns_32ns_32_4_max_dsp_1_U1216 fmul_32ns_32ns_32_4_max_dsp_1_U1217 fadd_32ns_32ns_32_5_full_dsp_1_U929 fadd_32ns_32ns_32_5_full_dsp_1_U929 fadd_32ns_32ns_32_4_no_dsp_1_U1073 fmul_32ns_32ns_32_4_max_dsp_1_U1083 fmul_32ns_32ns_32_4_max_dsp_1_U1155 fmul_32ns_32ns_32_4_max_dsp_1_U1084 fmul_32ns_32ns_32_4_max_dsp_1_U1218 fmul_32ns_32ns_32_4_max_dsp_1_U1085 fmul_32ns_32ns_32_4_max_dsp_1_U1219 fadd_32ns_32ns_32_5_full_dsp_1_U930 fadd_32ns_32ns_32_5_full_dsp_1_U930 fadd_32ns_32ns_32_4_no_dsp_1_U1002 fmul_32ns_32ns_32_4_max_dsp_1_U1156 fmul_32ns_32ns_32_4_max_dsp_1_U1220 fmul_32ns_32ns_32_4_max_dsp_1_U1221 fadd_32ns_32ns_32_5_full_dsp_1_U931 fadd_32ns_32ns_32_5_full_dsp_1_U931 fadd_32ns_32ns_32_4_no_dsp_1_U1003 fmul_32ns_32ns_32_4_max_dsp_1_U1157 fmul_32ns_32ns_32_4_max_dsp_1_U1222 fmul_32ns_32ns_32_4_max_dsp_1_U1223 fadd_32ns_32ns_32_5_full_dsp_1_U932 fadd_32ns_32ns_32_5_full_dsp_1_U932 fadd_32ns_32ns_32_4_no_dsp_1_U1004 fmul_32ns_32ns_32_4_max_dsp_1_U1158 fmul_32ns_32ns_32_4_max_dsp_1_U1224 fmul_32ns_32ns_32_4_max_dsp_1_U1225 fadd_32ns_32ns_32_5_full_dsp_1_U933 fadd_32ns_32ns_32_5_full_dsp_1_U933 fadd_32ns_32ns_32_4_no_dsp_1_U1005 fmul_32ns_32ns_32_4_max_dsp_1_U1159 fmul_32ns_32ns_32_4_max_dsp_1_U1226 fmul_32ns_32ns_32_4_max_dsp_1_U1227 fadd_32ns_32ns_32_5_full_dsp_1_U934 fadd_32ns_32ns_32_5_full_dsp_1_U934 fadd_32ns_32ns_32_4_no_dsp_1_U1006 fmul_32ns_32ns_32_4_max_dsp_1_U1160 fmul_32ns_32ns_32_4_max_dsp_1_U1228 fmul_32ns_32ns_32_4_max_dsp_1_U1229 fadd_32ns_32ns_32_5_full_dsp_1_U935 fadd_32ns_32ns_32_5_full_dsp_1_U935 fadd_32ns_32ns_32_4_no_dsp_1_U1007 fmul_32ns_32ns_32_4_max_dsp_1_U1161 fmul_32ns_32ns_32_4_max_dsp_1_U1230 fmul_32ns_32ns_32_4_max_dsp_1_U1231 fadd_32ns_32ns_32_5_full_dsp_1_U936 fadd_32ns_32ns_32_5_full_dsp_1_U936 fadd_32ns_32ns_32_4_no_dsp_1_U1008 fmul_32ns_32ns_32_4_max_dsp_1_U1162 fmul_32ns_32ns_32_4_max_dsp_1_U1232 fmul_32ns_32ns_32_4_max_dsp_1_U1233 fadd_32ns_32ns_32_5_full_dsp_1_U937 fadd_32ns_32ns_32_5_full_dsp_1_U937 fadd_32ns_32ns_32_4_no_dsp_1_U1009 fmul_32ns_32ns_32_4_max_dsp_1_U1163 fmul_32ns_32ns_32_4_max_dsp_1_U1234 fmul_32ns_32ns_32_4_max_dsp_1_U1235 fadd_32ns_32ns_32_5_full_dsp_1_U938 fadd_32ns_32ns_32_5_full_dsp_1_U938 fadd_32ns_32ns_32_4_no_dsp_1_U1010 fmul_32ns_32ns_32_4_max_dsp_1_U1164 fmul_32ns_32ns_32_4_max_dsp_1_U1236 fmul_32ns_32ns_32_4_max_dsp_1_U1237 fadd_32ns_32ns_32_5_full_dsp_1_U939 fadd_32ns_32ns_32_5_full_dsp_1_U939 fadd_32ns_32ns_32_4_no_dsp_1_U1011 fmul_32ns_32ns_32_4_max_dsp_1_U1165 fmul_32ns_32ns_32_4_max_dsp_1_U1238 fmul_32ns_32ns_32_4_max_dsp_1_U1239 fadd_32ns_32ns_32_5_full_dsp_1_U940 fadd_32ns_32ns_32_5_full_dsp_1_U940 fadd_32ns_32ns_32_4_no_dsp_1_U1012 fmul_32ns_32ns_32_4_max_dsp_1_U1166 fmul_32ns_32ns_32_4_max_dsp_1_U1240 fmul_32ns_32ns_32_4_max_dsp_1_U1241 fadd_32ns_32ns_32_5_full_dsp_1_U941 fadd_32ns_32ns_32_5_full_dsp_1_U941 fadd_32ns_32ns_32_4_no_dsp_1_U1013 fmul_32ns_32ns_32_4_max_dsp_1_U1167 fmul_32ns_32ns_32_4_max_dsp_1_U1242 fmul_32ns_32ns_32_4_max_dsp_1_U1243 fadd_32ns_32ns_32_5_full_dsp_1_U942 fadd_32ns_32ns_32_5_full_dsp_1_U942 fadd_32ns_32ns_32_4_no_dsp_1_U1014 fmul_32ns_32ns_32_4_max_dsp_1_U1168 fmul_32ns_32ns_32_4_max_dsp_1_U1244 fmul_32ns_32ns_32_4_max_dsp_1_U1245 fadd_32ns_32ns_32_5_full_dsp_1_U943 fadd_32ns_32ns_32_5_full_dsp_1_U943 fadd_32ns_32ns_32_4_no_dsp_1_U1015 fmul_32ns_32ns_32_4_max_dsp_1_U1169 fmul_32ns_32ns_32_4_max_dsp_1_U1246 fmul_32ns_32ns_32_4_max_dsp_1_U1247 fadd_32ns_32ns_32_5_full_dsp_1_U944 fadd_32ns_32ns_32_5_full_dsp_1_U944 fadd_32ns_32ns_32_4_no_dsp_1_U1016 fmul_32ns_32ns_32_4_max_dsp_1_U1170 fmul_32ns_32ns_32_4_max_dsp_1_U1248 fmul_32ns_32ns_32_4_max_dsp_1_U1249 fadd_32ns_32ns_32_5_full_dsp_1_U945 fadd_32ns_32ns_32_5_full_dsp_1_U945 fadd_32ns_32ns_32_4_no_dsp_1_U1017 fmul_32ns_32ns_32_4_max_dsp_1_U1171 fmul_32ns_32ns_32_4_max_dsp_1_U1250 fmul_32ns_32ns_32_4_max_dsp_1_U1251 fadd_32ns_32ns_32_5_full_dsp_1_U946 fadd_32ns_32ns_32_5_full_dsp_1_U946 fadd_32ns_32ns_32_4_no_dsp_1_U1018 fmul_32ns_32ns_32_4_max_dsp_1_U1172 fmul_32ns_32ns_32_4_max_dsp_1_U1252 fmul_32ns_32ns_32_4_max_dsp_1_U1253 fadd_32ns_32ns_32_5_full_dsp_1_U947 fadd_32ns_32ns_32_5_full_dsp_1_U947 fadd_32ns_32ns_32_4_no_dsp_1_U1019 fmul_32ns_32ns_32_4_max_dsp_1_U1173 fmul_32ns_32ns_32_4_max_dsp_1_U1254 fmul_32ns_32ns_32_4_max_dsp_1_U1255 fadd_32ns_32ns_32_5_full_dsp_1_U948 fadd_32ns_32ns_32_5_full_dsp_1_U948 fadd_32ns_32ns_32_4_no_dsp_1_U1020 fmul_32ns_32ns_32_4_max_dsp_1_U1174 fmul_32ns_32ns_32_4_max_dsp_1_U1256 fmul_32ns_32ns_32_4_max_dsp_1_U1257 fadd_32ns_32ns_32_5_full_dsp_1_U949 fadd_32ns_32ns_32_5_full_dsp_1_U949 fadd_32ns_32ns_32_4_no_dsp_1_U1021 fmul_32ns_32ns_32_4_max_dsp_1_U1175 fmul_32ns_32ns_32_4_max_dsp_1_U1258 fmul_32ns_32ns_32_4_max_dsp_1_U1259 fadd_32ns_32ns_32_5_full_dsp_1_U950 fadd_32ns_32ns_32_5_full_dsp_1_U950 fadd_32ns_32ns_32_4_no_dsp_1_U1022 fmul_32ns_32ns_32_4_max_dsp_1_U1176 fmul_32ns_32ns_32_4_max_dsp_1_U1260 fmul_32ns_32ns_32_4_max_dsp_1_U1261 fadd_32ns_32ns_32_5_full_dsp_1_U951 fadd_32ns_32ns_32_5_full_dsp_1_U951 fadd_32ns_32ns_32_4_no_dsp_1_U1023 fmul_32ns_32ns_32_4_max_dsp_1_U1177 fmul_32ns_32ns_32_4_max_dsp_1_U1262 fmul_32ns_32ns_32_4_max_dsp_1_U1263 fadd_32ns_32ns_32_5_full_dsp_1_U952 fadd_32ns_32ns_32_5_full_dsp_1_U952 fadd_32ns_32ns_32_4_no_dsp_1_U1024 fmul_32ns_32ns_32_4_max_dsp_1_U1178 fmul_32ns_32ns_32_4_max_dsp_1_U1264 fmul_32ns_32ns_32_4_max_dsp_1_U1265 fadd_32ns_32ns_32_5_full_dsp_1_U953 fadd_32ns_32ns_32_5_full_dsp_1_U953 fadd_32ns_32ns_32_4_no_dsp_1_U1025 fmul_32ns_32ns_32_4_max_dsp_1_U1086 fmul_32ns_32ns_32_4_max_dsp_1_U1179 fmul_32ns_32ns_32_4_max_dsp_1_U1087 fmul_32ns_32ns_32_4_max_dsp_1_U1266 fmul_32ns_32ns_32_4_max_dsp_1_U1088 fmul_32ns_32ns_32_4_max_dsp_1_U1267 fadd_32ns_32ns_32_5_full_dsp_1_U954 fadd_32ns_32ns_32_5_full_dsp_1_U954 fadd_32ns_32ns_32_4_no_dsp_1_U1026 fmul_32ns_32ns_32_4_max_dsp_1_U1180 fmul_32ns_32ns_32_4_max_dsp_1_U1268 fmul_32ns_32ns_32_4_max_dsp_1_U1269 fadd_32ns_32ns_32_5_full_dsp_1_U955 fadd_32ns_32ns_32_5_full_dsp_1_U955 fadd_32ns_32ns_32_4_no_dsp_1_U1027 fmul_32ns_32ns_32_4_max_dsp_1_U1181 fmul_32ns_32ns_32_4_max_dsp_1_U1270 fmul_32ns_32ns_32_4_max_dsp_1_U1271 fadd_32ns_32ns_32_5_full_dsp_1_U956 fadd_32ns_32ns_32_5_full_dsp_1_U956 fadd_32ns_32ns_32_4_no_dsp_1_U1028 fmul_32ns_32ns_32_4_max_dsp_1_U1182 fmul_32ns_32ns_32_4_max_dsp_1_U1272 fmul_32ns_32ns_32_4_max_dsp_1_U1273 fadd_32ns_32ns_32_5_full_dsp_1_U957 fadd_32ns_32ns_32_5_full_dsp_1_U957 fadd_32ns_32ns_32_4_no_dsp_1_U1029 fmul_32ns_32ns_32_4_max_dsp_1_U1183 fmul_32ns_32ns_32_4_max_dsp_1_U1274 fmul_32ns_32ns_32_4_max_dsp_1_U1275 fadd_32ns_32ns_32_5_full_dsp_1_U958 fadd_32ns_32ns_32_5_full_dsp_1_U958 fadd_32ns_32ns_32_4_no_dsp_1_U1030 fmul_32ns_32ns_32_4_max_dsp_1_U1184 fmul_32ns_32ns_32_4_max_dsp_1_U1276 fmul_32ns_32ns_32_4_max_dsp_1_U1277 fadd_32ns_32ns_32_5_full_dsp_1_U959 fadd_32ns_32ns_32_5_full_dsp_1_U959 fadd_32ns_32ns_32_4_no_dsp_1_U1031 fmul_32ns_32ns_32_4_max_dsp_1_U1185 fmul_32ns_32ns_32_4_max_dsp_1_U1278 fmul_32ns_32ns_32_4_max_dsp_1_U1279 fadd_32ns_32ns_32_5_full_dsp_1_U960 fadd_32ns_32ns_32_5_full_dsp_1_U960 fadd_32ns_32ns_32_4_no_dsp_1_U1032 fmul_32ns_32ns_32_4_max_dsp_1_U1186 fmul_32ns_32ns_32_4_max_dsp_1_U1280 fmul_32ns_32ns_32_4_max_dsp_1_U1281 fadd_32ns_32ns_32_5_full_dsp_1_U961 fadd_32ns_32ns_32_5_full_dsp_1_U961 fadd_32ns_32ns_32_4_no_dsp_1_U1033 fmul_32ns_32ns_32_4_max_dsp_1_U1187 fmul_32ns_32ns_32_4_max_dsp_1_U1282 fmul_32ns_32ns_32_4_max_dsp_1_U1283 fadd_32ns_32ns_32_5_full_dsp_1_U962 fadd_32ns_32ns_32_5_full_dsp_1_U962 fadd_32ns_32ns_32_4_no_dsp_1_U1034 fmul_32ns_32ns_32_4_max_dsp_1_U1188 fmul_32ns_32ns_32_4_max_dsp_1_U1284 fmul_32ns_32ns_32_4_max_dsp_1_U1285 fadd_32ns_32ns_32_5_full_dsp_1_U963 fadd_32ns_32ns_32_5_full_dsp_1_U963 fadd_32ns_32ns_32_4_no_dsp_1_U1035 fmul_32ns_32ns_32_4_max_dsp_1_U1189 fmul_32ns_32ns_32_4_max_dsp_1_U1286 fmul_32ns_32ns_32_4_max_dsp_1_U1287 fadd_32ns_32ns_32_5_full_dsp_1_U964 fadd_32ns_32ns_32_5_full_dsp_1_U964 fadd_32ns_32ns_32_4_no_dsp_1_U1036 fmul_32ns_32ns_32_4_max_dsp_1_U1190 fmul_32ns_32ns_32_4_max_dsp_1_U1288 fmul_32ns_32ns_32_4_max_dsp_1_U1289 fadd_32ns_32ns_32_5_full_dsp_1_U965 fadd_32ns_32ns_32_5_full_dsp_1_U965 fadd_32ns_32ns_32_4_no_dsp_1_U1037 fmul_32ns_32ns_32_4_max_dsp_1_U1191 fmul_32ns_32ns_32_4_max_dsp_1_U1290 fmul_32ns_32ns_32_4_max_dsp_1_U1291 fadd_32ns_32ns_32_5_full_dsp_1_U966 fadd_32ns_32ns_32_5_full_dsp_1_U966 fadd_32ns_32ns_32_4_no_dsp_1_U1038 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fmul_32ns_32ns_32_4_max_dsp_1_U1292 fmul_32ns_32ns_32_4_max_dsp_1_U1293 fadd_32ns_32ns_32_5_full_dsp_1_U967 fadd_32ns_32ns_32_5_full_dsp_1_U967 fadd_32ns_32ns_32_4_no_dsp_1_U1039 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fmul_32ns_32ns_32_4_max_dsp_1_U1294 fmul_32ns_32ns_32_4_max_dsp_1_U1295 fadd_32ns_32ns_32_5_full_dsp_1_U968 fadd_32ns_32ns_32_5_full_dsp_1_U968 fadd_32ns_32ns_32_4_no_dsp_1_U1040 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fmul_32ns_32ns_32_4_max_dsp_1_U1296 fmul_32ns_32ns_32_4_max_dsp_1_U1297 fadd_32ns_32ns_32_5_full_dsp_1_U969 fadd_32ns_32ns_32_5_full_dsp_1_U969 fadd_32ns_32ns_32_4_no_dsp_1_U1041 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fmul_32ns_32ns_32_4_max_dsp_1_U1298 fmul_32ns_32ns_32_4_max_dsp_1_U1092 fadd_32ns_32ns_32_5_full_dsp_1_U858 fadd_32ns_32ns_32_5_full_dsp_1_U970 fadd_32ns_32ns_32_4_no_dsp_1_U1042 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fmul_32ns_32ns_32_4_max_dsp_1_U1093 fmul_32ns_32ns_32_4_max_dsp_1_U1094 fadd_32ns_32ns_32_5_full_dsp_1_U859 fadd_32ns_32ns_32_5_full_dsp_1_U971 fadd_32ns_32ns_32_4_no_dsp_1_U1043 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fmul_32ns_32ns_32_4_max_dsp_1_U1095 fmul_32ns_32ns_32_4_max_dsp_1_U1096 fadd_32ns_32ns_32_5_full_dsp_1_U860 fadd_32ns_32ns_32_5_full_dsp_1_U972 fadd_32ns_32ns_32_4_no_dsp_1_U1044 fmul_32ns_32ns_32_4_max_dsp_1_U1198 fmul_32ns_32ns_32_4_max_dsp_1_U1097 fmul_32ns_32ns_32_4_max_dsp_1_U1098 fadd_32ns_32ns_32_5_full_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U973 fadd_32ns_32ns_32_4_no_dsp_1_U1045 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fmul_32ns_32ns_32_4_max_dsp_1_U1099 fmul_32ns_32ns_32_4_max_dsp_1_U1100 fadd_32ns_32ns_32_5_full_dsp_1_U862 fadd_32ns_32ns_32_5_full_dsp_1_U974 fadd_32ns_32ns_32_4_no_dsp_1_U1046 fmul_32ns_32ns_32_4_max_dsp_1_U1200 fmul_32ns_32ns_32_4_max_dsp_1_U1101 fmul_32ns_32ns_32_4_max_dsp_1_U1102 fadd_32ns_32ns_32_5_full_dsp_1_U863 fadd_32ns_32ns_32_5_full_dsp_1_U975 fadd_32ns_32ns_32_4_no_dsp_1_U1047 fmul_32ns_32ns_32_4_max_dsp_1_U1201 fmul_32ns_32ns_32_4_max_dsp_1_U1103 fmul_32ns_32ns_32_4_max_dsp_1_U1104 fadd_32ns_32ns_32_5_full_dsp_1_U864 fadd_32ns_32ns_32_5_full_dsp_1_U976 fadd_32ns_32ns_32_4_no_dsp_1_U1048 fmul_32ns_32ns_32_4_max_dsp_1_U1202 fmul_32ns_32ns_32_4_max_dsp_1_U1105 fmul_32ns_32ns_32_4_max_dsp_1_U1106 fadd_32ns_32ns_32_5_full_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U977 fadd_32ns_32ns_32_4_no_dsp_1_U1049 fmul_32ns_32ns_32_4_max_dsp_1_U1089 fmul_32ns_32ns_32_4_max_dsp_1_U1203 fmul_32ns_32ns_32_4_max_dsp_1_U1090 fmul_32ns_32ns_32_4_max_dsp_1_U1107 fmul_32ns_32ns_32_4_max_dsp_1_U1091 fmul_32ns_32ns_32_4_max_dsp_1_U1108 fadd_32ns_32ns_32_5_full_dsp_1_U866 fadd_32ns_32ns_32_5_full_dsp_1_U978 fadd_32ns_32ns_32_4_no_dsp_1_U1050 fmul_32ns_32ns_32_4_max_dsp_1_U1204 fmul_32ns_32ns_32_4_max_dsp_1_U1109 fmul_32ns_32ns_32_4_max_dsp_1_U1110 fadd_32ns_32ns_32_5_full_dsp_1_U867 fadd_32ns_32ns_32_5_full_dsp_1_U979 fadd_32ns_32ns_32_4_no_dsp_1_U1051 fmul_32ns_32ns_32_4_max_dsp_1_U1205 fmul_32ns_32ns_32_4_max_dsp_1_U1111 fmul_32ns_32ns_32_4_max_dsp_1_U1112 fadd_32ns_32ns_32_5_full_dsp_1_U868 fadd_32ns_32ns_32_5_full_dsp_1_U980 fadd_32ns_32ns_32_4_no_dsp_1_U1052 fmul_32ns_32ns_32_4_max_dsp_1_U1206 fmul_32ns_32ns_32_4_max_dsp_1_U1113 fmul_32ns_32ns_32_4_max_dsp_1_U1114 fadd_32ns_32ns_32_5_full_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U981 fadd_32ns_32ns_32_4_no_dsp_1_U1053 fmul_32ns_32ns_32_4_max_dsp_1_U1207 fmul_32ns_32ns_32_4_max_dsp_1_U1115 fmul_32ns_32ns_32_4_max_dsp_1_U1116 fadd_32ns_32ns_32_5_full_dsp_1_U870 fadd_32ns_32ns_32_5_full_dsp_1_U982 fadd_32ns_32ns_32_4_no_dsp_1_U1054 fmul_32ns_32ns_32_4_max_dsp_1_U1208 fmul_32ns_32ns_32_4_max_dsp_1_U1117 fmul_32ns_32ns_32_4_max_dsp_1_U1118 fadd_32ns_32ns_32_5_full_dsp_1_U871 fadd_32ns_32ns_32_5_full_dsp_1_U983 fadd_32ns_32ns_32_4_no_dsp_1_U1055 fmul_32ns_32ns_32_4_max_dsp_1_U1209 fmul_32ns_32ns_32_4_max_dsp_1_U1119 fmul_32ns_32ns_32_4_max_dsp_1_U1120 fadd_32ns_32ns_32_5_full_dsp_1_U872 fadd_32ns_32ns_32_5_full_dsp_1_U984 fadd_32ns_32ns_32_4_no_dsp_1_U1056 fmul_32ns_32ns_32_4_max_dsp_1_U1210 fmul_32ns_32ns_32_4_max_dsp_1_U1121 fmul_32ns_32ns_32_4_max_dsp_1_U1122 fadd_32ns_32ns_32_5_full_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U985 fadd_32ns_32ns_32_4_no_dsp_1_U1057 fmul_32ns_32ns_32_4_max_dsp_1_U1211 fmul_32ns_32ns_32_4_max_dsp_1_U1123 fmul_32ns_32ns_32_4_max_dsp_1_U1124 fadd_32ns_32ns_32_5_full_dsp_1_U874 fadd_32ns_32ns_32_5_full_dsp_1_U986 fadd_32ns_32ns_32_4_no_dsp_1_U1058 fmul_32ns_32ns_32_4_max_dsp_1_U1212 fmul_32ns_32ns_32_4_max_dsp_1_U1125 fmul_32ns_32ns_32_4_max_dsp_1_U1126 fadd_32ns_32ns_32_5_full_dsp_1_U875 fadd_32ns_32ns_32_5_full_dsp_1_U987 fadd_32ns_32ns_32_4_no_dsp_1_U1059 fmul_32ns_32ns_32_4_max_dsp_1_U1213 fmul_32ns_32ns_32_4_max_dsp_1_U1127 fmul_32ns_32ns_32_4_max_dsp_1_U1128 fadd_32ns_32ns_32_5_full_dsp_1_U876 fadd_32ns_32ns_32_5_full_dsp_1_U988 fadd_32ns_32ns_32_4_no_dsp_1_U1060 fmul_32ns_32ns_32_4_max_dsp_1_U1214 fmul_32ns_32ns_32_4_max_dsp_1_U1129 fmul_32ns_32ns_32_4_max_dsp_1_U1130 fadd_32ns_32ns_32_5_full_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U989 fadd_32ns_32ns_32_4_no_dsp_1_U1061 fmul_32ns_32ns_32_4_max_dsp_1_U1215 fmul_32ns_32ns_32_4_max_dsp_1_U1131 fmul_32ns_32ns_32_4_max_dsp_1_U1132 fadd_32ns_32ns_32_5_full_dsp_1_U878 fadd_32ns_32ns_32_5_full_dsp_1_U990 fadd_32ns_32ns_32_4_no_dsp_1_U1062 fmul_32ns_32ns_32_4_max_dsp_1_U1216 fmul_32ns_32ns_32_4_max_dsp_1_U1133 fmul_32ns_32ns_32_4_max_dsp_1_U1134 fadd_32ns_32ns_32_5_full_dsp_1_U879 fadd_32ns_32ns_32_5_full_dsp_1_U991 fadd_32ns_32ns_32_4_no_dsp_1_U1063 fmul_32ns_32ns_32_4_max_dsp_1_U1217 fmul_32ns_32ns_32_4_max_dsp_1_U1135 fmul_32ns_32ns_32_4_max_dsp_1_U1136 fadd_32ns_32ns_32_5_full_dsp_1_U880 fadd_32ns_32ns_32_5_full_dsp_1_U992 fadd_32ns_32ns_32_4_no_dsp_1_U1064 fmul_32ns_32ns_32_4_max_dsp_1_U1218 fmul_32ns_32ns_32_4_max_dsp_1_U1137 fmul_32ns_32ns_32_4_max_dsp_1_U1138 fadd_32ns_32ns_32_5_full_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U993 fadd_32ns_32ns_32_4_no_dsp_1_U1065 fmul_32ns_32ns_32_4_max_dsp_1_U1219 fmul_32ns_32ns_32_4_max_dsp_1_U1139 fmul_32ns_32ns_32_4_max_dsp_1_U1140 fadd_32ns_32ns_32_5_full_dsp_1_U882 fadd_32ns_32ns_32_5_full_dsp_1_U994 fadd_32ns_32ns_32_4_no_dsp_1_U1066 fmul_32ns_32ns_32_4_max_dsp_1_U1220 fmul_32ns_32ns_32_4_max_dsp_1_U1141 fmul_32ns_32ns_32_4_max_dsp_1_U1142 fadd_32ns_32ns_32_5_full_dsp_1_U883 fadd_32ns_32ns_32_5_full_dsp_1_U995 fadd_32ns_32ns_32_4_no_dsp_1_U1067 fmul_32ns_32ns_32_4_max_dsp_1_U1221 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fadd_32ns_32ns_32_5_full_dsp_1_U884 fadd_32ns_32ns_32_5_full_dsp_1_U996 fadd_32ns_32ns_32_4_no_dsp_1_U1068 fmul_32ns_32ns_32_4_max_dsp_1_U1222 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fadd_32ns_32ns_32_5_full_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U997 fadd_32ns_32ns_32_4_no_dsp_1_U1069 fmul_32ns_32ns_32_4_max_dsp_1_U1223 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fadd_32ns_32ns_32_5_full_dsp_1_U886 fadd_32ns_32ns_32_5_full_dsp_1_U998 fadd_32ns_32ns_32_4_no_dsp_1_U1070 fmul_32ns_32ns_32_4_max_dsp_1_U1224 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fadd_32ns_32ns_32_5_full_dsp_1_U887 fadd_32ns_32ns_32_5_full_dsp_1_U999 fadd_32ns_32ns_32_4_no_dsp_1_U1071 fmul_32ns_32ns_32_4_max_dsp_1_U1225 fmul_32ns_32ns_32_4_max_dsp_1_U1151 fmul_32ns_32ns_32_4_max_dsp_1_U1152 fadd_32ns_32ns_32_5_full_dsp_1_U888 fadd_32ns_32ns_32_5_full_dsp_1_U1000 fadd_32ns_32ns_32_4_no_dsp_1_U1072 fmul_32ns_32ns_32_4_max_dsp_1_U1226 fmul_32ns_32ns_32_4_max_dsp_1_U1153 fmul_32ns_32ns_32_4_max_dsp_1_U1154 fadd_32ns_32ns_32_5_full_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U1001 fadd_32ns_32ns_32_4_no_dsp_1_U1073 fmul_32ns_32ns_32_4_max_dsp_1_U1092 fmul_32ns_32ns_32_4_max_dsp_1_U1227 fmul_32ns_32ns_32_4_max_dsp_1_U1093 fmul_32ns_32ns_32_4_max_dsp_1_U1155 fmul_32ns_32ns_32_4_max_dsp_1_U1094 fmul_32ns_32ns_32_4_max_dsp_1_U1156 fadd_32ns_32ns_32_5_full_dsp_1_U890 fadd_32ns_32ns_32_5_full_dsp_1_U962 fadd_32ns_32ns_32_4_no_dsp_1_U1002 fmul_32ns_32ns_32_4_max_dsp_1_U1228 fmul_32ns_32ns_32_4_max_dsp_1_U1157 fmul_32ns_32ns_32_4_max_dsp_1_U1158 fadd_32ns_32ns_32_5_full_dsp_1_U891 fadd_32ns_32ns_32_5_full_dsp_1_U963 fadd_32ns_32ns_32_4_no_dsp_1_U1003 fmul_32ns_32ns_32_4_max_dsp_1_U1229 fmul_32ns_32ns_32_4_max_dsp_1_U1159 fmul_32ns_32ns_32_4_max_dsp_1_U1160 fadd_32ns_32ns_32_5_full_dsp_1_U892 fadd_32ns_32ns_32_5_full_dsp_1_U964 fadd_32ns_32ns_32_4_no_dsp_1_U1004 fmul_32ns_32ns_32_4_max_dsp_1_U1230 fmul_32ns_32ns_32_4_max_dsp_1_U1161 fmul_32ns_32ns_32_4_max_dsp_1_U1162 fadd_32ns_32ns_32_5_full_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U965 fadd_32ns_32ns_32_4_no_dsp_1_U1005 fmul_32ns_32ns_32_4_max_dsp_1_U1231 fmul_32ns_32ns_32_4_max_dsp_1_U1163 fmul_32ns_32ns_32_4_max_dsp_1_U1164 fadd_32ns_32ns_32_5_full_dsp_1_U894 fadd_32ns_32ns_32_5_full_dsp_1_U966 fadd_32ns_32ns_32_4_no_dsp_1_U1006 fmul_32ns_32ns_32_4_max_dsp_1_U1232 fmul_32ns_32ns_32_4_max_dsp_1_U1165 fmul_32ns_32ns_32_4_max_dsp_1_U1166 fadd_32ns_32ns_32_5_full_dsp_1_U895 fadd_32ns_32ns_32_5_full_dsp_1_U967 fadd_32ns_32ns_32_4_no_dsp_1_U1007 fmul_32ns_32ns_32_4_max_dsp_1_U1233 fmul_32ns_32ns_32_4_max_dsp_1_U1167 fmul_32ns_32ns_32_4_max_dsp_1_U1168 fadd_32ns_32ns_32_5_full_dsp_1_U896 fadd_32ns_32ns_32_5_full_dsp_1_U968 fadd_32ns_32ns_32_4_no_dsp_1_U1008 fmul_32ns_32ns_32_4_max_dsp_1_U1234 fmul_32ns_32ns_32_4_max_dsp_1_U1169 fmul_32ns_32ns_32_4_max_dsp_1_U1170 fadd_32ns_32ns_32_5_full_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U969 fadd_32ns_32ns_32_4_no_dsp_1_U1009 fmul_32ns_32ns_32_4_max_dsp_1_U1235 fmul_32ns_32ns_32_4_max_dsp_1_U1171 fmul_32ns_32ns_32_4_max_dsp_1_U1172 fadd_32ns_32ns_32_5_full_dsp_1_U898 fadd_32ns_32ns_32_5_full_dsp_1_U970 fadd_32ns_32ns_32_4_no_dsp_1_U1010 fmul_32ns_32ns_32_4_max_dsp_1_U1236 fmul_32ns_32ns_32_4_max_dsp_1_U1173 fmul_32ns_32ns_32_4_max_dsp_1_U1174 fadd_32ns_32ns_32_5_full_dsp_1_U899 fadd_32ns_32ns_32_5_full_dsp_1_U971 fadd_32ns_32ns_32_4_no_dsp_1_U1011 fmul_32ns_32ns_32_4_max_dsp_1_U1237 fmul_32ns_32ns_32_4_max_dsp_1_U1175 fmul_32ns_32ns_32_4_max_dsp_1_U1176 fadd_32ns_32ns_32_5_full_dsp_1_U900 fadd_32ns_32ns_32_5_full_dsp_1_U972 fadd_32ns_32ns_32_4_no_dsp_1_U1012 fmul_32ns_32ns_32_4_max_dsp_1_U1238 fmul_32ns_32ns_32_4_max_dsp_1_U1177 fmul_32ns_32ns_32_4_max_dsp_1_U1178 fadd_32ns_32ns_32_5_full_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U973 fadd_32ns_32ns_32_4_no_dsp_1_U1013 fmul_32ns_32ns_32_4_max_dsp_1_U1239 fmul_32ns_32ns_32_4_max_dsp_1_U1179 fmul_32ns_32ns_32_4_max_dsp_1_U1180 fadd_32ns_32ns_32_5_full_dsp_1_U902 fadd_32ns_32ns_32_5_full_dsp_1_U974 fadd_32ns_32ns_32_4_no_dsp_1_U1014 fmul_32ns_32ns_32_4_max_dsp_1_U1240 fmul_32ns_32ns_32_4_max_dsp_1_U1181 fmul_32ns_32ns_32_4_max_dsp_1_U1182 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U975 fadd_32ns_32ns_32_4_no_dsp_1_U1015 fmul_32ns_32ns_32_4_max_dsp_1_U1241 fmul_32ns_32ns_32_4_max_dsp_1_U1183 fmul_32ns_32ns_32_4_max_dsp_1_U1184 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U976 fadd_32ns_32ns_32_4_no_dsp_1_U1016 fmul_32ns_32ns_32_4_max_dsp_1_U1242 fmul_32ns_32ns_32_4_max_dsp_1_U1185 fmul_32ns_32ns_32_4_max_dsp_1_U1186 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U977 fadd_32ns_32ns_32_4_no_dsp_1_U1017 fmul_32ns_32ns_32_4_max_dsp_1_U1243 fmul_32ns_32ns_32_4_max_dsp_1_U1187 fmul_32ns_32ns_32_4_max_dsp_1_U1188 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U978 fadd_32ns_32ns_32_4_no_dsp_1_U1018 fmul_32ns_32ns_32_4_max_dsp_1_U1244 fmul_32ns_32ns_32_4_max_dsp_1_U1189 fmul_32ns_32ns_32_4_max_dsp_1_U1190 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U979 fadd_32ns_32ns_32_4_no_dsp_1_U1019 fmul_32ns_32ns_32_4_max_dsp_1_U1245 fmul_32ns_32ns_32_4_max_dsp_1_U1191 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U980 fadd_32ns_32ns_32_4_no_dsp_1_U1020 fmul_32ns_32ns_32_4_max_dsp_1_U1246 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U981 fadd_32ns_32ns_32_4_no_dsp_1_U1021 fmul_32ns_32ns_32_4_max_dsp_1_U1247 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U982 fadd_32ns_32ns_32_4_no_dsp_1_U1022 fmul_32ns_32ns_32_4_max_dsp_1_U1248 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fmul_32ns_32ns_32_4_max_dsp_1_U1198 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U983 fadd_32ns_32ns_32_4_no_dsp_1_U1023 fmul_32ns_32ns_32_4_max_dsp_1_U1249 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fmul_32ns_32ns_32_4_max_dsp_1_U1200 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U984 fadd_32ns_32ns_32_4_no_dsp_1_U1024 fmul_32ns_32ns_32_4_max_dsp_1_U1250 fmul_32ns_32ns_32_4_max_dsp_1_U1201 fmul_32ns_32ns_32_4_max_dsp_1_U1202 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U985 fadd_32ns_32ns_32_4_no_dsp_1_U1025 fmul_32ns_32ns_32_4_max_dsp_1_U1095 fmul_32ns_32ns_32_4_max_dsp_1_U1251 fmul_32ns_32ns_32_4_max_dsp_1_U1096 fmul_32ns_32ns_32_4_max_dsp_1_U1203 fmul_32ns_32ns_32_4_max_dsp_1_U1097 fmul_32ns_32ns_32_4_max_dsp_1_U1204 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_5_full_dsp_1_U986 fadd_32ns_32ns_32_4_no_dsp_1_U1026 fmul_32ns_32ns_32_4_max_dsp_1_U1252 fmul_32ns_32ns_32_4_max_dsp_1_U1205 fmul_32ns_32ns_32_4_max_dsp_1_U1206 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_5_full_dsp_1_U987 fadd_32ns_32ns_32_4_no_dsp_1_U1027 fmul_32ns_32ns_32_4_max_dsp_1_U1253 fmul_32ns_32ns_32_4_max_dsp_1_U1207 fmul_32ns_32ns_32_4_max_dsp_1_U1208 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_5_full_dsp_1_U988 fadd_32ns_32ns_32_4_no_dsp_1_U1028 fmul_32ns_32ns_32_4_max_dsp_1_U1254 fmul_32ns_32ns_32_4_max_dsp_1_U1209 fmul_32ns_32ns_32_4_max_dsp_1_U1210 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U989 fadd_32ns_32ns_32_4_no_dsp_1_U1029 fmul_32ns_32ns_32_4_max_dsp_1_U1255 fmul_32ns_32ns_32_4_max_dsp_1_U1211 fmul_32ns_32ns_32_4_max_dsp_1_U1212 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_5_full_dsp_1_U990 fadd_32ns_32ns_32_4_no_dsp_1_U1030 fmul_32ns_32ns_32_4_max_dsp_1_U1256 fmul_32ns_32ns_32_4_max_dsp_1_U1213 fmul_32ns_32ns_32_4_max_dsp_1_U1214 fadd_32ns_32ns_32_5_full_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U991 fadd_32ns_32ns_32_4_no_dsp_1_U1031 fmul_32ns_32ns_32_4_max_dsp_1_U1257 fmul_32ns_32ns_32_4_max_dsp_1_U1215 fmul_32ns_32ns_32_4_max_dsp_1_U1216 fadd_32ns_32ns_32_5_full_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U992 fadd_32ns_32ns_32_4_no_dsp_1_U1032 fmul_32ns_32ns_32_4_max_dsp_1_U1258 fmul_32ns_32ns_32_4_max_dsp_1_U1217 fmul_32ns_32ns_32_4_max_dsp_1_U1218 fadd_32ns_32ns_32_5_full_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U993 fadd_32ns_32ns_32_4_no_dsp_1_U1033 fmul_32ns_32ns_32_4_max_dsp_1_U1259 fmul_32ns_32ns_32_4_max_dsp_1_U1219 fmul_32ns_32ns_32_4_max_dsp_1_U1220 fadd_32ns_32ns_32_5_full_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U994 fadd_32ns_32ns_32_4_no_dsp_1_U1034 fmul_32ns_32ns_32_4_max_dsp_1_U1260 fmul_32ns_32ns_32_4_max_dsp_1_U1221 fmul_32ns_32ns_32_4_max_dsp_1_U1222 fadd_32ns_32ns_32_5_full_dsp_1_U923 fadd_32ns_32ns_32_5_full_dsp_1_U995 fadd_32ns_32ns_32_4_no_dsp_1_U1035 fmul_32ns_32ns_32_4_max_dsp_1_U1261 fmul_32ns_32ns_32_4_max_dsp_1_U1223 fmul_32ns_32ns_32_4_max_dsp_1_U1224 fadd_32ns_32ns_32_5_full_dsp_1_U924 fadd_32ns_32ns_32_5_full_dsp_1_U996 fadd_32ns_32ns_32_4_no_dsp_1_U1036 fmul_32ns_32ns_32_4_max_dsp_1_U1262 fmul_32ns_32ns_32_4_max_dsp_1_U1225 fmul_32ns_32ns_32_4_max_dsp_1_U1226 fadd_32ns_32ns_32_5_full_dsp_1_U925 fadd_32ns_32ns_32_5_full_dsp_1_U997 fadd_32ns_32ns_32_4_no_dsp_1_U1037 fmul_32ns_32ns_32_4_max_dsp_1_U1263 fmul_32ns_32ns_32_4_max_dsp_1_U1227 fmul_32ns_32ns_32_4_max_dsp_1_U1228 fadd_32ns_32ns_32_5_full_dsp_1_U926 fadd_32ns_32ns_32_5_full_dsp_1_U998 fadd_32ns_32ns_32_4_no_dsp_1_U1038 fmul_32ns_32ns_32_4_max_dsp_1_U1264 fmul_32ns_32ns_32_4_max_dsp_1_U1229 fmul_32ns_32ns_32_4_max_dsp_1_U1230 fadd_32ns_32ns_32_5_full_dsp_1_U927 fadd_32ns_32ns_32_5_full_dsp_1_U999 fadd_32ns_32ns_32_4_no_dsp_1_U1039 fmul_32ns_32ns_32_4_max_dsp_1_U1265 fmul_32ns_32ns_32_4_max_dsp_1_U1231 fmul_32ns_32ns_32_4_max_dsp_1_U1232 fadd_32ns_32ns_32_5_full_dsp_1_U928 fadd_32ns_32ns_32_5_full_dsp_1_U1000 fadd_32ns_32ns_32_4_no_dsp_1_U1040 fmul_32ns_32ns_32_4_max_dsp_1_U1266 fmul_32ns_32ns_32_4_max_dsp_1_U1233 fmul_32ns_32ns_32_4_max_dsp_1_U1234 fadd_32ns_32ns_32_5_full_dsp_1_U929 fadd_32ns_32ns_32_5_full_dsp_1_U1001 fadd_32ns_32ns_32_4_no_dsp_1_U1041 fmul_32ns_32ns_32_4_max_dsp_1_U1267 fmul_32ns_32ns_32_4_max_dsp_1_U1235 fmul_32ns_32ns_32_4_max_dsp_1_U1236 fadd_32ns_32ns_32_5_full_dsp_1_U930 fadd_32ns_32ns_32_5_full_dsp_1_U970 fadd_32ns_32ns_32_4_no_dsp_1_U1042 fmul_32ns_32ns_32_4_max_dsp_1_U1268 fmul_32ns_32ns_32_4_max_dsp_1_U1237 fmul_32ns_32ns_32_4_max_dsp_1_U1238 fadd_32ns_32ns_32_5_full_dsp_1_U931 fadd_32ns_32ns_32_5_full_dsp_1_U971 fadd_32ns_32ns_32_4_no_dsp_1_U1043 fmul_32ns_32ns_32_4_max_dsp_1_U1269 fmul_32ns_32ns_32_4_max_dsp_1_U1239 fmul_32ns_32ns_32_4_max_dsp_1_U1240 fadd_32ns_32ns_32_5_full_dsp_1_U932 fadd_32ns_32ns_32_5_full_dsp_1_U972 fadd_32ns_32ns_32_4_no_dsp_1_U1044 fmul_32ns_32ns_32_4_max_dsp_1_U1270 fmul_32ns_32ns_32_4_max_dsp_1_U1241 fmul_32ns_32ns_32_4_max_dsp_1_U1242 fadd_32ns_32ns_32_5_full_dsp_1_U933 fadd_32ns_32ns_32_5_full_dsp_1_U973 fadd_32ns_32ns_32_4_no_dsp_1_U1045 fmul_32ns_32ns_32_4_max_dsp_1_U1271 fmul_32ns_32ns_32_4_max_dsp_1_U1243 fmul_32ns_32ns_32_4_max_dsp_1_U1244 fadd_32ns_32ns_32_5_full_dsp_1_U934 fadd_32ns_32ns_32_5_full_dsp_1_U974 fadd_32ns_32ns_32_4_no_dsp_1_U1046 fmul_32ns_32ns_32_4_max_dsp_1_U1272 fmul_32ns_32ns_32_4_max_dsp_1_U1245 fmul_32ns_32ns_32_4_max_dsp_1_U1246 fadd_32ns_32ns_32_5_full_dsp_1_U935 fadd_32ns_32ns_32_5_full_dsp_1_U975 fadd_32ns_32ns_32_4_no_dsp_1_U1047 fmul_32ns_32ns_32_4_max_dsp_1_U1273 fmul_32ns_32ns_32_4_max_dsp_1_U1247 fmul_32ns_32ns_32_4_max_dsp_1_U1248 fadd_32ns_32ns_32_5_full_dsp_1_U936 fadd_32ns_32ns_32_5_full_dsp_1_U976 fadd_32ns_32ns_32_4_no_dsp_1_U1048 fmul_32ns_32ns_32_4_max_dsp_1_U1274 fmul_32ns_32ns_32_4_max_dsp_1_U1249 fmul_32ns_32ns_32_4_max_dsp_1_U1250 fadd_32ns_32ns_32_5_full_dsp_1_U937 fadd_32ns_32ns_32_5_full_dsp_1_U977 fadd_32ns_32ns_32_4_no_dsp_1_U1049 fmul_32ns_32ns_32_4_max_dsp_1_U1098 fmul_32ns_32ns_32_4_max_dsp_1_U1275 fmul_32ns_32ns_32_4_max_dsp_1_U1099 fmul_32ns_32ns_32_4_max_dsp_1_U1251 fmul_32ns_32ns_32_4_max_dsp_1_U1100 fmul_32ns_32ns_32_4_max_dsp_1_U1252 fadd_32ns_32ns_32_5_full_dsp_1_U938 fadd_32ns_32ns_32_5_full_dsp_1_U978 fadd_32ns_32ns_32_4_no_dsp_1_U1050 fmul_32ns_32ns_32_4_max_dsp_1_U1276 fmul_32ns_32ns_32_4_max_dsp_1_U1253 fmul_32ns_32ns_32_4_max_dsp_1_U1254 fadd_32ns_32ns_32_5_full_dsp_1_U939 fadd_32ns_32ns_32_5_full_dsp_1_U979 fadd_32ns_32ns_32_4_no_dsp_1_U1051 fmul_32ns_32ns_32_4_max_dsp_1_U1277 fmul_32ns_32ns_32_4_max_dsp_1_U1255 fmul_32ns_32ns_32_4_max_dsp_1_U1256 fadd_32ns_32ns_32_5_full_dsp_1_U940 fadd_32ns_32ns_32_5_full_dsp_1_U980 fadd_32ns_32ns_32_4_no_dsp_1_U1052 fmul_32ns_32ns_32_4_max_dsp_1_U1278 fmul_32ns_32ns_32_4_max_dsp_1_U1257 fmul_32ns_32ns_32_4_max_dsp_1_U1258 fadd_32ns_32ns_32_5_full_dsp_1_U941 fadd_32ns_32ns_32_5_full_dsp_1_U981 fadd_32ns_32ns_32_4_no_dsp_1_U1053 fmul_32ns_32ns_32_4_max_dsp_1_U1279 fmul_32ns_32ns_32_4_max_dsp_1_U1259 fmul_32ns_32ns_32_4_max_dsp_1_U1260 fadd_32ns_32ns_32_5_full_dsp_1_U942 fadd_32ns_32ns_32_5_full_dsp_1_U982 fadd_32ns_32ns_32_4_no_dsp_1_U1054 fmul_32ns_32ns_32_4_max_dsp_1_U1280 fmul_32ns_32ns_32_4_max_dsp_1_U1261 fmul_32ns_32ns_32_4_max_dsp_1_U1262 fadd_32ns_32ns_32_5_full_dsp_1_U943 fadd_32ns_32ns_32_5_full_dsp_1_U983 fadd_32ns_32ns_32_4_no_dsp_1_U1055 fmul_32ns_32ns_32_4_max_dsp_1_U1281 fmul_32ns_32ns_32_4_max_dsp_1_U1263 fmul_32ns_32ns_32_4_max_dsp_1_U1264 fadd_32ns_32ns_32_5_full_dsp_1_U944 fadd_32ns_32ns_32_5_full_dsp_1_U984 fadd_32ns_32ns_32_4_no_dsp_1_U1056 fmul_32ns_32ns_32_4_max_dsp_1_U1282 fmul_32ns_32ns_32_4_max_dsp_1_U1265 fmul_32ns_32ns_32_4_max_dsp_1_U1266 fadd_32ns_32ns_32_5_full_dsp_1_U945 fadd_32ns_32ns_32_5_full_dsp_1_U985 fadd_32ns_32ns_32_4_no_dsp_1_U1057 fmul_32ns_32ns_32_4_max_dsp_1_U1283 fmul_32ns_32ns_32_4_max_dsp_1_U1267 fmul_32ns_32ns_32_4_max_dsp_1_U1268 fadd_32ns_32ns_32_5_full_dsp_1_U946 fadd_32ns_32ns_32_5_full_dsp_1_U986 fadd_32ns_32ns_32_4_no_dsp_1_U1058 fmul_32ns_32ns_32_4_max_dsp_1_U1284 fmul_32ns_32ns_32_4_max_dsp_1_U1269 fmul_32ns_32ns_32_4_max_dsp_1_U1270 fadd_32ns_32ns_32_5_full_dsp_1_U947 fadd_32ns_32ns_32_5_full_dsp_1_U987 fadd_32ns_32ns_32_4_no_dsp_1_U1059 fmul_32ns_32ns_32_4_max_dsp_1_U1285 fmul_32ns_32ns_32_4_max_dsp_1_U1271 fmul_32ns_32ns_32_4_max_dsp_1_U1272 fadd_32ns_32ns_32_5_full_dsp_1_U948 fadd_32ns_32ns_32_5_full_dsp_1_U988 fadd_32ns_32ns_32_4_no_dsp_1_U1060 fmul_32ns_32ns_32_4_max_dsp_1_U1286 fmul_32ns_32ns_32_4_max_dsp_1_U1273 fmul_32ns_32ns_32_4_max_dsp_1_U1274 fadd_32ns_32ns_32_5_full_dsp_1_U949 fadd_32ns_32ns_32_5_full_dsp_1_U989 fadd_32ns_32ns_32_4_no_dsp_1_U1061 fmul_32ns_32ns_32_4_max_dsp_1_U1287 fmul_32ns_32ns_32_4_max_dsp_1_U1275 fmul_32ns_32ns_32_4_max_dsp_1_U1276 fadd_32ns_32ns_32_5_full_dsp_1_U950 fadd_32ns_32ns_32_5_full_dsp_1_U990 fadd_32ns_32ns_32_4_no_dsp_1_U1062 fmul_32ns_32ns_32_4_max_dsp_1_U1288 fmul_32ns_32ns_32_4_max_dsp_1_U1277 fmul_32ns_32ns_32_4_max_dsp_1_U1278 fadd_32ns_32ns_32_5_full_dsp_1_U951 fadd_32ns_32ns_32_5_full_dsp_1_U991 fadd_32ns_32ns_32_4_no_dsp_1_U1063 fmul_32ns_32ns_32_4_max_dsp_1_U1289 fmul_32ns_32ns_32_4_max_dsp_1_U1279 fmul_32ns_32ns_32_4_max_dsp_1_U1280 fadd_32ns_32ns_32_5_full_dsp_1_U952 fadd_32ns_32ns_32_5_full_dsp_1_U992 fadd_32ns_32ns_32_4_no_dsp_1_U1064 fmul_32ns_32ns_32_4_max_dsp_1_U1290 fmul_32ns_32ns_32_4_max_dsp_1_U1281 fmul_32ns_32ns_32_4_max_dsp_1_U1282 fadd_32ns_32ns_32_5_full_dsp_1_U953 fadd_32ns_32ns_32_5_full_dsp_1_U993 fadd_32ns_32ns_32_4_no_dsp_1_U1065 fmul_32ns_32ns_32_4_max_dsp_1_U1291 fmul_32ns_32ns_32_4_max_dsp_1_U1283 fmul_32ns_32ns_32_4_max_dsp_1_U1284 fadd_32ns_32ns_32_5_full_dsp_1_U954 fadd_32ns_32ns_32_5_full_dsp_1_U994 fadd_32ns_32ns_32_4_no_dsp_1_U1066 fmul_32ns_32ns_32_4_max_dsp_1_U1292 fmul_32ns_32ns_32_4_max_dsp_1_U1285 fmul_32ns_32ns_32_4_max_dsp_1_U1286 fadd_32ns_32ns_32_5_full_dsp_1_U955 fadd_32ns_32ns_32_5_full_dsp_1_U995 fadd_32ns_32ns_32_4_no_dsp_1_U1067 fmul_32ns_32ns_32_4_max_dsp_1_U1293 fmul_32ns_32ns_32_4_max_dsp_1_U1287 fmul_32ns_32ns_32_4_max_dsp_1_U1288 fadd_32ns_32ns_32_5_full_dsp_1_U956 fadd_32ns_32ns_32_5_full_dsp_1_U996 fadd_32ns_32ns_32_4_no_dsp_1_U1068 fmul_32ns_32ns_32_4_max_dsp_1_U1294 fmul_32ns_32ns_32_4_max_dsp_1_U1289 fmul_32ns_32ns_32_4_max_dsp_1_U1290 fadd_32ns_32ns_32_5_full_dsp_1_U957 fadd_32ns_32ns_32_5_full_dsp_1_U997 fadd_32ns_32ns_32_4_no_dsp_1_U1069 fmul_32ns_32ns_32_4_max_dsp_1_U1295 fmul_32ns_32ns_32_4_max_dsp_1_U1291 fmul_32ns_32ns_32_4_max_dsp_1_U1292 fadd_32ns_32ns_32_5_full_dsp_1_U958 fadd_32ns_32ns_32_5_full_dsp_1_U998 fadd_32ns_32ns_32_4_no_dsp_1_U1070 fmul_32ns_32ns_32_4_max_dsp_1_U1296 fmul_32ns_32ns_32_4_max_dsp_1_U1293 fmul_32ns_32ns_32_4_max_dsp_1_U1294 fadd_32ns_32ns_32_5_full_dsp_1_U959 fadd_32ns_32ns_32_5_full_dsp_1_U999 fadd_32ns_32ns_32_4_no_dsp_1_U1071 fmul_32ns_32ns_32_4_max_dsp_1_U1297 fmul_32ns_32ns_32_4_max_dsp_1_U1295 fmul_32ns_32ns_32_4_max_dsp_1_U1296 fadd_32ns_32ns_32_5_full_dsp_1_U960 fadd_32ns_32ns_32_5_full_dsp_1_U1000 fadd_32ns_32ns_32_4_no_dsp_1_U1072 fmul_32ns_32ns_32_4_max_dsp_1_U1298 fmul_32ns_32ns_32_4_max_dsp_1_U1297 fmul_32ns_32ns_32_4_max_dsp_1_U1298 fadd_32ns_32ns_32_5_full_dsp_1_U961 fadd_32ns_32ns_32_5_full_dsp_1_U1001 fadd_32ns_32ns_32_4_no_dsp_1_U1073</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>j_fu_5626_p2 j_23_fu_5632_p2 j_22_fu_5638_p2 j_21_fu_5644_p2 j_20_fu_5650_p2 j_19_fu_5656_p2 j_18_fu_5662_p2 j_17_fu_5668_p2 j_16_fu_5674_p2 j_15_fu_5680_p2 j_14_fu_5686_p2 j_13_fu_5692_p2 j_12_fu_5698_p2 j_11_fu_5704_p2 j_10_fu_5710_p2 j_9_fu_5716_p2 j_8_fu_5722_p2 mul_32ns_34ns_65_1_1_U1858 mul_32ns_34ns_65_1_1_U1859 mul_32ns_34ns_65_1_1_U1860 mul_32ns_34ns_65_1_1_U1861 mul_32ns_34ns_65_1_1_U1862 mul_32ns_34ns_65_1_1_U1863 mul_32ns_34ns_65_1_1_U1864 mul_32ns_34ns_65_1_1_U1865 mul_32ns_34ns_65_1_1_U1866 mul_32ns_34ns_65_1_1_U1867 mul_32ns_34ns_65_1_1_U1868 mul_32ns_34ns_65_1_1_U1869 mul_32ns_34ns_65_1_1_U1870 mul_32ns_34ns_65_1_1_U1871 mul_32ns_34ns_65_1_1_U1872 mul_32ns_34ns_65_1_1_U1873 mul_32ns_34ns_65_1_1_U1874 mul_32ns_34ns_65_1_1_U1875 mul_32ns_34ns_65_1_1_U1876 mul_32ns_34ns_65_1_1_U1877 mul_32ns_34ns_65_1_1_U1878 mul_32ns_34ns_65_1_1_U1879 mul_32ns_34ns_65_1_1_U1880 mul_32ns_34ns_65_1_1_U1881</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT0_level1_Block_entry14_proc_U0</InstName>
                                            <ModuleName>compute_FT0_level1_Block_entry14_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6968</ID>
                                            <BindInstances>add_ln245_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_tmp_FT0_3_U0</InstName>
                                            <ModuleName>write_tmp_FT0_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6974</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_tmp_FT0_3_Pipeline_VITIS_LOOP_548_1_VITIS_LOOP_549_2_fu_1784</InstName>
                                                    <ModuleName>write_tmp_FT0_3_Pipeline_VITIS_LOOP_548_1_VITIS_LOOP_549_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1784</ID>
                                                    <BindInstances>add_ln548_1_fu_1867_p2 add_ln548_fu_1879_p2 add_ln549_fu_3699_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_tmp_FT0_1_U0</InstName>
                                            <ModuleName>write_tmp_FT0_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>7203</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_tmp_FT0_1_Pipeline_VITIS_LOOP_524_1_VITIS_LOOP_525_2_fu_1770</InstName>
                                                    <ModuleName>write_tmp_FT0_1_Pipeline_VITIS_LOOP_524_1_VITIS_LOOP_525_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1770</ID>
                                                    <BindInstances>add_ln524_1_fu_1837_p2 add_ln524_fu_1849_p2 add_ln525_fu_3669_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>tmp_1_0_0_val3_c_U tmp_1_0_0_val3_c12_U tmp_1_0_1_val5_c_U tmp_1_0_1_val5_c13_U tmp_1_0_2_val7_c_U tmp_1_0_2_val7_c14_U tmp_1_0_3_val9_c_U tmp_1_0_3_val9_c15_U tmp_1_0_4_val11_c_U tmp_1_0_4_val11_c16_U tmp_1_0_5_val13_c_U tmp_1_0_5_val13_c17_U tmp_1_0_6_val15_c_U tmp_1_0_6_val15_c18_U tmp_1_0_7_val17_c_U tmp_1_0_7_val17_c19_U tmp_1_0_8_val19_c_U tmp_1_0_8_val19_c20_U tmp_1_0_9_val21_c_U tmp_1_0_9_val21_c21_U tmp_1_0_10_val23_c_U tmp_1_0_10_val23_c22_U tmp_1_0_11_val25_c_U tmp_1_0_11_val25_c23_U tmp_1_0_12_val27_c_U tmp_1_0_12_val27_c24_U tmp_1_0_13_val29_c_U tmp_1_0_13_val29_c25_U tmp_1_0_14_val31_c_U tmp_1_0_14_val31_c26_U tmp_1_0_15_val33_c_U tmp_1_0_15_val33_c27_U tmp_1_0_16_val35_c_U tmp_1_0_16_val35_c28_U tmp_1_0_17_val37_c_U tmp_1_0_17_val37_c29_U tmp_1_0_18_val39_c_U tmp_1_0_18_val39_c30_U tmp_1_0_19_val41_c_U tmp_1_0_19_val41_c31_U tmp_1_0_20_val43_c_U tmp_1_0_20_val43_c32_U tmp_1_0_21_val45_c_U tmp_1_0_21_val45_c33_U tmp_1_0_22_val47_c_U tmp_1_0_22_val47_c34_U tmp_1_0_23_val49_c_U tmp_1_0_23_val49_c35_U tmp_1_1_0_val51_c_U tmp_1_1_0_val51_c36_U tmp_1_1_1_val53_c_U tmp_1_1_1_val53_c37_U tmp_1_1_2_val55_c_U tmp_1_1_2_val55_c38_U tmp_1_1_3_val57_c_U tmp_1_1_3_val57_c39_U tmp_1_1_4_val59_c_U tmp_1_1_4_val59_c40_U tmp_1_1_5_val61_c_U tmp_1_1_5_val61_c41_U tmp_1_1_6_val63_c_U tmp_1_1_6_val63_c42_U tmp_1_1_7_val65_c_U tmp_1_1_7_val65_c43_U tmp_1_1_8_val67_c_U tmp_1_1_8_val67_c44_U tmp_1_1_9_val69_c_U tmp_1_1_9_val69_c45_U tmp_1_1_10_val71_c_U tmp_1_1_10_val71_c46_U tmp_1_1_11_val73_c_U tmp_1_1_11_val73_c47_U tmp_1_1_12_val75_c_U tmp_1_1_12_val75_c48_U tmp_1_1_13_val77_c_U tmp_1_1_13_val77_c49_U tmp_1_1_14_val79_c_U tmp_1_1_14_val79_c50_U tmp_1_1_15_val81_c_U tmp_1_1_15_val81_c51_U tmp_1_1_16_val83_c_U tmp_1_1_16_val83_c52_U tmp_1_1_17_val85_c_U tmp_1_1_17_val85_c53_U tmp_1_1_18_val87_c_U tmp_1_1_18_val87_c54_U tmp_1_1_19_val89_c_U tmp_1_1_19_val89_c55_U tmp_1_1_20_val91_c_U tmp_1_1_20_val91_c56_U tmp_1_1_21_val93_c_U tmp_1_1_21_val93_c57_U tmp_1_1_22_val95_c_U tmp_1_1_22_val95_c58_U tmp_1_1_23_val97_c_U tmp_1_1_23_val97_c59_U tmp_1_2_0_val99_c_U tmp_1_2_0_val99_c60_U tmp_1_2_1_val101_c_U tmp_1_2_1_val101_c61_U tmp_1_2_2_val103_c_U tmp_1_2_2_val103_c62_U tmp_1_2_3_val105_c_U tmp_1_2_3_val105_c63_U tmp_1_2_4_val107_c_U tmp_1_2_4_val107_c64_U tmp_1_2_5_val109_c_U tmp_1_2_5_val109_c65_U tmp_1_2_6_val111_c_U tmp_1_2_6_val111_c66_U tmp_1_2_7_val113_c_U tmp_1_2_7_val113_c67_U tmp_1_2_8_val115_c_U tmp_1_2_8_val115_c68_U tmp_1_2_9_val117_c_U tmp_1_2_9_val117_c69_U tmp_1_2_10_val119_c_U tmp_1_2_10_val119_c70_U tmp_1_2_11_val121_c_U tmp_1_2_11_val121_c71_U tmp_1_2_12_val123_c_U tmp_1_2_12_val123_c72_U tmp_1_2_13_val125_c_U tmp_1_2_13_val125_c73_U tmp_1_2_14_val127_c_U tmp_1_2_14_val127_c74_U tmp_1_2_15_val129_c_U tmp_1_2_15_val129_c75_U tmp_1_2_16_val131_c_U tmp_1_2_16_val131_c76_U tmp_1_2_17_val133_c_U tmp_1_2_17_val133_c77_U tmp_1_2_18_val135_c_U tmp_1_2_18_val135_c78_U tmp_1_2_19_val137_c_U tmp_1_2_19_val137_c79_U tmp_1_2_20_val139_c_U tmp_1_2_20_val139_c80_U tmp_1_2_21_val141_c_U tmp_1_2_21_val141_c81_U tmp_1_2_22_val143_c_U tmp_1_2_22_val143_c82_U tmp_1_2_23_val145_c_U tmp_1_2_23_val145_c83_U tmp_1_3_0_val147_c_U tmp_1_3_0_val147_c84_U tmp_1_3_1_val149_c_U tmp_1_3_1_val149_c85_U tmp_1_3_2_val151_c_U tmp_1_3_2_val151_c86_U tmp_1_3_3_val153_c_U tmp_1_3_3_val153_c87_U tmp_1_3_4_val155_c_U tmp_1_3_4_val155_c88_U tmp_1_3_5_val157_c_U tmp_1_3_5_val157_c89_U tmp_1_3_6_val159_c_U tmp_1_3_6_val159_c90_U tmp_1_3_7_val161_c_U tmp_1_3_7_val161_c91_U tmp_1_3_8_val163_c_U tmp_1_3_8_val163_c92_U tmp_1_3_9_val165_c_U tmp_1_3_9_val165_c93_U tmp_1_3_10_val167_c_U tmp_1_3_10_val167_c94_U tmp_1_3_11_val169_c_U tmp_1_3_11_val169_c95_U tmp_1_3_12_val171_c_U tmp_1_3_12_val171_c96_U tmp_1_3_13_val173_c_U tmp_1_3_13_val173_c97_U tmp_1_3_14_val175_c_U tmp_1_3_14_val175_c98_U tmp_1_3_15_val177_c_U tmp_1_3_15_val177_c99_U tmp_1_3_16_val179_c_U tmp_1_3_16_val179_c100_U tmp_1_3_17_val181_c_U tmp_1_3_17_val181_c101_U tmp_1_3_18_val183_c_U tmp_1_3_18_val183_c102_U tmp_1_3_19_val185_c_U tmp_1_3_19_val185_c103_U tmp_1_3_20_val187_c_U tmp_1_3_20_val187_c104_U tmp_1_3_21_val189_c_U tmp_1_3_21_val189_c105_U tmp_1_3_22_val191_c_U tmp_1_3_22_val191_c106_U tmp_1_3_23_val193_c_U tmp_1_3_23_val193_c107_U tmp_1_4_0_val195_c_U tmp_1_4_0_val195_c108_U tmp_1_4_1_val197_c_U tmp_1_4_1_val197_c109_U tmp_1_4_2_val199_c_U tmp_1_4_2_val199_c110_U tmp_1_4_3_val201_c_U tmp_1_4_3_val201_c111_U tmp_1_4_4_val203_c_U tmp_1_4_4_val203_c112_U tmp_1_4_5_val205_c_U tmp_1_4_5_val205_c113_U tmp_1_4_6_val207_c_U tmp_1_4_6_val207_c114_U tmp_1_4_7_val209_c_U tmp_1_4_7_val209_c115_U tmp_1_4_8_val211_c_U tmp_1_4_8_val211_c116_U tmp_1_4_9_val213_c_U tmp_1_4_9_val213_c117_U tmp_1_4_10_val215_c_U tmp_1_4_10_val215_c118_U tmp_1_4_11_val217_c_U tmp_1_4_11_val217_c119_U tmp_1_4_12_val219_c_U tmp_1_4_12_val219_c120_U tmp_1_4_13_val221_c_U tmp_1_4_13_val221_c121_U tmp_1_4_14_val223_c_U tmp_1_4_14_val223_c122_U tmp_1_4_15_val225_c_U tmp_1_4_15_val225_c123_U tmp_1_4_16_val227_c_U tmp_1_4_16_val227_c124_U tmp_1_4_17_val229_c_U tmp_1_4_17_val229_c125_U tmp_1_4_18_val231_c_U tmp_1_4_18_val231_c126_U tmp_1_4_19_val233_c_U tmp_1_4_19_val233_c127_U tmp_1_4_20_val235_c_U tmp_1_4_20_val235_c128_U tmp_1_4_21_val237_c_U tmp_1_4_21_val237_c129_U tmp_1_4_22_val239_c_U tmp_1_4_22_val239_c130_U tmp_1_4_23_val241_c_U tmp_1_4_23_val241_c131_U tmp_1_5_0_val243_c_U tmp_1_5_0_val243_c132_U tmp_1_5_1_val245_c_U tmp_1_5_1_val245_c133_U tmp_1_5_2_val247_c_U tmp_1_5_2_val247_c134_U tmp_1_5_3_val249_c_U tmp_1_5_3_val249_c135_U tmp_1_5_4_val251_c_U tmp_1_5_4_val251_c136_U tmp_1_5_5_val253_c_U tmp_1_5_5_val253_c137_U tmp_1_5_6_val255_c_U tmp_1_5_6_val255_c138_U tmp_1_5_7_val257_c_U tmp_1_5_7_val257_c139_U tmp_1_5_8_val259_c_U tmp_1_5_8_val259_c140_U tmp_1_5_9_val261_c_U tmp_1_5_9_val261_c141_U tmp_1_5_10_val263_c_U tmp_1_5_10_val263_c142_U tmp_1_5_11_val265_c_U tmp_1_5_11_val265_c143_U tmp_1_5_12_val267_c_U tmp_1_5_12_val267_c144_U tmp_1_5_13_val269_c_U tmp_1_5_13_val269_c145_U tmp_1_5_14_val271_c_U tmp_1_5_14_val271_c146_U tmp_1_5_15_val273_c_U tmp_1_5_15_val273_c147_U tmp_1_5_16_val275_c_U tmp_1_5_16_val275_c148_U tmp_1_5_17_val277_c_U tmp_1_5_17_val277_c149_U tmp_1_5_18_val279_c_U tmp_1_5_18_val279_c150_U tmp_1_5_19_val281_c_U tmp_1_5_19_val281_c151_U tmp_1_5_20_val283_c_U tmp_1_5_20_val283_c152_U tmp_1_5_21_val285_c_U tmp_1_5_21_val285_c153_U tmp_1_5_22_val287_c_U tmp_1_5_22_val287_c154_U tmp_1_5_23_val289_c_U tmp_1_5_23_val289_c155_U tmp_1_6_0_val291_c_U tmp_1_6_0_val291_c156_U tmp_1_6_1_val293_c_U tmp_1_6_1_val293_c157_U tmp_1_6_2_val295_c_U tmp_1_6_2_val295_c158_U tmp_1_6_3_val297_c_U tmp_1_6_3_val297_c159_U tmp_1_6_4_val299_c_U tmp_1_6_4_val299_c160_U tmp_1_6_5_val301_c_U tmp_1_6_5_val301_c161_U tmp_1_6_6_val303_c_U tmp_1_6_6_val303_c162_U tmp_1_6_7_val305_c_U tmp_1_6_7_val305_c163_U tmp_1_6_8_val307_c_U tmp_1_6_8_val307_c164_U tmp_1_6_9_val309_c_U tmp_1_6_9_val309_c165_U tmp_1_6_10_val311_c_U tmp_1_6_10_val311_c166_U tmp_1_6_11_val313_c_U tmp_1_6_11_val313_c167_U tmp_1_6_12_val315_c_U tmp_1_6_12_val315_c168_U tmp_1_6_13_val317_c_U tmp_1_6_13_val317_c169_U tmp_1_6_14_val319_c_U tmp_1_6_14_val319_c170_U tmp_1_6_15_val321_c_U tmp_1_6_15_val321_c171_U tmp_1_6_16_val323_c_U tmp_1_6_16_val323_c172_U tmp_1_6_17_val325_c_U tmp_1_6_17_val325_c173_U tmp_1_6_18_val327_c_U tmp_1_6_18_val327_c174_U tmp_1_6_19_val329_c_U tmp_1_6_19_val329_c175_U tmp_1_6_20_val331_c_U tmp_1_6_20_val331_c176_U tmp_1_6_21_val333_c_U tmp_1_6_21_val333_c177_U tmp_1_6_22_val335_c_U tmp_1_6_22_val335_c178_U tmp_1_6_23_val337_c_U tmp_1_6_23_val337_c179_U tmp_1_7_0_val339_c_U tmp_1_7_0_val339_c180_U tmp_1_7_1_val341_c_U tmp_1_7_1_val341_c181_U tmp_1_7_2_val343_c_U tmp_1_7_2_val343_c182_U tmp_1_7_3_val345_c_U tmp_1_7_3_val345_c183_U tmp_1_7_4_val347_c_U tmp_1_7_4_val347_c184_U tmp_1_7_5_val349_c_U tmp_1_7_5_val349_c185_U tmp_1_7_6_val351_c_U tmp_1_7_6_val351_c186_U tmp_1_7_7_val353_c_U tmp_1_7_7_val353_c187_U tmp_1_7_8_val355_c_U tmp_1_7_8_val355_c188_U tmp_1_7_9_val357_c_U tmp_1_7_9_val357_c189_U tmp_1_7_10_val359_c_U tmp_1_7_10_val359_c190_U tmp_1_7_11_val361_c_U tmp_1_7_11_val361_c191_U tmp_1_7_12_val363_c_U tmp_1_7_12_val363_c192_U tmp_1_7_13_val365_c_U tmp_1_7_13_val365_c193_U tmp_1_7_14_val367_c_U tmp_1_7_14_val367_c194_U tmp_1_7_15_val369_c_U tmp_1_7_15_val369_c195_U tmp_1_7_16_val371_c_U tmp_1_7_16_val371_c196_U tmp_1_7_17_val373_c_U tmp_1_7_17_val373_c197_U tmp_1_7_18_val375_c_U tmp_1_7_18_val375_c198_U tmp_1_7_19_val377_c_U tmp_1_7_19_val377_c199_U tmp_1_7_20_val379_c_U tmp_1_7_20_val379_c200_U tmp_1_7_21_val381_c_U tmp_1_7_21_val381_c201_U tmp_1_7_22_val383_c_U tmp_1_7_22_val383_c202_U tmp_1_7_23_val385_c_U tmp_1_7_23_val385_c203_U tmp_1_8_0_val387_c_U tmp_1_8_0_val387_c204_U tmp_1_8_1_val389_c_U tmp_1_8_1_val389_c205_U tmp_1_8_2_val391_c_U tmp_1_8_2_val391_c206_U tmp_1_8_3_val393_c_U tmp_1_8_3_val393_c207_U tmp_1_8_4_val395_c_U tmp_1_8_4_val395_c208_U tmp_1_8_5_val397_c_U tmp_1_8_5_val397_c209_U tmp_1_8_6_val399_c_U tmp_1_8_6_val399_c210_U tmp_1_8_7_val401_c_U tmp_1_8_7_val401_c211_U tmp_1_8_8_val403_c_U tmp_1_8_8_val403_c212_U tmp_1_8_9_val405_c_U tmp_1_8_9_val405_c213_U tmp_1_8_10_val407_c_U tmp_1_8_10_val407_c214_U tmp_1_8_11_val409_c_U tmp_1_8_11_val409_c215_U tmp_1_8_12_val411_c_U tmp_1_8_12_val411_c216_U tmp_1_8_13_val413_c_U tmp_1_8_13_val413_c217_U tmp_1_8_14_val415_c_U tmp_1_8_14_val415_c218_U tmp_1_8_15_val417_c_U tmp_1_8_15_val417_c219_U tmp_1_8_16_val419_c_U tmp_1_8_16_val419_c220_U tmp_1_8_17_val421_c_U tmp_1_8_17_val421_c221_U tmp_1_8_18_val423_c_U tmp_1_8_18_val423_c222_U tmp_1_8_19_val425_c_U tmp_1_8_19_val425_c223_U tmp_1_8_20_val427_c_U tmp_1_8_20_val427_c224_U tmp_1_8_21_val429_c_U tmp_1_8_21_val429_c225_U tmp_1_8_22_val431_c_U tmp_1_8_22_val431_c226_U tmp_1_8_23_val433_c_U tmp_1_8_23_val433_c227_U add_ln245_loc_c_channel_U add_ln245_loc_c228_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_tmp_FT0_2_fu_2640</InstName>
                                    <ModuleName>write_tmp_FT0_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2640</ID>
                                    <BindInstances>add_ln548_2_fu_1867_p2 add_ln548_fu_1879_p2 add_ln549_fu_3699_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_tmp_FT0_fu_2868</InstName>
                                    <ModuleName>write_tmp_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2868</ID>
                                    <BindInstances>add_ln524_2_fu_1837_p2 add_ln524_fu_1849_p2 add_ln525_fu_3669_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>j0_2_fu_5912_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U A_0_12_U A_0_13_U A_0_14_U A_0_15_U A_0_16_U A_0_17_U A_0_18_U A_0_19_U A_0_20_U A_0_21_U A_0_22_U A_0_23_U A_0_24_U A_0_25_U A_0_26_U A_1_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U A_1_12_U A_1_13_U A_1_14_U A_1_15_U A_1_16_U A_1_17_U A_1_18_U A_1_19_U A_1_20_U A_1_21_U A_1_22_U A_1_23_U A_1_24_U A_1_25_U A_1_26_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U B_16_U B_17_U B_18_U B_19_U B_20_U B_21_U B_22_U B_23_U B_24_U B_25_U B_26_U B_27_U B_28_U B_29_U B_30_U B_31_U B_32_U B_33_U B_34_U B_35_U B_36_U B_37_U B_38_U B_39_U B_40_U B_41_U B_42_U B_43_U B_44_U B_45_U B_46_U B_47_U B_48_U B_49_U B_50_U B_51_U B_52_U B_53_U B_54_U B_55_U B_56_U B_57_U B_58_U B_59_U B_60_U B_61_U B_62_U B_63_U B_64_U B_65_U B_66_U B_67_U B_68_U B_69_U B_70_U B_71_U i0_2_fu_926_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vD_for_task2_U0</InstName>
                    <ModuleName>store_vD_for_task2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>348</ID>
                    <BindInstances>add_ln184_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vtmp_for_task1_U0</InstName>
                    <ModuleName>store_vtmp_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>363</ID>
                    <BindInstances>add_ln140_fu_140_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>alpha_c_U vtmp_for_task1_c_U fifo_A_from_off_chip_to_S1_U fifo_B_from_off_chip_to_S1_U fifo_tmp_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vB_for_task1_m_axi_U kernel_vC_for_task3_m_axi_U kernel_vD_for_task2_m_axi_U kernel_vtmp_for_task1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry1_proc1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.090 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.090 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.090 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:622</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vC_for_task3</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2763</Best-caseLatency>
                    <Average-caseLatency>2763</Average-caseLatency>
                    <Worst-caseLatency>2763</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.558 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.558 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.558 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2763</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2688</TripCount>
                        <Latency>2761</Latency>
                        <AbsoluteTimeLatency>12.549 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_149_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.790 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.790 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>11.781 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_119_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vB_for_task1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.790 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.790 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>11.781 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vD_for_task2</Name>
            <Loops>
                <VITIS_LOOP_126_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9975</Best-caseLatency>
                    <Average-caseLatency>9975</Average-caseLatency>
                    <Worst-caseLatency>9975</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.336 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.336 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.336 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9975</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_126_1>
                        <Name>VITIS_LOOP_126_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9900</TripCount>
                        <Latency>9973</Latency>
                        <AbsoluteTimeLatency>45.327 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_126_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_126_1>
                            <Name>VITIS_LOOP_126_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126</SourceLocation>
                        </VITIS_LOOP_126_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_149_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_B_FT0</Name>
            <Loops>
                <VITIS_LOOP_328_1_VITIS_LOOP_329_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.281</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2532</Best-caseLatency>
                    <Average-caseLatency>2532</Average-caseLatency>
                    <Worst-caseLatency>2532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.508 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.508 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.508 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_328_1_VITIS_LOOP_329_2>
                        <Name>VITIS_LOOP_328_1_VITIS_LOOP_329_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2530</Latency>
                        <AbsoluteTimeLatency>11.499 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_328_1_VITIS_LOOP_329_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:329</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_328_1_VITIS_LOOP_329_2>
                            <Name>VITIS_LOOP_328_1_VITIS_LOOP_329_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:328</SourceLocation>
                        </VITIS_LOOP_328_1_VITIS_LOOP_329_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>636</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13578</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_9962_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_9974_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U41" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U44" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_10463_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:332" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U45" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_11922_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U46" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_12007_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U47" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_12092_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U48" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_12177_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U49" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_12262_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U50" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_12347_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U51" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_12432_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U52" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_12517_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U53" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_12602_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U54" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:342" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_12687_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:342" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U55" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_12772_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U56" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_12857_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U57" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_12942_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U58" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:346" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_13027_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:346" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U59" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_13112_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_1_VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_10034_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln329"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2</Name>
            <Loops>
                <VITIS_LOOP_400_1_VITIS_LOOP_401_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.797</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>390</Best-caseLatency>
                    <Average-caseLatency>390</Average-caseLatency>
                    <Worst-caseLatency>390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.773 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.773 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.773 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>390</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_400_1_VITIS_LOOP_401_2>
                        <Name>VITIS_LOOP_400_1_VITIS_LOOP_401_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>126</TripCount>
                        <Latency>388</Latency>
                        <AbsoluteTimeLatency>1.763 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_400_1_VITIS_LOOP_401_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:401</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_400_1_VITIS_LOOP_401_2>
                            <Name>VITIS_LOOP_400_1_VITIS_LOOP_401_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:400</SourceLocation>
                        </VITIS_LOOP_400_1_VITIS_LOOP_401_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>986</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7201</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_1_fu_3955_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln400_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_4003_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U137" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U138" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:407" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U139" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U140" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U141" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U142" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:415" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U143" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U144" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:419" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U145" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:421" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U146" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:423" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U147" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:425" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U148" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U149" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:429" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U150" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U151" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:433" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U152" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:435" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_3984_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.797</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>196</Average-caseLatency>
                    <Worst-caseLatency>391</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.891 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.777 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:397</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>990</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7238</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3899</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra_Pipeline_VITIS_LOOP_308_1</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>236</Best-caseLatency>
                    <Average-caseLatency>236</Average-caseLatency>
                    <Worst-caseLatency>236</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.073 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.073 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.073 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>236</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>70</TripCount>
                        <Latency>234</Latency>
                        <AbsoluteTimeLatency>1.064 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:308</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_308_1>
                            <Name>VITIS_LOOP_308_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:308</SourceLocation>
                        </VITIS_LOOP_308_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>963</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>136957</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>104926</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_9146_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_fu_9191_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_1_fu_9204_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_2_fu_9217_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_3_fu_9230_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_4_fu_9243_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_5_fu_9256_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_6_fu_9269_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_7_fu_9282_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_8_fu_9295_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_9_fu_9308_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_10_fu_9321_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_11_fu_9334_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_12_fu_9347_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_13_fu_9360_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_14_fu_9373_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_15_fu_9386_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_16_fu_9399_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_17_fu_9412_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_18_fu_9425_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_19_fu_9438_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_20_fu_9451_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_21_fu_9464_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_22_fu_9477_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_23_fu_9490_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1074" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1074" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1075" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1074" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1076" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1075" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1002" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1075" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1076" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1077" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1003" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1148_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1076" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1078" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1079" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2159_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1004" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2160_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1077" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1080" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1081" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1005" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3172_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1078" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1082" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1083" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1006" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4184_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1079" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1084" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1085" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5195_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1007" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5196_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1080" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1086" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6207_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1087" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6207_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1008" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6208_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1081" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1088" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7219_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1089" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7219_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1009" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7220_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1082" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1090" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1091" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1010" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8232_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1083" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1092" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1093" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1011" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1084" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1094" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1095" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1012" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1085" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1096" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1097" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1013" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1086" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1098" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1099" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1014" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1087" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1100" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1101" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1015" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1088" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1102" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1103" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1016" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1089" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1104" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1105" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1017" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1090" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1106" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1107" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1018" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1091" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1108" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1109" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1019" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1101" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1110" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1111" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1020" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1102" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1112" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1113" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1021" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1103" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1114" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1115" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1022" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1104" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1116" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1117" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1023" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1105" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1118" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1119" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1024" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1106" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1120" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1121" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1025" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1077" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1107" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1078" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1122" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1079" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1123" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1026" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1108" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1124" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1125" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1027" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1109" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1126" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1127" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1028" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1110" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1128" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1129" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1029" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1111" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1130" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1131" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1030" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1112" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1132" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1133" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1031" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1113" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1134" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1135" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1032" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1114" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1136" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1137" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1033" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1115" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1138" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1139" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1034" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1116" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1140" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1141" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1035" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1117" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1142" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1143" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1036" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1118" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1144" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1145" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1037" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1119" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1146" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1147" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1038" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1120" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1148" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1149" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1039" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1121" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1150" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1151" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1040" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1122" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1152" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1153" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1041" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1123" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1154" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1155" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1042" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1124" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1156" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1157" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1043" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1125" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1158" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1159" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1044" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1126" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1160" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1161" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1045" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1127" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1162" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1163" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1046" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1128" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1164" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1165" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1047" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1129" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1166" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1167" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1048" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1130" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1168" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1169" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1049" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1080" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1131" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1081" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1170" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1082" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1171" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1050" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1132" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1172" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1173" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1051" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1133" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1174" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1175" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1052" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1134" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1176" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1177" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1053" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1135" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1178" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1179" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1054" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1136" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1180" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1181" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1055" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1137" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1182" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1183" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1056" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1138" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1184" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1185" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1057" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1139" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1186" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1187" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1058" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1140" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1188" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1189" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1059" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1141" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1190" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1191" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1060" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1142" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1192" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1193" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1061" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1143" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1194" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1195" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1062" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1144" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1196" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1197" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U919" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U919" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1063" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1145" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1198" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1199" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U920" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U920" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1064" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1146" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1200" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1201" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U921" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U921" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1065" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1147" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1202" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1203" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U922" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U922" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1066" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1148" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U923" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U923" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1067" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1149" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U924" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U924" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1068" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1150" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U925" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U925" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1069" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1151" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U926" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U926" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1070" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1152" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U927" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U927" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1071" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1153" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U928" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U928" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1072" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1154" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U929" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U929" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1073" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1083" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1155" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1084" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1085" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U930" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U930" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1002" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1156" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U931" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U931" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1003" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1157" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U932" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U932" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1004" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1158" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U933" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U933" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1005" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1159" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U934" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U934" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1006" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1160" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U935" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U935" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1007" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1161" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U936" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U936" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1008" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1162" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U937" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U937" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1009" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1163" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U938" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U938" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1010" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1164" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U939" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U939" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1011" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1165" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U940" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U940" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1012" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1166" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U941" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U941" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1013" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1167" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U942" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U942" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1014" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1168" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U943" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U943" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1015" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1169" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U944" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U944" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1016" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1170" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U945" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U945" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1017" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1171" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U946" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U946" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1018" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1172" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U947" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U947" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1019" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1173" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U948" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U948" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1020" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1174" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U949" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U949" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1021" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1175" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U950" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U950" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1022" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1176" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U951" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U951" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1023" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1177" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U952" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U952" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1024" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1178" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U953" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U953" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1025" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1086" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1179" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1087" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1088" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U954" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U954" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1026" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1180" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U955" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U955" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1027" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1181" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U956" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U956" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1028" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1182" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U957" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U957" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1029" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1183" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U958" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U958" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1030" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1184" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U959" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U959" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1031" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1185" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U960" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U960" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1032" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1186" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U961" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U961" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1033" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1187" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U962" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U962" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1034" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1188" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U963" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U963" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1035" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1189" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U964" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U964" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1036" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1190" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U965" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U965" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1037" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1191" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U966" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U966" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1038" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1192" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U967" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U967" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1039" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1193" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U968" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U968" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1040" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1194" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U969" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U969" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1041" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1195" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1092" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U970" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1042" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1196" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1093" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1094" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U971" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1043" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1197" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1095" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1096" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U972" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1044" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1198" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1097" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1098" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U973" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1045" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1199" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1099" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1100" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U974" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1046" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1200" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1101" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1102" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U975" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1047" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1201" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1103" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1104" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U976" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1048" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1202" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1105" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1106" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U977" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1049" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1089" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1203" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1090" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1107" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1091" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1108" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U978" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1050" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1109" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1110" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U979" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1051" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1111" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1112" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U980" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1052" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1113" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1114" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U981" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1053" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1115" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1116" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U982" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1054" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1117" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1118" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U983" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1055" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1119" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1120" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U984" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1056" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1121" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1122" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U985" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1057" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1123" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1124" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U986" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1058" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1125" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1126" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U987" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1059" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1127" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1128" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U988" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1060" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1129" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1130" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U989" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1061" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1131" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1132" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U990" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1062" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1133" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1134" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U991" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1063" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1135" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1136" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U992" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1064" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1137" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1138" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U993" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1065" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1139" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1140" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U994" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1066" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1141" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1142" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U995" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1067" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1143" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1144" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U996" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1068" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1145" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1146" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U997" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1069" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1147" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1148" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U998" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1070" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1149" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1150" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U999" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1071" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1151" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1152" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1000" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1072" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1153" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1154" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1001" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1073" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1092" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1093" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1155" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1094" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1156" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U962" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1002" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1157" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1158" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U963" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1003" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1159" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1160" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U964" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1004" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1161" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1162" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U965" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1005" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1163" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1164" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U966" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1006" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1165" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1166" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U967" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1007" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1167" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1168" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U968" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1008" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1169" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1170" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U969" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1009" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1171" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1172" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U970" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1010" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1173" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1174" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U971" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1011" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1175" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1176" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U972" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1012" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1177" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1178" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U973" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1013" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1179" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1180" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U974" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1014" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1181" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1182" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U975" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1015" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1183" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1184" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U976" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1016" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1185" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1186" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U977" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1017" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1187" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1188" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U978" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1018" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1189" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1190" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U979" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1019" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1191" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1192" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U980" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1020" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1193" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1194" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U981" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1021" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1195" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1196" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U982" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1022" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1197" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1198" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U983" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1023" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1199" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1200" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U984" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1024" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1201" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1202" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U985" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1025" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1095" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1096" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1203" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1097" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U986" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1026" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U987" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1027" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U988" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1028" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U989" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1029" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U990" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1030" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U919" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U991" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1031" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U920" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U992" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1032" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U921" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U993" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1033" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U922" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U994" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1034" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U923" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U995" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1035" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U924" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U996" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1036" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U925" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U997" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1037" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U926" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U998" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1038" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U927" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U999" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1039" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U928" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1000" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1040" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U929" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1001" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1041" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U930" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U970" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1042" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U931" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U971" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1043" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U932" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U972" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1044" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U933" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U973" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1045" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U934" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U974" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1046" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U935" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U975" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1047" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U936" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U976" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1048" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U937" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U977" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1049" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1098" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1099" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1100" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U938" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U978" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1050" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U939" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U979" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1051" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U940" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U980" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1052" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U941" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U981" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1053" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U942" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U982" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1054" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U943" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U983" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1055" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U944" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U984" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1056" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U945" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U985" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1057" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U946" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U986" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1058" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U947" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U987" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1059" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U948" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U988" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1060" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U949" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U989" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1061" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U950" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U990" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1062" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U951" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U991" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1063" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U952" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U992" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1064" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U953" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U993" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1065" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U954" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U994" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1066" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U955" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U995" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1067" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U956" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U996" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1068" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U957" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U997" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1069" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U958" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U998" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1070" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U959" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U999" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1071" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U960" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1000" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1072" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U961" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1001" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_308_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1073" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_23_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240</Best-caseLatency>
                    <Average-caseLatency>240</Average-caseLatency>
                    <Worst-caseLatency>240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.091 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.091 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.091 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>240</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:308</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1059</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>144218</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>107775</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_5626_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_23_fu_5632_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_22_fu_5638_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_21_fu_5644_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_20_fu_5650_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_19_fu_5656_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_18_fu_5662_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_17_fu_5668_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_16_fu_5674_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_15_fu_5680_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_14_fu_5686_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_13_fu_5692_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_5698_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_5704_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_10_fu_5710_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_5716_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_8_fu_5722_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="j_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1858" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1859" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1860" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1861" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1862" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1863" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1864" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1865" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1866" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1867" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1868" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1869" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1870" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1871" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1872" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1873" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1874" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1875" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1876" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1877" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1878" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1879" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1880" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1881" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level1_Block_entry14_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.572</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:245</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_18_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_3_Pipeline_VITIS_LOOP_548_1_VITIS_LOOP_549_2</Name>
            <Loops>
                <VITIS_LOOP_548_1_VITIS_LOOP_549_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                        <Name>VITIS_LOOP_548_1_VITIS_LOOP_549_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>27</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:549~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:245</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                            <Name>VITIS_LOOP_548_1_VITIS_LOOP_549_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:245</SourceLocation>
                        </VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1556</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln548_1_fu_1867_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln548_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln548_fu_1879_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_fu_3699_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.502</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.720 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:545~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:245</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7190</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3529</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_tmp_FT0_1_Pipeline_VITIS_LOOP_524_1_VITIS_LOOP_525_2</Name>
            <Loops>
                <VITIS_LOOP_524_1_VITIS_LOOP_525_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                        <Name>VITIS_LOOP_524_1_VITIS_LOOP_525_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>27</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:525~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:246</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                            <Name>VITIS_LOOP_524_1_VITIS_LOOP_525_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:246</SourceLocation>
                        </VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1554</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_1_fu_1837_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_1849_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_3669_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.502</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.720 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:521~/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:246</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7190</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3534</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240</Best-caseLatency>
                    <Average-caseLatency>240</Average-caseLatency>
                    <Worst-caseLatency>240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.091 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.091 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.091 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>241</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>241</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1059</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>160817</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>130115</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_0_val3_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_0_val3_c12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_0_val3_c12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_1_val5_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_1_val5_c13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_1_val5_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_2_val7_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_2_val7_c14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_2_val7_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_3_val9_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_3_val9_c15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_3_val9_c15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_4_val11_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_4_val11_c16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_4_val11_c16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_5_val13_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_5_val13_c17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_5_val13_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_6_val15_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_6_val15_c18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_6_val15_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_7_val17_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_7_val17_c19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_7_val17_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_8_val19_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_8_val19_c20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_8_val19_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_9_val21_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_9_val21_c21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_9_val21_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_10_val23_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_10_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_10_val23_c22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_10_val23_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_11_val25_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_11_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_11_val25_c23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_11_val25_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_12_val27_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_12_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_12_val27_c24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_12_val27_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_13_val29_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_13_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_13_val29_c25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_13_val29_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_14_val31_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_14_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_14_val31_c26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_14_val31_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_15_val33_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_15_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_15_val33_c27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_15_val33_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_16_val35_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_16_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_16_val35_c28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_16_val35_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_17_val37_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_17_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_17_val37_c29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_17_val37_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_18_val39_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_18_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_18_val39_c30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_18_val39_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_19_val41_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_19_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_19_val41_c31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_19_val41_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_20_val43_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_20_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_20_val43_c32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_20_val43_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_21_val45_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_21_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_21_val45_c33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_21_val45_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_22_val47_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_22_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_22_val47_c34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_22_val47_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_23_val49_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_23_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_23_val49_c35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_23_val49_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_0_val51_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_0_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_0_val51_c36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_0_val51_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_1_val53_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_1_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_1_val53_c37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_1_val53_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_2_val55_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_2_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_2_val55_c38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_2_val55_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_3_val57_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_3_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_3_val57_c39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_3_val57_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_4_val59_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_4_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_4_val59_c40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_4_val59_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_5_val61_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_5_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_5_val61_c41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_5_val61_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_6_val63_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_6_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_6_val63_c42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_6_val63_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_7_val65_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_7_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_7_val65_c43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_7_val65_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_8_val67_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_8_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_8_val67_c44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_8_val67_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_9_val69_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_9_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_9_val69_c45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_9_val69_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_10_val71_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_10_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_10_val71_c46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_10_val71_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_11_val73_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_11_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_11_val73_c47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_11_val73_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_12_val75_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_12_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_12_val75_c48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_12_val75_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_13_val77_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_13_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_13_val77_c49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_13_val77_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_14_val79_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_14_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_14_val79_c50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_14_val79_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_15_val81_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_15_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_15_val81_c51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_15_val81_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_16_val83_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_16_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_16_val83_c52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_16_val83_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_17_val85_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_17_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_17_val85_c53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_17_val85_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_18_val87_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_18_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_18_val87_c54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_18_val87_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_19_val89_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_19_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_19_val89_c55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_19_val89_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_20_val91_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_20_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_20_val91_c56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_20_val91_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_21_val93_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_21_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_21_val93_c57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_21_val93_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_22_val95_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_22_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_22_val95_c58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_22_val95_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_23_val97_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_23_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_23_val97_c59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_23_val97_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_0_val99_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_0_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_0_val99_c60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_0_val99_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_1_val101_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_1_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_1_val101_c61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_1_val101_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_2_val103_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_2_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_2_val103_c62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_2_val103_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_3_val105_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_3_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_3_val105_c63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_3_val105_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_4_val107_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_4_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_4_val107_c64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_4_val107_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_5_val109_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_5_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_5_val109_c65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_5_val109_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_6_val111_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_6_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_6_val111_c66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_6_val111_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_7_val113_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_7_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_7_val113_c67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_7_val113_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_8_val115_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_8_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_8_val115_c68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_8_val115_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_9_val117_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_9_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_9_val117_c69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_9_val117_c69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_10_val119_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_10_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_10_val119_c70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_10_val119_c70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_11_val121_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_11_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_11_val121_c71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_11_val121_c71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_12_val123_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_12_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_12_val123_c72_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_12_val123_c72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_13_val125_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_13_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_13_val125_c73_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_13_val125_c73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_14_val127_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_14_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_14_val127_c74_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_14_val127_c74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_15_val129_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_15_val129_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_15_val129_c75_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_15_val129_c75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_16_val131_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_16_val131_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_16_val131_c76_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_16_val131_c76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_17_val133_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_17_val133_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_17_val133_c77_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_17_val133_c77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_18_val135_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_18_val135_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_18_val135_c78_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_18_val135_c78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_19_val137_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_19_val137_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_19_val137_c79_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_19_val137_c79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_20_val139_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_20_val139_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_20_val139_c80_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_20_val139_c80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_21_val141_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_21_val141_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_21_val141_c81_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_21_val141_c81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_22_val143_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_22_val143_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_22_val143_c82_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_22_val143_c82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_23_val145_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_23_val145_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_23_val145_c83_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_23_val145_c83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_0_val147_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_0_val147_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_0_val147_c84_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_0_val147_c84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_1_val149_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_1_val149_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_1_val149_c85_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_1_val149_c85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_2_val151_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_2_val151_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_2_val151_c86_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_2_val151_c86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_3_val153_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_3_val153_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_3_val153_c87_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_3_val153_c87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_4_val155_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_4_val155_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_4_val155_c88_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_4_val155_c88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_5_val157_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_5_val157_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_5_val157_c89_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_5_val157_c89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_6_val159_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_6_val159_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_6_val159_c90_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_6_val159_c90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_7_val161_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_7_val161_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_7_val161_c91_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_7_val161_c91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_8_val163_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_8_val163_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_8_val163_c92_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_8_val163_c92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_9_val165_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_9_val165_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_9_val165_c93_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_9_val165_c93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_10_val167_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_10_val167_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_10_val167_c94_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_10_val167_c94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_11_val169_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_11_val169_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_11_val169_c95_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_11_val169_c95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_12_val171_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_12_val171_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_12_val171_c96_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_12_val171_c96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_13_val173_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_13_val173_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_13_val173_c97_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_13_val173_c97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_14_val175_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_14_val175_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_14_val175_c98_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_14_val175_c98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_15_val177_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_15_val177_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_15_val177_c99_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_15_val177_c99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_16_val179_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_16_val179_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_16_val179_c100_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_16_val179_c100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_17_val181_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_17_val181_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_17_val181_c101_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_17_val181_c101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_18_val183_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_18_val183_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_18_val183_c102_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_18_val183_c102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_19_val185_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_19_val185_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_19_val185_c103_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_19_val185_c103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_20_val187_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_20_val187_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_20_val187_c104_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_20_val187_c104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_21_val189_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_21_val189_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_21_val189_c105_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_21_val189_c105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_22_val191_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_22_val191_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_22_val191_c106_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_22_val191_c106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_23_val193_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_23_val193_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_23_val193_c107_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_23_val193_c107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_0_val195_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_0_val195_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_0_val195_c108_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_0_val195_c108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_1_val197_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_1_val197_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_1_val197_c109_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_1_val197_c109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_2_val199_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_2_val199_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_2_val199_c110_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_2_val199_c110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_3_val201_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_3_val201_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_3_val201_c111_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_3_val201_c111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_4_val203_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_4_val203_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_4_val203_c112_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_4_val203_c112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_5_val205_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_5_val205_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_5_val205_c113_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_5_val205_c113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_6_val207_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_6_val207_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_6_val207_c114_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_6_val207_c114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_7_val209_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_7_val209_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_7_val209_c115_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_7_val209_c115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_8_val211_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_8_val211_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_8_val211_c116_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_8_val211_c116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_9_val213_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_9_val213_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_9_val213_c117_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_9_val213_c117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_10_val215_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_10_val215_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_10_val215_c118_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_10_val215_c118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_11_val217_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_11_val217_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_11_val217_c119_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_11_val217_c119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_12_val219_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_12_val219_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_12_val219_c120_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_12_val219_c120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_13_val221_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_13_val221_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_13_val221_c121_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_13_val221_c121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_14_val223_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_14_val223_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_14_val223_c122_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_14_val223_c122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_15_val225_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_15_val225_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_15_val225_c123_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_15_val225_c123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_16_val227_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_16_val227_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_16_val227_c124_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_16_val227_c124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_17_val229_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_17_val229_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_17_val229_c125_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_17_val229_c125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_18_val231_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_18_val231_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_18_val231_c126_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_18_val231_c126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_19_val233_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_19_val233_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_19_val233_c127_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_19_val233_c127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_20_val235_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_20_val235_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_20_val235_c128_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_20_val235_c128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_21_val237_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_21_val237_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_21_val237_c129_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_21_val237_c129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_22_val239_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_22_val239_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_22_val239_c130_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_22_val239_c130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_23_val241_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_23_val241_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_23_val241_c131_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_23_val241_c131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_0_val243_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_0_val243_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_0_val243_c132_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_0_val243_c132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_1_val245_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_1_val245_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_1_val245_c133_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_1_val245_c133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_2_val247_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_2_val247_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_2_val247_c134_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_2_val247_c134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_3_val249_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_3_val249_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_3_val249_c135_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_3_val249_c135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_4_val251_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_4_val251_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_4_val251_c136_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_4_val251_c136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_5_val253_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_5_val253_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_5_val253_c137_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_5_val253_c137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_6_val255_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_6_val255_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_6_val255_c138_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_6_val255_c138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_7_val257_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_7_val257_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_7_val257_c139_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_7_val257_c139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_8_val259_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_8_val259_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_8_val259_c140_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_8_val259_c140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_9_val261_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_9_val261_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_9_val261_c141_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_9_val261_c141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_10_val263_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_10_val263_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_10_val263_c142_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_10_val263_c142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_11_val265_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_11_val265_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_11_val265_c143_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_11_val265_c143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_12_val267_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_12_val267_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_12_val267_c144_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_12_val267_c144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_13_val269_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_13_val269_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_13_val269_c145_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_13_val269_c145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_14_val271_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_14_val271_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_14_val271_c146_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_14_val271_c146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_15_val273_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_15_val273_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_15_val273_c147_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_15_val273_c147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_16_val275_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_16_val275_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_16_val275_c148_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_16_val275_c148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_17_val277_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_17_val277_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_17_val277_c149_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_17_val277_c149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_18_val279_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_18_val279_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_18_val279_c150_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_18_val279_c150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_19_val281_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_19_val281_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_19_val281_c151_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_19_val281_c151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_20_val283_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_20_val283_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_20_val283_c152_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_20_val283_c152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_21_val285_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_21_val285_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_21_val285_c153_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_21_val285_c153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_22_val287_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_22_val287_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_22_val287_c154_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_22_val287_c154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_23_val289_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_23_val289_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_23_val289_c155_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_23_val289_c155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_0_val291_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_0_val291_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_0_val291_c156_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_0_val291_c156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_1_val293_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_1_val293_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_1_val293_c157_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_1_val293_c157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_2_val295_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_2_val295_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_2_val295_c158_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_2_val295_c158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_3_val297_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_3_val297_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_3_val297_c159_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_3_val297_c159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_4_val299_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_4_val299_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_4_val299_c160_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_4_val299_c160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_5_val301_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_5_val301_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_5_val301_c161_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_5_val301_c161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_6_val303_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_6_val303_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_6_val303_c162_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_6_val303_c162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_7_val305_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_7_val305_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_7_val305_c163_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_7_val305_c163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_8_val307_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_8_val307_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_8_val307_c164_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_8_val307_c164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_9_val309_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_9_val309_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_9_val309_c165_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_9_val309_c165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_10_val311_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_10_val311_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_10_val311_c166_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_10_val311_c166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_11_val313_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_11_val313_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_11_val313_c167_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_11_val313_c167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_12_val315_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_12_val315_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_12_val315_c168_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_12_val315_c168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_13_val317_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_13_val317_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_13_val317_c169_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_13_val317_c169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_14_val319_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_14_val319_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_14_val319_c170_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_14_val319_c170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_15_val321_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_15_val321_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_15_val321_c171_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_15_val321_c171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_16_val323_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_16_val323_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_16_val323_c172_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_16_val323_c172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_17_val325_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_17_val325_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_17_val325_c173_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_17_val325_c173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_18_val327_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_18_val327_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_18_val327_c174_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_18_val327_c174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_19_val329_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_19_val329_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_19_val329_c175_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_19_val329_c175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_20_val331_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_20_val331_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_20_val331_c176_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_20_val331_c176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_21_val333_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_21_val333_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_21_val333_c177_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_21_val333_c177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_22_val335_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_22_val335_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_22_val335_c178_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_22_val335_c178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_23_val337_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_23_val337_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_23_val337_c179_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_23_val337_c179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_0_val339_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_0_val339_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_0_val339_c180_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_0_val339_c180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_1_val341_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_1_val341_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_1_val341_c181_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_1_val341_c181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_2_val343_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_2_val343_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_2_val343_c182_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_2_val343_c182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_3_val345_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_3_val345_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_3_val345_c183_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_3_val345_c183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_4_val347_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_4_val347_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_4_val347_c184_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_4_val347_c184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_5_val349_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_5_val349_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_5_val349_c185_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_5_val349_c185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_6_val351_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_6_val351_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_6_val351_c186_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_6_val351_c186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_7_val353_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_7_val353_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_7_val353_c187_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_7_val353_c187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_8_val355_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_8_val355_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_8_val355_c188_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_8_val355_c188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_9_val357_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_9_val357_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_9_val357_c189_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_9_val357_c189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_10_val359_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_10_val359_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_10_val359_c190_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_10_val359_c190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_11_val361_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_11_val361_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_11_val361_c191_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_11_val361_c191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_12_val363_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_12_val363_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_12_val363_c192_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_12_val363_c192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_13_val365_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_13_val365_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_13_val365_c193_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_13_val365_c193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_14_val367_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_14_val367_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_14_val367_c194_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_14_val367_c194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_15_val369_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_15_val369_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_15_val369_c195_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_15_val369_c195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_16_val371_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_16_val371_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_16_val371_c196_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_16_val371_c196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_17_val373_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_17_val373_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_17_val373_c197_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_17_val373_c197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_18_val375_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_18_val375_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_18_val375_c198_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_18_val375_c198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_19_val377_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_19_val377_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_19_val377_c199_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_19_val377_c199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_20_val379_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_20_val379_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_20_val379_c200_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_20_val379_c200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_21_val381_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_21_val381_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_21_val381_c201_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_21_val381_c201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_22_val383_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_22_val383_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_22_val383_c202_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_22_val383_c202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_23_val385_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_23_val385_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_23_val385_c203_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_23_val385_c203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_0_val387_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_0_val387_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_0_val387_c204_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_0_val387_c204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_1_val389_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_1_val389_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_1_val389_c205_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_1_val389_c205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_2_val391_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_2_val391_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_2_val391_c206_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_2_val391_c206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_3_val393_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_3_val393_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_3_val393_c207_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_3_val393_c207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_4_val395_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_4_val395_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_4_val395_c208_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_4_val395_c208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_5_val397_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_5_val397_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_5_val397_c209_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_5_val397_c209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_6_val399_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_6_val399_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_6_val399_c210_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_6_val399_c210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_7_val401_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_7_val401_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_7_val401_c211_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_7_val401_c211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_8_val403_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_8_val403_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_8_val403_c212_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_8_val403_c212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_9_val405_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_9_val405_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_9_val405_c213_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_9_val405_c213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_10_val407_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_10_val407_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_10_val407_c214_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_10_val407_c214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_11_val409_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_11_val409_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_11_val409_c215_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_11_val409_c215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_12_val411_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_12_val411_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_12_val411_c216_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_12_val411_c216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_13_val413_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_13_val413_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_13_val413_c217_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_13_val413_c217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_14_val415_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_14_val415_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_14_val415_c218_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_14_val415_c218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_15_val417_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_15_val417_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_15_val417_c219_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_15_val417_c219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_16_val419_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_16_val419_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_16_val419_c220_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_16_val419_c220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_17_val421_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_17_val421_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_17_val421_c221_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_17_val421_c221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_18_val423_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_18_val423_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_18_val423_c222_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_18_val423_c222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_19_val425_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_19_val425_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_19_val425_c223_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_19_val425_c223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_20_val427_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_20_val427_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_20_val427_c224_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_20_val427_c224"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_21_val429_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_21_val429_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_21_val429_c225_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_21_val429_c225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_22_val431_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_22_val431_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_22_val431_c226_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_22_val431_c226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_23_val433_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_23_val433_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_23_val433_c227_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_23_val433_c227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln245_loc_c_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="5 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln245_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln245_loc_c228_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:243" STORAGESIZE="5 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln245_loc_c228_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_2</Name>
            <Loops>
                <VITIS_LOOP_548_1_VITIS_LOOP_549_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                        <Name>VITIS_LOOP_548_1_VITIS_LOOP_549_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>27</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:549</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                            <Name>VITIS_LOOP_548_1_VITIS_LOOP_549_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1_VITIS_LOOP_549_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1556</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln548_2_fu_1867_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln548_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln548_fu_1879_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1_VITIS_LOOP_549_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_fu_3699_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0</Name>
            <Loops>
                <VITIS_LOOP_524_1_VITIS_LOOP_525_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                        <Name>VITIS_LOOP_524_1_VITIS_LOOP_525_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>27</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:525</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                            <Name>VITIS_LOOP_524_1_VITIS_LOOP_525_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524</SourceLocation>
                        </VITIS_LOOP_524_1_VITIS_LOOP_525_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1554</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_2_fu_1837_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_1849_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_3669_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level1</Name>
            <Loops>
                <VITIS_LOOP_264_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1976</Best-caseLatency>
                    <Average-caseLatency>1976</Average-caseLatency>
                    <Worst-caseLatency>1976</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.981 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.981 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.981 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1976</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_1>
                        <Name>VITIS_LOOP_264_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>1945</Latency>
                        <AbsoluteTimeLatency>8.840 us</AbsoluteTimeLatency>
                        <IterationLatency>243</IterationLatency>
                        <PipelineDepth>243</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level1_fu_1994</Instance>
                        </InstanceList>
                    </VITIS_LOOP_264_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_264_1>
                            <Name>VITIS_LOOP_264_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:264</SourceLocation>
                        </VITIS_LOOP_264_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1059</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>189034</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>137309</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_2_fu_5912_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_220_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.281</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42095</Best-caseLatency>
                    <Average-caseLatency>42095</Average-caseLatency>
                    <Worst-caseLatency>42095</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.191 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.191 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.191 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42095</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_220_1>
                        <Name>VITIS_LOOP_220_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>20</TripCount>
                        <Latency>39560</Latency>
                        <AbsoluteTimeLatency>0.180 ms</AbsoluteTimeLatency>
                        <IterationLatency>1978</IterationLatency>
                        <PipelineDepth>1978</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT0_level1_fu_798</Instance>
                        </InstanceList>
                    </VITIS_LOOP_220_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_220_1>
                            <Name>VITIS_LOOP_220_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:220</SourceLocation>
                        </VITIS_LOOP_220_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>1059</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>192440</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>167787</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:207" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:211" STORAGESIZE="32 70 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_64"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_65"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_66"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_67"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_68"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_69"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_70"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:215" STORAGESIZE="32 560 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_926_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vtmp_for_task1</Name>
            <Loops>
                <VITIS_LOOP_140_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4392</Best-caseLatency>
                    <Average-caseLatency>4392</Average-caseLatency>
                    <Worst-caseLatency>4392</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.962 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.962 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.962 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4392</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_140_1>
                        <Name>VITIS_LOOP_140_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>4320</TripCount>
                        <Latency>4390</Latency>
                        <AbsoluteTimeLatency>19.953 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_140_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_140_1>
                            <Name>VITIS_LOOP_140_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140</SourceLocation>
                        </VITIS_LOOP_140_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>539</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>189</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_140_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vD_for_task2</Name>
            <Loops>
                <VITIS_LOOP_184_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9971</Best-caseLatency>
                    <Average-caseLatency>9971</Average-caseLatency>
                    <Worst-caseLatency>9971</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_184_1>
                        <Name>VITIS_LOOP_184_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9900</TripCount>
                        <Latency>9969</Latency>
                        <AbsoluteTimeLatency>45.309 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_184_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_184_1>
                            <Name>VITIS_LOOP_184_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184</SourceLocation>
                        </VITIS_LOOP_184_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>542</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>183</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_146_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42158</Best-caseLatency>
                    <Average-caseLatency>42158</Average-caseLatency>
                    <Worst-caseLatency>42158</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>42096</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>42096</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:614</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>296</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>1059</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>213198</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>182102</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="alpha_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:614" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="alpha_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vtmp_for_task1_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:614" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vtmp_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_B_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_to_off_chip_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vB_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vB_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vC_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vC_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="kernel_vD_for_task2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vD_for_task2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vtmp_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vtmp_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vtmp_for_task1" index="2" direction="out" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vtmp_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vB_for_task1" index="4" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vB_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vD_for_task2" index="5" direction="inout" srcType="vector&lt;float, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vD_for_task2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vC_for_task3" index="6" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vC_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_cte_1" index="7" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="fifo_cte_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_C_from_off_chip_to_S3" index="8" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_C_from_off_chip_to_S3" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_D_from_off_chip_to_S2" index="9" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="fifo_D_from_off_chip_to_S2" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_D_to_off_chip" index="10" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="fifo_D_to_off_chip" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_tmp_from_task1_to_task3" index="11" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="fifo_tmp_from_task1_to_task3" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="vtmp_for_task1_1" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 31 to 0 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x24" name="vtmp_for_task1_2" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 63 to 32 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x30" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x38" name="vB_for_task1_1" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 31 to 0 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x3c" name="vB_for_task1_2" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 63 to 32 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x44" name="vD_for_task2_1" access="W" description="Data signal of vD_for_task2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task2" access="W" description="Bit 31 to 0 of vD_for_task2"/>
                    </fields>
                </register>
                <register offset="0x48" name="vD_for_task2_2" access="W" description="Data signal of vD_for_task2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task2" access="W" description="Bit 63 to 32 of vD_for_task2"/>
                    </fields>
                </register>
                <register offset="0x50" name="vC_for_task3_1" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 31 to 0 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x54" name="vC_for_task3_2" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 63 to 32 of vC_for_task3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="vtmp_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="vB_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="vD_for_task2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vB_for_task1:m_axi_kernel_vC_for_task3:m_axi_kernel_vD_for_task2:m_axi_kernel_vtmp_for_task1:fifo_cte_1:fifo_C_from_off_chip_to_S3:fifo_D_from_off_chip_to_S2:fifo_D_to_off_chip:fifo_tmp_from_task1_to_task3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vB_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vB_for_task1_" paramPrefix="C_M_AXI_KERNEL_VB_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vB_for_task1_ARADDR</port>
                <port>m_axi_kernel_vB_for_task1_ARBURST</port>
                <port>m_axi_kernel_vB_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vB_for_task1_ARID</port>
                <port>m_axi_kernel_vB_for_task1_ARLEN</port>
                <port>m_axi_kernel_vB_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vB_for_task1_ARPROT</port>
                <port>m_axi_kernel_vB_for_task1_ARQOS</port>
                <port>m_axi_kernel_vB_for_task1_ARREADY</port>
                <port>m_axi_kernel_vB_for_task1_ARREGION</port>
                <port>m_axi_kernel_vB_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vB_for_task1_ARUSER</port>
                <port>m_axi_kernel_vB_for_task1_ARVALID</port>
                <port>m_axi_kernel_vB_for_task1_AWADDR</port>
                <port>m_axi_kernel_vB_for_task1_AWBURST</port>
                <port>m_axi_kernel_vB_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vB_for_task1_AWID</port>
                <port>m_axi_kernel_vB_for_task1_AWLEN</port>
                <port>m_axi_kernel_vB_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vB_for_task1_AWPROT</port>
                <port>m_axi_kernel_vB_for_task1_AWQOS</port>
                <port>m_axi_kernel_vB_for_task1_AWREADY</port>
                <port>m_axi_kernel_vB_for_task1_AWREGION</port>
                <port>m_axi_kernel_vB_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vB_for_task1_AWUSER</port>
                <port>m_axi_kernel_vB_for_task1_AWVALID</port>
                <port>m_axi_kernel_vB_for_task1_BID</port>
                <port>m_axi_kernel_vB_for_task1_BREADY</port>
                <port>m_axi_kernel_vB_for_task1_BRESP</port>
                <port>m_axi_kernel_vB_for_task1_BUSER</port>
                <port>m_axi_kernel_vB_for_task1_BVALID</port>
                <port>m_axi_kernel_vB_for_task1_RDATA</port>
                <port>m_axi_kernel_vB_for_task1_RID</port>
                <port>m_axi_kernel_vB_for_task1_RLAST</port>
                <port>m_axi_kernel_vB_for_task1_RREADY</port>
                <port>m_axi_kernel_vB_for_task1_RRESP</port>
                <port>m_axi_kernel_vB_for_task1_RUSER</port>
                <port>m_axi_kernel_vB_for_task1_RVALID</port>
                <port>m_axi_kernel_vB_for_task1_WDATA</port>
                <port>m_axi_kernel_vB_for_task1_WID</port>
                <port>m_axi_kernel_vB_for_task1_WLAST</port>
                <port>m_axi_kernel_vB_for_task1_WREADY</port>
                <port>m_axi_kernel_vB_for_task1_WSTRB</port>
                <port>m_axi_kernel_vB_for_task1_WUSER</port>
                <port>m_axi_kernel_vB_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vB_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vB_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vC_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vC_for_task3_" paramPrefix="C_M_AXI_KERNEL_VC_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vC_for_task3_ARADDR</port>
                <port>m_axi_kernel_vC_for_task3_ARBURST</port>
                <port>m_axi_kernel_vC_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vC_for_task3_ARID</port>
                <port>m_axi_kernel_vC_for_task3_ARLEN</port>
                <port>m_axi_kernel_vC_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vC_for_task3_ARPROT</port>
                <port>m_axi_kernel_vC_for_task3_ARQOS</port>
                <port>m_axi_kernel_vC_for_task3_ARREADY</port>
                <port>m_axi_kernel_vC_for_task3_ARREGION</port>
                <port>m_axi_kernel_vC_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vC_for_task3_ARUSER</port>
                <port>m_axi_kernel_vC_for_task3_ARVALID</port>
                <port>m_axi_kernel_vC_for_task3_AWADDR</port>
                <port>m_axi_kernel_vC_for_task3_AWBURST</port>
                <port>m_axi_kernel_vC_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vC_for_task3_AWID</port>
                <port>m_axi_kernel_vC_for_task3_AWLEN</port>
                <port>m_axi_kernel_vC_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vC_for_task3_AWPROT</port>
                <port>m_axi_kernel_vC_for_task3_AWQOS</port>
                <port>m_axi_kernel_vC_for_task3_AWREADY</port>
                <port>m_axi_kernel_vC_for_task3_AWREGION</port>
                <port>m_axi_kernel_vC_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vC_for_task3_AWUSER</port>
                <port>m_axi_kernel_vC_for_task3_AWVALID</port>
                <port>m_axi_kernel_vC_for_task3_BID</port>
                <port>m_axi_kernel_vC_for_task3_BREADY</port>
                <port>m_axi_kernel_vC_for_task3_BRESP</port>
                <port>m_axi_kernel_vC_for_task3_BUSER</port>
                <port>m_axi_kernel_vC_for_task3_BVALID</port>
                <port>m_axi_kernel_vC_for_task3_RDATA</port>
                <port>m_axi_kernel_vC_for_task3_RID</port>
                <port>m_axi_kernel_vC_for_task3_RLAST</port>
                <port>m_axi_kernel_vC_for_task3_RREADY</port>
                <port>m_axi_kernel_vC_for_task3_RRESP</port>
                <port>m_axi_kernel_vC_for_task3_RUSER</port>
                <port>m_axi_kernel_vC_for_task3_RVALID</port>
                <port>m_axi_kernel_vC_for_task3_WDATA</port>
                <port>m_axi_kernel_vC_for_task3_WID</port>
                <port>m_axi_kernel_vC_for_task3_WLAST</port>
                <port>m_axi_kernel_vC_for_task3_WREADY</port>
                <port>m_axi_kernel_vC_for_task3_WSTRB</port>
                <port>m_axi_kernel_vC_for_task3_WUSER</port>
                <port>m_axi_kernel_vC_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vC_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vD_for_task2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_kernel_vD_for_task2_" paramPrefix="C_M_AXI_KERNEL_VD_FOR_TASK2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vD_for_task2_ARADDR</port>
                <port>m_axi_kernel_vD_for_task2_ARBURST</port>
                <port>m_axi_kernel_vD_for_task2_ARCACHE</port>
                <port>m_axi_kernel_vD_for_task2_ARID</port>
                <port>m_axi_kernel_vD_for_task2_ARLEN</port>
                <port>m_axi_kernel_vD_for_task2_ARLOCK</port>
                <port>m_axi_kernel_vD_for_task2_ARPROT</port>
                <port>m_axi_kernel_vD_for_task2_ARQOS</port>
                <port>m_axi_kernel_vD_for_task2_ARREADY</port>
                <port>m_axi_kernel_vD_for_task2_ARREGION</port>
                <port>m_axi_kernel_vD_for_task2_ARSIZE</port>
                <port>m_axi_kernel_vD_for_task2_ARUSER</port>
                <port>m_axi_kernel_vD_for_task2_ARVALID</port>
                <port>m_axi_kernel_vD_for_task2_AWADDR</port>
                <port>m_axi_kernel_vD_for_task2_AWBURST</port>
                <port>m_axi_kernel_vD_for_task2_AWCACHE</port>
                <port>m_axi_kernel_vD_for_task2_AWID</port>
                <port>m_axi_kernel_vD_for_task2_AWLEN</port>
                <port>m_axi_kernel_vD_for_task2_AWLOCK</port>
                <port>m_axi_kernel_vD_for_task2_AWPROT</port>
                <port>m_axi_kernel_vD_for_task2_AWQOS</port>
                <port>m_axi_kernel_vD_for_task2_AWREADY</port>
                <port>m_axi_kernel_vD_for_task2_AWREGION</port>
                <port>m_axi_kernel_vD_for_task2_AWSIZE</port>
                <port>m_axi_kernel_vD_for_task2_AWUSER</port>
                <port>m_axi_kernel_vD_for_task2_AWVALID</port>
                <port>m_axi_kernel_vD_for_task2_BID</port>
                <port>m_axi_kernel_vD_for_task2_BREADY</port>
                <port>m_axi_kernel_vD_for_task2_BRESP</port>
                <port>m_axi_kernel_vD_for_task2_BUSER</port>
                <port>m_axi_kernel_vD_for_task2_BVALID</port>
                <port>m_axi_kernel_vD_for_task2_RDATA</port>
                <port>m_axi_kernel_vD_for_task2_RID</port>
                <port>m_axi_kernel_vD_for_task2_RLAST</port>
                <port>m_axi_kernel_vD_for_task2_RREADY</port>
                <port>m_axi_kernel_vD_for_task2_RRESP</port>
                <port>m_axi_kernel_vD_for_task2_RUSER</port>
                <port>m_axi_kernel_vD_for_task2_RVALID</port>
                <port>m_axi_kernel_vD_for_task2_WDATA</port>
                <port>m_axi_kernel_vD_for_task2_WID</port>
                <port>m_axi_kernel_vD_for_task2_WLAST</port>
                <port>m_axi_kernel_vD_for_task2_WREADY</port>
                <port>m_axi_kernel_vD_for_task2_WSTRB</port>
                <port>m_axi_kernel_vD_for_task2_WUSER</port>
                <port>m_axi_kernel_vD_for_task2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vD_for_task2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="vD_for_task2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vtmp_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vtmp_for_task1_" paramPrefix="C_M_AXI_KERNEL_VTMP_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vtmp_for_task1_ARADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_ARBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARID</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_ARPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_ARQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_ARVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_AWBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_AWPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_AWQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_AWVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_BID</port>
                <port>m_axi_kernel_vtmp_for_task1_BREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_BRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_BUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_BVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_RDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_RID</port>
                <port>m_axi_kernel_vtmp_for_task1_RLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_RREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_RRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_RUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_RVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_WDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_WID</port>
                <port>m_axi_kernel_vtmp_for_task1_WLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_WREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_WSTRB</port>
                <port>m_axi_kernel_vtmp_for_task1_WUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vtmp_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vtmp_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_cte_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="fifo_cte_1_">
            <ports>
                <port>fifo_cte_1_TDATA</port>
                <port>fifo_cte_1_TKEEP</port>
                <port>fifo_cte_1_TLAST</port>
                <port>fifo_cte_1_TREADY</port>
                <port>fifo_cte_1_TSTRB</port>
                <port>fifo_cte_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_cte_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_C_from_off_chip_to_S3" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="fifo_C_from_off_chip_to_S3_">
            <ports>
                <port>fifo_C_from_off_chip_to_S3_TDATA</port>
                <port>fifo_C_from_off_chip_to_S3_TKEEP</port>
                <port>fifo_C_from_off_chip_to_S3_TLAST</port>
                <port>fifo_C_from_off_chip_to_S3_TREADY</port>
                <port>fifo_C_from_off_chip_to_S3_TSTRB</port>
                <port>fifo_C_from_off_chip_to_S3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_C_from_off_chip_to_S3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_D_from_off_chip_to_S2" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="fifo_D_from_off_chip_to_S2_">
            <ports>
                <port>fifo_D_from_off_chip_to_S2_TDATA</port>
                <port>fifo_D_from_off_chip_to_S2_TKEEP</port>
                <port>fifo_D_from_off_chip_to_S2_TLAST</port>
                <port>fifo_D_from_off_chip_to_S2_TREADY</port>
                <port>fifo_D_from_off_chip_to_S2_TSTRB</port>
                <port>fifo_D_from_off_chip_to_S2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_D_from_off_chip_to_S2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_D_to_off_chip" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="fifo_D_to_off_chip_">
            <ports>
                <port>fifo_D_to_off_chip_TDATA</port>
                <port>fifo_D_to_off_chip_TKEEP</port>
                <port>fifo_D_to_off_chip_TLAST</port>
                <port>fifo_D_to_off_chip_TREADY</port>
                <port>fifo_D_to_off_chip_TSTRB</port>
                <port>fifo_D_to_off_chip_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_D_to_off_chip"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_tmp_from_task1_to_task3" type="axi4stream" busTypeName="axis" mode="master" dataWidth="256" portPrefix="fifo_tmp_from_task1_to_task3_">
            <ports>
                <port>fifo_tmp_from_task1_to_task3_TDATA</port>
                <port>fifo_tmp_from_task1_to_task3_TKEEP</port>
                <port>fifo_tmp_from_task1_to_task3_TLAST</port>
                <port>fifo_tmp_from_task1_to_task3_TREADY</port>
                <port>fifo_tmp_from_task1_to_task3_TSTRB</port>
                <port>fifo_tmp_from_task1_to_task3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_tmp_from_task1_to_task3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vB_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vC_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vD_for_task2">128 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_kernel_vtmp_for_task1">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">vtmp_for_task1_1, 0x20, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vtmp_for_task1_2, 0x24, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x2c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x30, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_1, 0x38, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_2, 0x3c, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vD_for_task2_1, 0x44, 32, W, Data signal of vD_for_task2, </column>
                    <column name="s_axi_control">vD_for_task2_2, 0x48, 32, W, Data signal of vD_for_task2, </column>
                    <column name="s_axi_control">vC_for_task3_1, 0x50, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_2, 0x54, 32, W, Data signal of vC_for_task3, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="fifo_C_from_off_chip_to_S3">out, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_D_from_off_chip_to_S2">out, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="fifo_D_to_off_chip">in, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="fifo_cte_1">out, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="fifo_tmp_from_task1_to_task3">out, both, 256, 32, 1, 1, 32, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="vtmp_for_task1">out, vector&lt;float 8&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vB_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vD_for_task2">inout, vector&lt;float 4&gt;*</column>
                    <column name="vC_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="fifo_cte_1">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_C_from_off_chip_to_S3">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_D_from_off_chip_to_S2">out, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_D_to_off_chip">in, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_tmp_from_task1_to_task3">out, stream&lt;hls::axis&lt;ap_uint&lt;256&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="vtmp_for_task1">m_axi_kernel_vtmp_for_task1, interface, , </column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_1 offset=0x20 range=32</column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_2 offset=0x24 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x2c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x30 range=32</column>
                    <column name="vB_for_task1">m_axi_kernel_vB_for_task1, interface, , </column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_1 offset=0x38 range=32</column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_2 offset=0x3c range=32</column>
                    <column name="vD_for_task2">m_axi_kernel_vD_for_task2, interface, , </column>
                    <column name="vD_for_task2">s_axi_control, register, offset, name=vD_for_task2_1 offset=0x44 range=32</column>
                    <column name="vD_for_task2">s_axi_control, register, offset, name=vD_for_task2_2 offset=0x48 range=32</column>
                    <column name="vC_for_task3">m_axi_kernel_vC_for_task3, interface, , </column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_1 offset=0x50 range=32</column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_2 offset=0x54 range=32</column>
                    <column name="fifo_cte_1">fifo_cte_1, interface, , </column>
                    <column name="fifo_C_from_off_chip_to_S3">fifo_C_from_off_chip_to_S3, interface, , </column>
                    <column name="fifo_D_from_off_chip_to_S2">fifo_D_from_off_chip_to_S2, interface, , </column>
                    <column name="fifo_D_to_off_chip">fifo_D_to_off_chip, interface, , </column>
                    <column name="fifo_tmp_from_task1_to_task3">fifo_tmp_from_task1_to_task3, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 2520, 512, VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47:19</column>
                    <column name="m_axi_kernel_vB_for_task1">read, 2520, 512, VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vC_for_task3">read, 2688, 512, VITIS_LOOP_21_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21:19</column>
                    <column name="m_axi_kernel_vD_for_task2">read, 9900, 128, VITIS_LOOP_126_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126:20</column>
                    <column name="m_axi_kernel_vD_for_task2">write, 9900, 128, VITIS_LOOP_184_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184:20</column>
                    <column name="m_axi_kernel_vtmp_for_task1">write, 4320, 256, VITIS_LOOP_140_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:23:19, read, Inferred, 2520, VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47:19, , </column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:47:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:23:19, read, Inferred, 2520, VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:84:29, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:23:19, read, Widen Fail, , VITIS_LOOP_21_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:23:19, read, Inferred, 2688, VITIS_LOOP_21_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:21:19, , </column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:23:19, read, Inferred, 9900, VITIS_LOOP_126_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126:20, , </column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:128:18, write, Widen Fail, , VITIS_LOOP_184_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184:20, 214-307, Could not widen since type i128 size is greater than or equal to alignment 16(bytes)</column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:128:18, read, Widen Fail, , VITIS_LOOP_126_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:126:20, 214-307, Could not widen since type i128 size is greater than or equal to alignment 16(bytes)</column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:197:11, write, Inferred, 9900, VITIS_LOOP_184_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:184:20, , </column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:142:10, write, Widen Fail, , VITIS_LOOP_140_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:142:10, write, Inferred, 4320, VITIS_LOOP_140_1, /scratch/spouget/2mm_MEDIUM_eval_bit_33/src/slr0.cpp:140:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:125" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:127" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:139" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:141" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:148" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:150" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:175" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:177" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:183" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:185" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:206" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:209" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:210" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 3 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:213" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:214" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 3 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:216" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 3 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:217" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 24 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:241" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:242" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:255" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:258" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:259" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 24 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:262" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:263" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 24 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:289" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:293" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:295" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:304" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:309" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:311" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:313" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:315" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:327" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:330" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:354" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:357" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:396" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:402" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:442" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:448" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:520" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:526" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:544" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:550" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:582" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_cte_1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:583" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_tmp_from_task1_to_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:584" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_C_from_off_chip_to_S3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:585" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_D_from_off_chip_to_S2"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:586" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_D_to_off_chip"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:587" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = alpha offset = slave bundle = kernel_alpha">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:588" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = beta offset = slave bundle = kernel_beta">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:589" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vtmp_for_task1 offset = slave bundle = kernel_vtmp_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:590" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:591" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:593" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vB_for_task1 offset = slave bundle = kernel_vB_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:595" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vD_for_task2 offset = slave bundle = kernel_vD_for_task2"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:597" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vC_for_task3 offset = slave bundle = kernel_vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:599" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = alpha bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:600" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = beta bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:601" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vtmp_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:602" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:603" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vB_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:604" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vD_for_task2 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:605" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vC_for_task3 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:606" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:607" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:608" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:609" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:610" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:611" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:612" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:613" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:614" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:616" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:618" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_B_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:620" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
    </PragmaReport>
</profile>

