ALL PROBLEMS 
PASS 02_01_edge_and_pulse_detection/testbench.sv
02_01_edge_and_pulse_detection/testbench.sv:77: $finish called at 19500 (1s)
PASS 02_02_single_and_double_rate_fibonacci/testbench.sv
02_02_single_and_double_rate_fibonacci/testbench.sv:77: $finish called at 13500 (1s)
PASS 02_03_serial_adder_using_logic_operations_only/testbench.sv
02_03_serial_adder_using_logic_operations_only/testbench.sv:74: $finish called at 19500 (1s)
PASS 02_04_serial_adder_with_vld/testbench.sv
02_04_serial_adder_with_vld/testbench.sv:74: $finish called at 19500 (1s)
PASS 02_05_serial_comparator_most_significant_first/testbench.sv
02_05_serial_comparator_most_significant_first/testbench.sv:146: $finish called at 59500 (1s)
PASS 02_06_serial_comparator_most_significant_first_using_fsm/testbench.sv
02_06_serial_comparator_most_significant_first_using_fsm/testbench.sv:146: $finish called at 59500 (1s)
PASS 02_07_halve_tokens/testbench.sv
02_07_halve_tokens/testbench.sv:93: $finish called at 303500 (1s)
PASS 02_08_double_tokens/testbench.sv
02_08_double_tokens/testbench.sv:114: $finish called at 1303500 (1s)
02_09_round_robin_arbiter_with_2_requests/02_09_round_robin_arbiter_with_2_requests.sv:24: warning: Static variable initialization requires explicit lifetime in this context.
02_09_round_robin_arbiter_with_2_requests/02_09_round_robin_arbiter_with_2_requests.sv:28: sorry: break statements not supported.
a.out: Unable to open input file.
VCD info: dumpfile dump.vcd opened for output.
VCD warning: $dumpvars: Package ($unit) is not dumpable with VCD.
PASS 02_10_serial_to_parallel/testbench.sv
02_10_serial_to_parallel/testbench.sv:168: $finish called at 1582500 (1s)
