\section{Glossary}

\textbf{SM} Streaming Multiprocessor \\
\textbf{SIMT} Single Instruction Multiple Threads \\
\textbf{TMU} Texture Mapping Unit \\
\textbf{ROPs} Raster Operations Pipelines (render output unit) \\
\textbf{LSU} Load/store Units \\
\textbf{SFU} Special Function Units \\
\textbf{GPC} Graphics Processing Cluster \\
\textbf{TPC} Texture Processing Cluster \\
\textbf{RDMA} Remote Direct Memory Acess \\
\textbf{ECC} Error Correcting Code \\
\textbf{NVHS} NVIDIA's High-Speed Signaling interconnect \\
\textbf{Flit} Flow control digit \\
\textbf{CRC} Cyclic Redundancy Check \\
\textbf{UVA} Unified Virtual Addressing \\
\textbf{ISA} Instruction Set Architecture \\
% \textbf{}  \\
