_ZN4llvm13right_justifyENS_9StringRefEj|llvm::right_justify
_ZN5clang18RISCVInterruptAttr7classofEPKNS_4AttrE|clang::RISCVInterruptAttr::classof
_ZNK5clang18RISCVInterruptAttr12getInterruptEv|clang::RISCVInterruptAttr::getInterrupt
_ZN5clang18RISCVInterruptAttr25ConvertInterruptTypeToStrENS0_13InterruptTypeE|clang::RISCVInterruptAttr::ConvertInterruptTypeToStr
_ZN5clang18RISCVInterruptAttr25ConvertStrToInterruptTypeEN4llvm9StringRefERNS0_13InterruptTypeE|clang::RISCVInterruptAttr::ConvertStrToInterruptType
_ZN5clang18RISCVInterruptAttr6CreateERNS_10ASTContextENS0_13InterruptTypeERKNS_19AttributeCommonInfoE|clang::RISCVInterruptAttr::Create
_ZN5clang18RISCVInterruptAttr14CreateImplicitERNS_10ASTContextENS0_13InterruptTypeERKNS_19AttributeCommonInfoE|clang::RISCVInterruptAttr::CreateImplicit
_ZN5clang18RISCVInterruptAttrC1ERNS_10ASTContextERKNS_19AttributeCommonInfoENS0_13InterruptTypeE|clang::RISCVInterruptAttr::RISCVInterruptAttr
_ZNK5clang18RISCVInterruptAttr5cloneERNS_10ASTContextE|clang::RISCVInterruptAttr::clone
_ZNK5clang18RISCVInterruptAttr11getSpellingEv|clang::RISCVInterruptAttr::getSpelling
_ZNK5clang18RISCVInterruptAttr11printPrettyERN4llvm11raw_ostreamERKNS_14PrintingPolicyE|clang::RISCVInterruptAttr::printPretty
_ZNK5clang12threadSafety5lexpr5BinOp5rightEv|clang::threadSafety::lexpr::BinOp::right
_ZN5clang7targets17RISCV32TargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::RISCV32TargetInfo::RISCV32TargetInfo
_ZN5clang7targets17RISCV32TargetInfo6setABIERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE|clang::targets::RISCV32TargetInfo::setABI
_ZN5clang7targets17RISCV32TargetInfo17setMaxAtomicWidthEv|clang::targets::RISCV32TargetInfo::setMaxAtomicWidth
_ZN5clang7targets17RISCV64TargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::RISCV64TargetInfo::RISCV64TargetInfo
_ZN5clang7targets17RISCV64TargetInfo6setABIERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE|clang::targets::RISCV64TargetInfo::setABI
_ZN5clang7targets17RISCV64TargetInfo17setMaxAtomicWidthEv|clang::targets::RISCV64TargetInfo::setMaxAtomicWidth
_ZN5clang7targets15RISCVTargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::RISCVTargetInfo::RISCVTargetInfo
_ZNK5clang7targets15RISCVTargetInfo6getABIEv|clang::targets::RISCVTargetInfo::getABI
_ZNK5clang7targets15RISCVTargetInfo20getBuiltinVaListKindEv|clang::targets::RISCVTargetInfo::getBuiltinVaListKind
_ZNK5clang7targets15RISCVTargetInfo11getClobbersEv|clang::targets::RISCVTargetInfo::getClobbers
_ZNK5clang7targets15RISCVTargetInfo23getEHDataRegisterNumberEj|clang::targets::RISCVTargetInfo::getEHDataRegisterNumber
_ZNK5clang7targets15RISCVTargetInfo17getTargetBuiltinsEv|clang::targets::RISCVTargetInfo::getTargetBuiltins
_ZNK5clang7targets15RISCVTargetInfo13hasExtIntTypeEv|clang::targets::RISCVTargetInfo::hasExtIntType
_ZN5clang7targets15RISCVTargetInfo6setCPUERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE|clang::targets::RISCVTargetInfo::setCPU
_ZNK5clang7targets17RISCV32TargetInfo16fillValidCPUListERN4llvm15SmallVectorImplINS2_9StringRefEEE|clang::targets::RISCV32TargetInfo::fillValidCPUList
_ZNK5clang7targets17RISCV32TargetInfo20fillValidTuneCPUListERN4llvm15SmallVectorImplINS2_9StringRefEEE|clang::targets::RISCV32TargetInfo::fillValidTuneCPUList
_ZNK5clang7targets17RISCV32TargetInfo14isValidCPUNameEN4llvm9StringRefE|clang::targets::RISCV32TargetInfo::isValidCPUName
_ZNK5clang7targets17RISCV32TargetInfo18isValidTuneCPUNameEN4llvm9StringRefE|clang::targets::RISCV32TargetInfo::isValidTuneCPUName
_ZNK5clang7targets17RISCV64TargetInfo16fillValidCPUListERN4llvm15SmallVectorImplINS2_9StringRefEEE|clang::targets::RISCV64TargetInfo::fillValidCPUList
_ZNK5clang7targets17RISCV64TargetInfo20fillValidTuneCPUListERN4llvm15SmallVectorImplINS2_9StringRefEEE|clang::targets::RISCV64TargetInfo::fillValidTuneCPUList
_ZNK5clang7targets17RISCV64TargetInfo14isValidCPUNameEN4llvm9StringRefE|clang::targets::RISCV64TargetInfo::isValidCPUName
_ZNK5clang7targets17RISCV64TargetInfo18isValidTuneCPUNameEN4llvm9StringRefE|clang::targets::RISCV64TargetInfo::isValidTuneCPUName
_ZNK5clang7targets15RISCVTargetInfo16getGCCRegAliasesEv|clang::targets::RISCVTargetInfo::getGCCRegAliases
_ZNK5clang7targets15RISCVTargetInfo14getGCCRegNamesEv|clang::targets::RISCVTargetInfo::getGCCRegNames
_ZNK5clang7targets15RISCVTargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE|clang::targets::RISCVTargetInfo::getTargetDefines
_ZN5clang7targets15RISCVTargetInfo20handleTargetFeaturesERSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EERNS_17DiagnosticsEngineE|clang::targets::RISCVTargetInfo::handleTargetFeatures
_ZNK5clang7targets15RISCVTargetInfo10hasFeatureEN4llvm9StringRefE|clang::targets::RISCVTargetInfo::hasFeature
_ZNK5clang7targets15RISCVTargetInfo21validateAsmConstraintERPKcRNS_10TargetInfo14ConstraintInfoE|clang::targets::RISCVTargetInfo::validateAsmConstraint
_ZNK5clang6driver10toolchains14RISCVToolChain28IsIntegratedAssemblerDefaultEv|clang::driver::toolchains::RISCVToolChain::IsIntegratedAssemblerDefault
_ZN5clang6driver5tools5riscv11getRISCVABIERKN4llvm3opt7ArgListERKNS3_6TripleE|clang::driver::tools::riscv::getRISCVABI
_ZN5clang6driver5tools5riscv12getRISCVArchERKN4llvm3opt7ArgListERKNS3_6TripleE|clang::driver::tools::riscv::getRISCVArch
_ZN5clang6driver5tools5riscv22getRISCVTargetFeaturesERKNS0_6DriverERKN4llvm6TripleERKNS6_3opt7ArgListERSt6vectorINS6_9StringRefESaISF_EE|clang::driver::tools::riscv::getRISCVTargetFeatures
_ZNK5clang6driver10toolchains14RISCVToolChain25AddClangSystemIncludeArgsERKN4llvm3opt7ArgListERNS3_11SmallVectorIPKcLj16EEE|clang::driver::toolchains::RISCVToolChain::AddClangSystemIncludeArgs
_ZNK5clang6driver10toolchains14RISCVToolChain24GetDefaultRuntimeLibTypeEv|clang::driver::toolchains::RISCVToolChain::GetDefaultRuntimeLibType
_ZNK5clang6driver10toolchains14RISCVToolChain16GetUnwindLibTypeERKN4llvm3opt7ArgListE|clang::driver::toolchains::RISCVToolChain::GetUnwindLibType
_ZN5clang6driver10toolchains14RISCVToolChainC1ERKNS0_6DriverERKN4llvm6TripleERKNS6_3opt7ArgListE|clang::driver::toolchains::RISCVToolChain::RISCVToolChain
_ZNK5clang6driver10toolchains14RISCVToolChain21addClangTargetOptionsERKN4llvm3opt7ArgListERNS3_11SmallVectorIPKcLj16EEENS0_6Action11OffloadKindE|clang::driver::toolchains::RISCVToolChain::addClangTargetOptions
_ZNK5clang6driver10toolchains14RISCVToolChain24addLibStdCxxIncludePathsERKN4llvm3opt7ArgListERNS3_11SmallVectorIPKcLj16EEE|clang::driver::toolchains::RISCVToolChain::addLibStdCxxIncludePaths
_ZNK5clang6driver10toolchains14RISCVToolChain11buildLinkerEv|clang::driver::toolchains::RISCVToolChain::buildLinker
_ZNK5clang6driver10toolchains14RISCVToolChain14computeSysRootB5cxx11Ev|clang::driver::toolchains::RISCVToolChain::computeSysRoot
_ZN5clang6driver10toolchains14RISCVToolChain15hasGCCToolchainERKNS0_6DriverERKN4llvm3opt7ArgListE|clang::driver::toolchains::RISCVToolChain::hasGCCToolchain
_Z4rintf|rint
_ZN8gwp_asan26rightAlignedAllocationSizeEmNS_17AlignmentStrategyE|gwp_asan::rightAlignedAllocationSize
_Z4rintf|rint
_Z4rintf|rint
_ZN4llvm20RISCVAttributeParserC1EPNS_13ScopedPrinterE|llvm::RISCVAttributeParser::RISCVAttributeParser
_ZNK12lldb_private19RichManglingContext12GetBufferRefEv|lldb_private::RichManglingContext::GetBufferRef
_ZN12lldb_private19RichManglingContextC1Ev|lldb_private::RichManglingContext::RichManglingContext
_ZN12lldb_private19RichManglingContext3getEN4llvm3AnyE|lldb_private::RichManglingContext::get
_ZN12lldb_private19RichManglingContextD1Ev|lldb_private::RichManglingContext::~RichManglingContext
_ZN12lldb_private19RichManglingContext17FromCxxMethodNameENS_11ConstStringE|lldb_private::RichManglingContext::FromCxxMethodName
_ZN12lldb_private19RichManglingContext15FromItaniumNameENS_11ConstStringE|lldb_private::RichManglingContext::FromItaniumName
_ZNK12lldb_private19RichManglingContext12IsCtorOrDtorEv|lldb_private::RichManglingContext::IsCtorOrDtor
_ZNK12lldb_private19RichManglingContext10IsFunctionEv|lldb_private::RichManglingContext::IsFunction
_ZN12lldb_private19RichManglingContext13ParseFullNameEv|lldb_private::RichManglingContext::ParseFullName
_ZN12lldb_private19RichManglingContext21ParseFunctionBaseNameEv|lldb_private::RichManglingContext::ParseFunctionBaseName
_ZN12lldb_private19RichManglingContext28ParseFunctionDeclContextNameEv|lldb_private::RichManglingContext::ParseFunctionDeclContextName
_ZN12lldb_private19RichManglingContext13ResetProviderENS0_12InfoProviderE|lldb_private::RichManglingContext::ResetProvider
_ZN12lldb_private19RichManglingContext19processIPDStrResultEPcm|lldb_private::RichManglingContext::processIPDStrResult
_ZNK12lldb_private7postfix12BinaryOpNode5RightEv|lldb_private::postfix::BinaryOpNode::Right
_ZN4llvm20RISCVAttributeParser7handlerEmRb|llvm::RISCVAttributeParser::handler
_ZN4llvm20RISCVAttributeParser10stackAlignEj|llvm::RISCVAttributeParser::stackAlign
_ZN4llvm20RISCVAttributeParser15unalignedAccessEj|llvm::RISCVAttributeParser::unalignedAccess
_ZN4llvm5RISCV12checkCPUKindENS0_7CPUKindEb|llvm::RISCV::checkCPUKind
_ZN4llvm5RISCV16checkTuneCPUKindENS0_7CPUKindEb|llvm::RISCV::checkTuneCPUKind
_ZN4llvm5RISCV20fillValidCPUArchListERNS_15SmallVectorImplINS_9StringRefEEEb|llvm::RISCV::fillValidCPUArchList
_ZN4llvm5RISCV24fillValidTuneCPUArchListERNS_15SmallVectorImplINS_9StringRefEEEb|llvm::RISCV::fillValidTuneCPUArchList
_ZN4llvm5RISCV26getCPUFeaturesExceptStdExtENS0_7CPUKindERSt6vectorINS_9StringRefESaIS3_EE|llvm::RISCV::getCPUFeaturesExceptStdExt
_ZN4llvm5RISCV16getMArchFromMcpuENS_9StringRefE|llvm::RISCV::getMArchFromMcpu
_ZN4llvm5RISCV12parseCPUKindENS_9StringRefE|llvm::RISCV::parseCPUKind
_ZN4llvm5RISCV16parseTuneCPUKindENS_9StringRefEb|llvm::RISCV::parseTuneCPUKind
_ZN4llvm5RISCV19resolveTuneCPUAliasENS_9StringRefEb|llvm::RISCV::resolveTuneCPUAlias
_ZNK12_GLOBAL__N_114RISCVAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE|(anonymous namespace)::RISCVAsmParser::ComputeAvailableFeatures
_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj|(anonymous namespace)::RISCVAsmParser::MatchInstructionImpl
_ZN12_GLOBAL__N_114RISCVAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb|(anonymous namespace)::RISCVAsmParser::MatchOperandParserImpl
_ZN12_GLOBAL__N_114RISCVAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_delete1838871|(anonymous namespace)::RISCVAsmParser::convertToMCInst
_ZN12_GLOBAL__N_114RISCVAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE|(anonymous namespace)::RISCVAsmParser::convertToMapAndConstraints
_ZN12_GLOBAL__N_114RISCVAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj|(anonymous namespace)::RISCVAsmParser::tryCustomParseOperand
_ZL23RISCVMnemonicSpellCheckB5cxx11N4llvm9StringRefERKNS_13FeatureBitsetEj|RISCVMnemonicSpellCheck
_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj|RISCVValidateMCOperand
_ZN4llvm15RISCVAsmBackendC1ERKNS_15MCSubtargetInfoEhbRKNS_15MCTargetOptionsE|llvm::RISCVAsmBackend::RISCVAsmBackend
_ZNK4llvm15RISCVAsmBackend20fixupNeedsRelaxationERKNS_7MCFixupEmPKNS_19MCRelaxableFragmentERKNS_11MCAsmLayoutE|llvm::RISCVAsmBackend::fixupNeedsRelaxation
_ZNK4llvm15RISCVAsmBackend16getNumFixupKindsEv|llvm::RISCVAsmBackend::getNumFixupKinds
_ZNK4llvm15RISCVAsmBackend12getTargetABIEv|llvm::RISCVAsmBackend::getTargetABI
_ZNK4llvm15RISCVAsmBackend16getTargetOptionsEv|llvm::RISCVAsmBackend::getTargetOptions
_ZNK4llvm15RISCVAsmBackend33requiresDiffExpressionRelocationsEv|llvm::RISCVAsmBackend::requiresDiffExpressionRelocations
_ZN4llvm15RISCVAsmBackend14setForceRelocsEv|llvm::RISCVAsmBackend::setForceRelocs
_ZNK4llvm15RISCVAsmBackend20willForceRelocationsEv|llvm::RISCVAsmBackend::willForceRelocations
_ZN4llvm15RISCVAsmBackendD1Ev|llvm::RISCVAsmBackend::~RISCVAsmBackend
_ZN4llvm14RISCVFPRndModeL19isValidRoundingModeEj|llvm::RISCVFPRndMode::isValidRoundingMode
_ZN4llvm14RISCVFPRndModeL20roundingModeToStringENS0_12RoundingModeE|llvm::RISCVFPRndMode::roundingModeToString
_ZN4llvm14RISCVFPRndModeL20stringToRoundingModeENS_9StringRefE|llvm::RISCVFPRndMode::stringToRoundingMode
_ZN4llvm16RISCVInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE|llvm::RISCVInstPrinter::RISCVInstPrinter
_ZN4llvm11RISCVMCExprC1EPKNS_6MCExprENS0_11VariantKindE|llvm::RISCVMCExpr::RISCVMCExpr
_ZN4llvm11RISCVMCExpr7classofEPKNS_6MCExprE|llvm::RISCVMCExpr::classof
_ZNK4llvm11RISCVMCExpr22findAssociatedFragmentEv|llvm::RISCVMCExpr::findAssociatedFragment
_ZNK4llvm11RISCVMCExpr7getKindEv|llvm::RISCVMCExpr::getKind
_ZNK4llvm11RISCVMCExpr10getSubExprEv|llvm::RISCVMCExpr::getSubExpr
_ZN4llvm10RISCVVTypeL11encodeVTYPEENS_10RISCVVLMULENS_9RISCVVSEWEbb|llvm::RISCVVType::encodeVTYPE
_ZN4llvm10RISCVVTypeL8getVLMULEj|llvm::RISCVVType::getVLMUL
_ZN4llvm10RISCVVTypeL7getVSEWEj|llvm::RISCVVType::getVSEW
_ZN4llvm10RISCVVTypeL14isMaskAgnosticEj|llvm::RISCVVType::isMaskAgnostic
_ZN4llvm10RISCVVTypeL14isTailAgnosticEj|llvm::RISCVVType::isTailAgnostic
_ZN4llvm10RISCVVTypeL11isValidLMULEjb|llvm::RISCVVType::isValidLMUL
_ZN4llvm10RISCVVTypeL10isValidSEWEj|llvm::RISCVVType::isValidSEW
_ZNK4llvm15RISCVAsmBackend10applyFixupERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueENS_15MutableArrayRefIcEEmbPKNS_15MCSubtargetInfoE|llvm::RISCVAsmBackend::applyFixup
_ZNK4llvm15RISCVAsmBackend24createObjectTargetWriterEv|llvm::RISCVAsmBackend::createObjectTargetWriter
_ZN4llvm15RISCVAsmBackend19evaluateTargetFixupERKNS_11MCAssemblerERKNS_11MCAsmLayoutERKNS_7MCFixupEPKNS_10MCFragmentERKNS_7MCValueERmRb|llvm::RISCVAsmBackend::evaluateTargetFixup
_ZNK4llvm15RISCVAsmBackend28fixupNeedsRelaxationAdvancedERKNS_7MCFixupEbmPKNS_19MCRelaxableFragmentERKNS_11MCAsmLayoutEb|llvm::RISCVAsmBackend::fixupNeedsRelaxationAdvanced
_ZNK4llvm15RISCVAsmBackend12getFixupKindENS_9StringRefE|llvm::RISCVAsmBackend::getFixupKind
_ZNK4llvm15RISCVAsmBackend16getFixupKindInfoENS_11MCFixupKindE|llvm::RISCVAsmBackend::getFixupKindInfo
_ZNK4llvm15RISCVAsmBackend16getRelaxedOpcodeEj|llvm::RISCVAsmBackend::getRelaxedOpcode
_ZNK4llvm15RISCVAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE|llvm::RISCVAsmBackend::mayNeedRelaxation
_ZNK4llvm15RISCVAsmBackend16relaxInstructionERNS_6MCInstERKNS_15MCSubtargetInfoE|llvm::RISCVAsmBackend::relaxInstruction
_ZN4llvm15RISCVAsmBackend21shouldForceRelocationERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueE|llvm::RISCVAsmBackend::shouldForceRelocation
_ZN4llvm15RISCVAsmBackend37shouldInsertExtraNopBytesForCodeAlignERKNS_15MCAlignFragmentERj|llvm::RISCVAsmBackend::shouldInsertExtraNopBytesForCodeAlign
_ZN4llvm15RISCVAsmBackend29shouldInsertFixupForCodeAlignERNS_11MCAssemblerERKNS_11MCAsmLayoutERNS_15MCAlignFragmentE|llvm::RISCVAsmBackend::shouldInsertFixupForCodeAlign
_ZNK4llvm15RISCVAsmBackend12writeNopDataERNS_11raw_ostreamEm|llvm::RISCVAsmBackend::writeNopData
_ZN4llvm8RISCVABI16computeTargetABIERKNS_6TripleENS_13FeatureBitsetENS_9StringRefE|llvm::RISCVABI::computeTargetABI
_ZN4llvm8RISCVABI8getBPRegEv|llvm::RISCVABI::getBPReg
_ZN4llvm8RISCVABI10getSCSPRegEv|llvm::RISCVABI::getSCSPReg
_ZN4llvm8RISCVABI12getTargetABIENS_9StringRefE|llvm::RISCVABI::getTargetABI
_ZN4llvm13RISCVFeatures8validateERKNS_6TripleERKNS_13FeatureBitsetE|llvm::RISCVFeatures::validate
_ZN4llvm10RISCVVType10printVTypeEjRNS_11raw_ostreamE|llvm::RISCVVType::printVType
_ZN4llvm22RISCVTargetELFStreamerC1ERNS_10MCStreamerERKNS_15MCSubtargetInfoE|llvm::RISCVTargetELFStreamer::RISCVTargetELFStreamer
_ZNK4llvm22RISCVTargetELFStreamer20calculateContentSizeEv|llvm::RISCVTargetELFStreamer::calculateContentSize
_ZN4llvm22RISCVTargetELFStreamer13emitAttributeEjj|llvm::RISCVTargetELFStreamer::emitAttribute
_ZN4llvm22RISCVTargetELFStreamer24emitDirectiveOptionNoPICEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionNoPIC
_ZN4llvm22RISCVTargetELFStreamer24emitDirectiveOptionNoRVCEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionNoRVC
_ZN4llvm22RISCVTargetELFStreamer26emitDirectiveOptionNoRelaxEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionNoRelax
_ZN4llvm22RISCVTargetELFStreamer22emitDirectiveOptionPICEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionPIC
_ZN4llvm22RISCVTargetELFStreamer22emitDirectiveOptionPopEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionPop
_ZN4llvm22RISCVTargetELFStreamer23emitDirectiveOptionPushEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionPush
_ZN4llvm22RISCVTargetELFStreamer22emitDirectiveOptionRVCEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionRVC
_ZN4llvm22RISCVTargetELFStreamer24emitDirectiveOptionRelaxEv|llvm::RISCVTargetELFStreamer::emitDirectiveOptionRelax
_ZN4llvm22RISCVTargetELFStreamer20emitIntTextAttributeEjjNS_9StringRefE|llvm::RISCVTargetELFStreamer::emitIntTextAttribute
_ZN4llvm22RISCVTargetELFStreamer17emitTextAttributeEjNS_9StringRefE|llvm::RISCVTargetELFStreamer::emitTextAttribute
_ZN4llvm22RISCVTargetELFStreamer22finishAttributeSectionEv|llvm::RISCVTargetELFStreamer::finishAttributeSection
_ZN4llvm22RISCVTargetELFStreamer16getAttributeItemEj|llvm::RISCVTargetELFStreamer::getAttributeItem
_ZN4llvm22RISCVTargetELFStreamer11getStreamerEv|llvm::RISCVTargetELFStreamer::getStreamer
_ZN4llvm22RISCVTargetELFStreamer16setAttributeItemEjjb|llvm::RISCVTargetELFStreamer::setAttributeItem
_ZN4llvm22RISCVTargetELFStreamer17setAttributeItemsEjjNS_9StringRefEb|llvm::RISCVTargetELFStreamer::setAttributeItems
_ZL33RISCVInstPrinterValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj|RISCVInstPrinterValidateMCOperand
_ZN4llvm16RISCVInstPrinter27applyTargetSpecificCLOptionENS_9StringRefE|llvm::RISCVInstPrinter::applyTargetSpecificCLOption
_ZN4llvm16RISCVInstPrinter11getMnemonicEPKNS_6MCInstE|llvm::RISCVInstPrinter::getMnemonic
_ZN4llvm16RISCVInstPrinter15getRegisterNameEjj|llvm::RISCVInstPrinter::getRegisterName
_ZN4llvm16RISCVInstPrinter15printAliasInstrEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printAliasInstr
_ZN4llvm16RISCVInstPrinter16printAtomicMemOpEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printAtomicMemOp
_ZN4llvm16RISCVInstPrinter18printBranchOperandEPKNS_6MCInstEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printBranchOperand
_ZN4llvm16RISCVInstPrinter22printCSRSystemRegisterEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printCSRSystemRegister
_ZN4llvm16RISCVInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printCustomAliasOperand
_ZN4llvm16RISCVInstPrinter11printFRMArgEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printFRMArg
_ZN4llvm16RISCVInstPrinter13printFenceArgEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printFenceArg
_ZN4llvm16RISCVInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printInst
_ZN4llvm16RISCVInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printInstruction
_ZN4llvm16RISCVInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamEPKc|llvm::RISCVInstPrinter::printOperand
_ZNK4llvm16RISCVInstPrinter12printRegNameERNS_11raw_ostreamEj|llvm::RISCVInstPrinter::printRegName
_ZN4llvm16RISCVInstPrinter13printVMaskRegEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printVMaskReg
_ZN4llvm16RISCVInstPrinter11printVTypeIEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE|llvm::RISCVInstPrinter::printVTypeI
_ZN4llvm14RISCVMCAsmInfoC1ERKNS_6TripleE|llvm::RISCVMCAsmInfo::RISCVMCAsmInfo
_ZN4llvm14RISCVMCAsmInfo6anchorEv|llvm::RISCVMCAsmInfo::anchor
_ZNK4llvm14RISCVMCAsmInfo19getExprForFDESymbolEPKNS_8MCSymbolEjRNS_10MCStreamerE|llvm::RISCVMCAsmInfo::getExprForFDESymbol
_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE|(anonymous namespace)::RISCVMCCodeEmitter::computeAvailableFeatures
_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE|(anonymous namespace)::RISCVMCCodeEmitter::getBinaryCodeForInstr
_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE|(anonymous namespace)::RISCVMCCodeEmitter::verifyInstructionPredicates
_ZN4llvm11RISCVMCExpr6createEPKNS_6MCExprENS0_11VariantKindERNS_9MCContextE|llvm::RISCVMCExpr::create
_ZNK4llvm11RISCVMCExpr18evaluateAsConstantERl|llvm::RISCVMCExpr::evaluateAsConstant
_ZNK4llvm11RISCVMCExpr15evaluateAsInt64El|llvm::RISCVMCExpr::evaluateAsInt64
_ZNK4llvm11RISCVMCExpr25evaluateAsRelocatableImplERNS_7MCValueEPKNS_11MCAsmLayoutEPKNS_7MCFixupE|llvm::RISCVMCExpr::evaluateAsRelocatableImpl
_ZNK4llvm11RISCVMCExpr24fixELFSymbolsInTLSFixupsERNS_11MCAssemblerE|llvm::RISCVMCExpr::fixELFSymbolsInTLSFixups
_ZNK4llvm11RISCVMCExpr15getPCRelHiFixupEPPKNS_10MCFragmentE|llvm::RISCVMCExpr::getPCRelHiFixup
_ZN4llvm11RISCVMCExpr21getVariantKindForNameENS_9StringRefE|llvm::RISCVMCExpr::getVariantKindForName
_ZN4llvm11RISCVMCExpr18getVariantKindNameENS0_11VariantKindE|llvm::RISCVMCExpr::getVariantKindName
_ZNK4llvm11RISCVMCExpr9printImplERNS_11raw_ostreamEPKNS_9MCAsmInfoE|llvm::RISCVMCExpr::printImpl
_ZNK4llvm11RISCVMCExpr13visitUsedExprERNS_10MCStreamerE|llvm::RISCVMCExpr::visitUsedExpr
_ZN4llvm11RISCVMatInt15generateInstSeqElbRNS_11SmallVectorINS0_4InstELj8EEE|llvm::RISCVMatInt::generateInstSeq
_ZN4llvm11RISCVMatInt13getIntMatCostERKNS_5APIntEjb|llvm::RISCVMatInt::getIntMatCost
_ZN4llvm22RISCVTargetAsmStreamerC1ERNS_10MCStreamerERNS_21formatted_raw_ostreamE|llvm::RISCVTargetAsmStreamer::RISCVTargetAsmStreamer
_ZN4llvm22RISCVTargetAsmStreamer13emitAttributeEjj|llvm::RISCVTargetAsmStreamer::emitAttribute
_ZN4llvm22RISCVTargetAsmStreamer24emitDirectiveOptionNoPICEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionNoPIC
_ZN4llvm22RISCVTargetAsmStreamer24emitDirectiveOptionNoRVCEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionNoRVC
_ZN4llvm22RISCVTargetAsmStreamer26emitDirectiveOptionNoRelaxEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionNoRelax
_ZN4llvm22RISCVTargetAsmStreamer22emitDirectiveOptionPICEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionPIC
_ZN4llvm22RISCVTargetAsmStreamer22emitDirectiveOptionPopEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionPop
_ZN4llvm22RISCVTargetAsmStreamer23emitDirectiveOptionPushEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionPush
_ZN4llvm22RISCVTargetAsmStreamer22emitDirectiveOptionRVCEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionRVC
_ZN4llvm22RISCVTargetAsmStreamer24emitDirectiveOptionRelaxEv|llvm::RISCVTargetAsmStreamer::emitDirectiveOptionRelax
_ZN4llvm22RISCVTargetAsmStreamer20emitIntTextAttributeEjjNS_9StringRefE|llvm::RISCVTargetAsmStreamer::emitIntTextAttribute
_ZN4llvm22RISCVTargetAsmStreamer17emitTextAttributeEjNS_9StringRefE|llvm::RISCVTargetAsmStreamer::emitTextAttribute
_ZN4llvm22RISCVTargetAsmStreamer22finishAttributeSectionEv|llvm::RISCVTargetAsmStreamer::finishAttributeSection
_ZN4llvm19RISCVTargetStreamerC1ERNS_10MCStreamerE|llvm::RISCVTargetStreamer::RISCVTargetStreamer
_ZN4llvm19RISCVTargetStreamer13emitAttributeEjj|llvm::RISCVTargetStreamer::emitAttribute
_ZN4llvm19RISCVTargetStreamer24emitDirectiveOptionNoPICEv|llvm::RISCVTargetStreamer::emitDirectiveOptionNoPIC
_ZN4llvm19RISCVTargetStreamer24emitDirectiveOptionNoRVCEv|llvm::RISCVTargetStreamer::emitDirectiveOptionNoRVC
_ZN4llvm19RISCVTargetStreamer26emitDirectiveOptionNoRelaxEv|llvm::RISCVTargetStreamer::emitDirectiveOptionNoRelax
_ZN4llvm19RISCVTargetStreamer22emitDirectiveOptionPICEv|llvm::RISCVTargetStreamer::emitDirectiveOptionPIC
_ZN4llvm19RISCVTargetStreamer22emitDirectiveOptionPopEv|llvm::RISCVTargetStreamer::emitDirectiveOptionPop
_ZN4llvm19RISCVTargetStreamer23emitDirectiveOptionPushEv|llvm::RISCVTargetStreamer::emitDirectiveOptionPush
_ZN4llvm19RISCVTargetStreamer22emitDirectiveOptionRVCEv|llvm::RISCVTargetStreamer::emitDirectiveOptionRVC
_ZN4llvm19RISCVTargetStreamer24emitDirectiveOptionRelaxEv|llvm::RISCVTargetStreamer::emitDirectiveOptionRelax
_ZN4llvm19RISCVTargetStreamer20emitIntTextAttributeEjjNS_9StringRefE|llvm::RISCVTargetStreamer::emitIntTextAttribute
_ZN4llvm19RISCVTargetStreamer20emitTargetAttributesERKNS_15MCSubtargetInfoE|llvm::RISCVTargetStreamer::emitTargetAttributes
_ZN4llvm19RISCVTargetStreamer17emitTextAttributeEjNS_9StringRefE|llvm::RISCVTargetStreamer::emitTextAttribute
_ZN4llvm19RISCVTargetStreamer6finishEv|llvm::RISCVTargetStreamer::finish
_ZN4llvm19RISCVTargetStreamer22finishAttributeSectionEv|llvm::RISCVTargetStreamer::finishAttributeSection
_ZN12_GLOBAL__N_115RISCVAsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE|(anonymous namespace)::RISCVAsmPrinter::emitPseudoExpansionLowering
_ZN4llvm18RISCVFrameLoweringC1ERKNS_14RISCVSubtargetE|llvm::RISCVFrameLowering::RISCVFrameLowering
_ZNK4llvm17RISCVRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj|llvm::RISCVRegisterInfo::getPointerRegClass
_ZNK4llvm17RISCVRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE|llvm::RISCVRegisterInfo::requiresFrameIndexScavenging
_ZNK4llvm17RISCVRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE|llvm::RISCVRegisterInfo::requiresRegisterScavenging
_ZNK4llvm14RISCVSubtarget17enableLinkerRelaxEv|llvm::RISCVSubtarget::enableLinkerRelax
_ZNK4llvm14RISCVSubtarget22enableMachineSchedulerEv|llvm::RISCVSubtarget::enableMachineScheduler
_ZNK4llvm14RISCVSubtarget19enableRVCHintInstrsEv|llvm::RISCVSubtarget::enableRVCHintInstrs
_ZNK4llvm14RISCVSubtarget17enableSaveRestoreEv|llvm::RISCVSubtarget::enableSaveRestore
_ZNK4llvm14RISCVSubtarget16getFrameLoweringEv|llvm::RISCVSubtarget::getFrameLowering
_ZNK4llvm14RISCVSubtarget12getInstrInfoEv|llvm::RISCVSubtarget::getInstrInfo
_ZNK4llvm14RISCVSubtarget15getRegisterInfoEv|llvm::RISCVSubtarget::getRegisterInfo
_ZNK4llvm14RISCVSubtarget19getSelectionDAGInfoEv|llvm::RISCVSubtarget::getSelectionDAGInfo
_ZNK4llvm14RISCVSubtarget12getTargetABIEv|llvm::RISCVSubtarget::getTargetABI
_ZNK4llvm14RISCVSubtarget17getTargetLoweringEv|llvm::RISCVSubtarget::getTargetLowering
_ZNK4llvm14RISCVSubtarget7getXLenEv|llvm::RISCVSubtarget::getXLen
_ZNK4llvm14RISCVSubtarget9getXLenVTEv|llvm::RISCVSubtarget::getXLenVT
_ZNK4llvm14RISCVSubtarget10hasStdExtAEv|llvm::RISCVSubtarget::hasStdExtA
_ZNK4llvm14RISCVSubtarget10hasStdExtBEv|llvm::RISCVSubtarget::hasStdExtB
_ZNK4llvm14RISCVSubtarget10hasStdExtCEv|llvm::RISCVSubtarget::hasStdExtC
_ZNK4llvm14RISCVSubtarget10hasStdExtDEv|llvm::RISCVSubtarget::hasStdExtD
_ZNK4llvm14RISCVSubtarget10hasStdExtFEv|llvm::RISCVSubtarget::hasStdExtF
_ZNK4llvm14RISCVSubtarget10hasStdExtMEv|llvm::RISCVSubtarget::hasStdExtM
_ZNK4llvm14RISCVSubtarget10hasStdExtVEv|llvm::RISCVSubtarget::hasStdExtV
_ZNK4llvm14RISCVSubtarget12hasStdExtZbaEv|llvm::RISCVSubtarget::hasStdExtZba
_ZNK4llvm14RISCVSubtarget12hasStdExtZbbEv|llvm::RISCVSubtarget::hasStdExtZbb
_ZNK4llvm14RISCVSubtarget12hasStdExtZbcEv|llvm::RISCVSubtarget::hasStdExtZbc
_ZNK4llvm14RISCVSubtarget12hasStdExtZbeEv|llvm::RISCVSubtarget::hasStdExtZbe
_ZNK4llvm14RISCVSubtarget12hasStdExtZbfEv|llvm::RISCVSubtarget::hasStdExtZbf
_ZNK4llvm14RISCVSubtarget12hasStdExtZbmEv|llvm::RISCVSubtarget::hasStdExtZbm
_ZNK4llvm14RISCVSubtarget12hasStdExtZbpEv|llvm::RISCVSubtarget::hasStdExtZbp
_ZNK4llvm14RISCVSubtarget20hasStdExtZbproposedcEv|llvm::RISCVSubtarget::hasStdExtZbproposedc
_ZNK4llvm14RISCVSubtarget12hasStdExtZbrEv|llvm::RISCVSubtarget::hasStdExtZbr
_ZNK4llvm14RISCVSubtarget12hasStdExtZbsEv|llvm::RISCVSubtarget::hasStdExtZbs
_ZNK4llvm14RISCVSubtarget12hasStdExtZbtEv|llvm::RISCVSubtarget::hasStdExtZbt
_ZNK4llvm14RISCVSubtarget12hasStdExtZfhEv|llvm::RISCVSubtarget::hasStdExtZfh
_ZNK4llvm14RISCVSubtarget14hasStdExtZvamoEv|llvm::RISCVSubtarget::hasStdExtZvamo
_ZNK4llvm14RISCVSubtarget16hasStdExtZvlssegEv|llvm::RISCVSubtarget::hasStdExtZvlsseg
_ZNK4llvm14RISCVSubtarget7is64BitEv|llvm::RISCVSubtarget::is64Bit
_ZNK4llvm14RISCVSubtarget7isRV32EEv|llvm::RISCVSubtarget::isRV32E
_ZNK4llvm14RISCVSubtarget24isRegisterReservedByUserENS_8RegisterE|llvm::RISCVSubtarget::isRegisterReservedByUser
_ZNK4llvm19RISCVTargetLowering30convertSelectOfConstantsToMathENS_3EVTE|llvm::RISCVTargetLowering::convertSelectOfConstantsToMath
_ZNK4llvm19RISCVTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE|llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic
_ZNK4llvm19RISCVTargetLowering28getExtendForAtomicCmpSwapArgEv|llvm::RISCVTargetLowering::getExtendForAtomicCmpSwapArg
_ZNK4llvm19RISCVTargetLowering21getExtendForAtomicOpsEv|llvm::RISCVTargetLowering::getExtendForAtomicOps
_ZNK4llvm19RISCVTargetLowering12getSubtargetEv|llvm::RISCVTargetLowering::getSubtarget
_ZNK4llvm19RISCVTargetLowering28shouldConsiderGEPOffsetSplitEv|llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit
_ZNK4llvm19RISCVTargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE|llvm::RISCVTargetLowering::shouldConvertConstantLoadToIntImm
_ZNK4llvm19RISCVTargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE|llvm::RISCVTargetLowering::shouldExpandShift
_ZNK4llvm19RISCVTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE|llvm::RISCVTargetLowering::shouldInsertFencesForAtomic
_ZNK4llvm18RISCVTargetMachine18getObjFileLoweringEv|llvm::RISCVTargetMachine::getObjFileLowering
_ZNK4llvm18RISCVTargetMachine16getSubtargetImplEv|llvm::RISCVTargetMachine::getSubtargetImpl
_ZN4llvm17RISCVCallLoweringC1ERKNS_19RISCVTargetLoweringE|llvm::RISCVCallLowering::RISCVCallLowering
_ZNK4llvm17RISCVCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE|llvm::RISCVCallLowering::lowerCall
_ZNK4llvm17RISCVCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE|llvm::RISCVCallLowering::lowerFormalArguments
_ZNK4llvm17RISCVCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE|llvm::RISCVCallLowering::lowerReturn
_ZNK4llvm18RISCVFrameLowering9adjustRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_lNS4_6MIFlagE|llvm::RISCVFrameLowering::adjustReg
_ZNK4llvm18RISCVFrameLowering16canUseAsEpilogueERKNS_17MachineBasicBlockE|llvm::RISCVFrameLowering::canUseAsEpilogue
_ZNK4llvm18RISCVFrameLowering16canUseAsPrologueERKNS_17MachineBasicBlockE|llvm::RISCVFrameLowering::canUseAsPrologue
_ZNK4llvm18RISCVFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE|llvm::RISCVFrameLowering::determineCalleeSaves
_ZNK4llvm18RISCVFrameLowering20determineFrameLayoutERNS_15MachineFunctionE|llvm::RISCVFrameLowering::determineFrameLayout
_ZNK4llvm18RISCVFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE|llvm::RISCVFrameLowering::eliminateCallFramePseudoInstr
_ZNK4llvm18RISCVFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE|llvm::RISCVFrameLowering::emitEpilogue
_ZNK4llvm18RISCVFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE|llvm::RISCVFrameLowering::emitPrologue
_ZNK4llvm18RISCVFrameLowering22getFirstSPAdjustAmountERKNS_15MachineFunctionE|llvm::RISCVFrameLowering::getFirstSPAdjustAmount
_ZNK4llvm18RISCVFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE|llvm::RISCVFrameLowering::getFrameIndexReference
_ZNK4llvm18RISCVFrameLowering5hasBPERKNS_15MachineFunctionE|llvm::RISCVFrameLowering::hasBP
_ZNK4llvm18RISCVFrameLowering5hasFPERKNS_15MachineFunctionE|llvm::RISCVFrameLowering::hasFP
_ZNK4llvm18RISCVFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE|llvm::RISCVFrameLowering::hasReservedCallFrame
_ZNK4llvm18RISCVFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE|llvm::RISCVFrameLowering::processFunctionBeforeFrameFinalized
_ZNK4llvm18RISCVFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15Mutabl9084290|llvm::RISCVFrameLowering::restoreCalleeSavedRegisters
_ZNK4llvm18RISCVFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefI15021128|llvm::RISCVFrameLowering::spillCalleeSavedRegisters
_ZN4llvm24RISCVMachineFunctionInfoC1ERKNS_15MachineFunctionE|llvm::RISCVMachineFunctionInfo::RISCVMachineFunctionInfo
_ZNK4llvm24RISCVMachineFunctionInfo19getLibCallStackSizeEv|llvm::RISCVMachineFunctionInfo::getLibCallStackSize
_ZN4llvm24RISCVMachineFunctionInfo20getMoveF64FrameIndexERNS_15MachineFunctionE|llvm::RISCVMachineFunctionInfo::getMoveF64FrameIndex
_ZNK4llvm24RISCVMachineFunctionInfo20getVarArgsFrameIndexEv|llvm::RISCVMachineFunctionInfo::getVarArgsFrameIndex
_ZNK4llvm24RISCVMachineFunctionInfo18getVarArgsSaveSizeEv|llvm::RISCVMachineFunctionInfo::getVarArgsSaveSize
_ZN4llvm24RISCVMachineFunctionInfo19setLibCallStackSizeEj|llvm::RISCVMachineFunctionInfo::setLibCallStackSize
_ZN4llvm24RISCVMachineFunctionInfo20setVarArgsFrameIndexEi|llvm::RISCVMachineFunctionInfo::setVarArgsFrameIndex
_ZN4llvm24RISCVMachineFunctionInfo18setVarArgsSaveSizeEi|llvm::RISCVMachineFunctionInfo::setVarArgsSaveSize
_ZNK4llvm24RISCVMachineFunctionInfo22useSaveRestoreLibCallsERKNS_15MachineFunctionE|llvm::RISCVMachineFunctionInfo::useSaveRestoreLibCalls
_ZN4llvm17RISCVDAGToDAGISel19CheckComplexPatternEPNS_6SDNodeES2_NS_7SDValueEjRNS_15SmallVectorImplISt4pairIS3_S2_EEE|llvm::RISCVDAGToDAGISel::CheckComplexPattern
_ZNK4llvm17RISCVDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj|llvm::RISCVDAGToDAGISel::CheckNodePredicate
_ZNK4llvm17RISCVDAGToDAGISel21CheckPatternPredicateEj|llvm::RISCVDAGToDAGISel::CheckPatternPredicate
_ZNK4llvm17RISCVDAGToDAGISel11MatchSLLIUWEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::MatchSLLIUW
_ZNK4llvm17RISCVDAGToDAGISel10MatchSRLIWEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::MatchSRLIW
_ZN4llvm17RISCVDAGToDAGISel18PostprocessISelDAGEv|llvm::RISCVDAGToDAGISel::PostprocessISelDAG
_ZN4llvm17RISCVDAGToDAGISelC1ERNS_18RISCVTargetMachineE|llvm::RISCVDAGToDAGISel::RISCVDAGToDAGISel
_ZN4llvm17RISCVDAGToDAGISel14RunSDNodeXFormENS_7SDValueEj|llvm::RISCVDAGToDAGISel::RunSDNodeXForm
_ZN4llvm17RISCVDAGToDAGISel6SelectEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::Select
_ZN4llvm17RISCVDAGToDAGISel12SelectAddrFIENS_7SDValueERS1_|llvm::RISCVDAGToDAGISel::SelectAddrFI
_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::SelectCode
_ZN4llvm17RISCVDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE|llvm::RISCVDAGToDAGISel::SelectInlineAsmMemoryOperand
_ZN4llvm17RISCVDAGToDAGISel23doPeepholeLoadStoreADDIEv|llvm::RISCVDAGToDAGISel::doPeepholeLoadStoreADDI
_ZNK4llvm17RISCVDAGToDAGISel11getPassNameEv|llvm::RISCVDAGToDAGISel::getPassName
_ZN4llvm17RISCVDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE|llvm::RISCVDAGToDAGISel::runOnMachineFunction
_ZN4llvm17RISCVDAGToDAGISel10selectVLOpENS_7SDValueERS1_|llvm::RISCVDAGToDAGISel::selectVLOp
_ZN4llvm17RISCVDAGToDAGISel11selectVLSEGEPNS_6SDNodeEjb|llvm::RISCVDAGToDAGISel::selectVLSEG
_ZN4llvm17RISCVDAGToDAGISel13selectVLSEGFFEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::selectVLSEGFF
_ZN4llvm17RISCVDAGToDAGISel17selectVLSEGFFMaskEPNS_6SDNodeE|llvm::RISCVDAGToDAGISel::selectVLSEGFFMask
_ZN4llvm17RISCVDAGToDAGISel15selectVLSEGMaskEPNS_6SDNodeEjb|llvm::RISCVDAGToDAGISel::selectVLSEGMask
_ZN4llvm17RISCVDAGToDAGISel12selectVLXSEGEPNS_6SDNodeEj|llvm::RISCVDAGToDAGISel::selectVLXSEG
_ZN4llvm17RISCVDAGToDAGISel16selectVLXSEGMaskEPNS_6SDNodeEj|llvm::RISCVDAGToDAGISel::selectVLXSEGMask
_ZN4llvm17RISCVDAGToDAGISel11selectVSSEGEPNS_6SDNodeEjb|llvm::RISCVDAGToDAGISel::selectVSSEG
_ZN4llvm17RISCVDAGToDAGISel15selectVSSEGMaskEPNS_6SDNodeEjb|llvm::RISCVDAGToDAGISel::selectVSSEGMask
_ZN4llvm17RISCVDAGToDAGISel12selectVSXSEGEPNS_6SDNodeEj|llvm::RISCVDAGToDAGISel::selectVSXSEG
_ZN4llvm17RISCVDAGToDAGISel16selectVSXSEGMaskEPNS_6SDNodeEj|llvm::RISCVDAGToDAGISel::selectVSXSEGMask
_ZN4llvm17RISCVDAGToDAGISel12selectVSplatENS_7SDValueERS1_|llvm::RISCVDAGToDAGISel::selectVSplat
_ZN4llvm17RISCVDAGToDAGISel17selectVSplatSimm5ENS_7SDValueERS1_|llvm::RISCVDAGToDAGISel::selectVSplatSimm5
_ZN4llvm17RISCVDAGToDAGISel17selectVSplatUimm5ENS_7SDValueERS1_|llvm::RISCVDAGToDAGISel::selectVSplatUimm5
_ZNK4llvm19RISCVTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE|llvm::RISCVTargetLowering::CanLowerReturn
_ZNK4llvm19RISCVTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj|llvm::RISCVTargetLowering::ComputeNumSignBitsForTargetNode
_ZNK4llvm19RISCVTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE|llvm::RISCVTargetLowering::EmitInstrWithCustomInserter
_ZNK4llvm19RISCVTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE|llvm::RISCVTargetLowering::LowerAsmOperandForConstraint
_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE|llvm::RISCVTargetLowering::LowerCall
_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE|llvm::RISCVTargetLowering::LowerFormalArguments
_ZNK4llvm19RISCVTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::LowerINTRINSIC_WO_CHAIN
_ZNK4llvm19RISCVTargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::LowerINTRINSIC_W_CHAIN
_ZNK4llvm19RISCVTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::LowerOperation
_ZNK4llvm19RISCVTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE|llvm::RISCVTargetLowering::LowerReturn
_ZNK4llvm19RISCVTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE|llvm::RISCVTargetLowering::PerformDAGCombine
_ZN4llvm19RISCVTargetLoweringC1ERKNS_13TargetMachineERKNS_14RISCVSubtargetE|llvm::RISCVTargetLowering::RISCVTargetLowering
_ZNK4llvm19RISCVTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE|llvm::RISCVTargetLowering::ReplaceNodeResults
_ZNK4llvm19RISCVTargetLowering16analyzeInputArgsERNS_15MachineFunctionERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEEb|llvm::RISCVTargetLowering::analyzeInputArgs
_ZNK4llvm19RISCVTargetLowering17analyzeOutputArgsERNS_15MachineFunctionERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEbPNS_14TargetLowering16CallLoweringInfoE|llvm::RISCVTargetLowering::analyzeOutputArgs
_ZNK4llvm19RISCVTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj|llvm::RISCVTargetLowering::computeKnownBitsForTargetNode
_ZNK4llvm19RISCVTargetLowering22decomposeMulByConstantERNS_11LLVMContextENS_3EVTENS_7SDValueE|llvm::RISCVTargetLowering::decomposeMulByConstant
_ZNK4llvm19RISCVTargetLowering16emitLeadingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE|llvm::RISCVTargetLowering::emitLeadingFence
_ZNK4llvm19RISCVTargetLowering32emitMaskedAtomicCmpXchgIntrinsicERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_17AtomicCmpXch4826598|llvm::RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic
_ZNK4llvm19RISCVTargetLowering28emitMaskedAtomicRMWIntrinsicERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_13AtomicRMWInstEPN5092888|llvm::RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic
_ZNK4llvm19RISCVTargetLowering17emitTrailingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE|llvm::RISCVTargetLowering::emitTrailingFence
_ZNK4llvm19RISCVTargetLowering7getAddrEPT_RNS_12SelectionDAGEb|llvm::RISCVTargetLowering::getAddr
_ZNK4llvm19RISCVTargetLowering17getConstraintTypeENS_9StringRefE|llvm::RISCVTargetLowering::getConstraintType
_ZNK4llvm19RISCVTargetLowering17getDynamicTLSAddrEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE|llvm::RISCVTargetLowering::getDynamicTLSAddr
_ZNK4llvm19RISCVTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE|llvm::RISCVTargetLowering::getExceptionPointerRegister
_ZNK4llvm19RISCVTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE|llvm::RISCVTargetLowering::getExceptionSelectorRegister
_ZNK4llvm19RISCVTargetLowering25getInlineAsmMemConstraintENS_9StringRefE|llvm::RISCVTargetLowering::getInlineAsmMemConstraint
_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE|llvm::RISCVTargetLowering::getRegForInlineAsmConstraint
_ZNK4llvm19RISCVTargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE|llvm::RISCVTargetLowering::getRegisterByName
_ZNK4llvm19RISCVTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE|llvm::RISCVTargetLowering::getSetCCResultType
_ZNK4llvm19RISCVTargetLowering16getStaticTLSAddrEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGEb|llvm::RISCVTargetLowering::getStaticTLSAddr
_ZNK4llvm19RISCVTargetLowering17getTargetNodeNameEj|llvm::RISCVTargetLowering::getTargetNodeName
_ZNK4llvm19RISCVTargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj|llvm::RISCVTargetLowering::getTgtMemIntrinsic
_ZNK4llvm19RISCVTargetLowering23hasBitPreservingFPLogicENS_3EVTE|llvm::RISCVTargetLowering::hasBitPreservingFPLogic
_ZNK4llvm19RISCVTargetLowering22isCheapToSpeculateCtlzEv|llvm::RISCVTargetLowering::isCheapToSpeculateCtlz
_ZNK4llvm19RISCVTargetLowering22isCheapToSpeculateCttzEv|llvm::RISCVTargetLowering::isCheapToSpeculateCttz
_ZNK4llvm19RISCVTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE|llvm::RISCVTargetLowering::isDesirableToCommuteWithShift
_ZNK4llvm19RISCVTargetLowering33isEligibleForTailCallOptimizationERNS_7CCStateERNS_14TargetLowering16CallLoweringInfoERNS_15MachineFunctionERKNS_11Sma14937923|llvm::RISCVTargetLowering::isEligibleForTailCallOptimization
_ZNK4llvm19RISCVTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE|llvm::RISCVTargetLowering::isFMAFasterThanFMulAndFAdd
_ZNK4llvm19RISCVTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb|llvm::RISCVTargetLowering::isFPImmLegal
_ZNK4llvm19RISCVTargetLowering19isLegalAddImmediateEl|llvm::RISCVTargetLowering::isLegalAddImmediate
_ZNK4llvm19RISCVTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE|llvm::RISCVTargetLowering::isLegalAddressingMode
_ZNK4llvm19RISCVTargetLowering20isLegalICmpImmediateEl|llvm::RISCVTargetLowering::isLegalICmpImmediate
_ZNK4llvm19RISCVTargetLowering21isSExtCheaperThanZExtENS_3EVTES1_|llvm::RISCVTargetLowering::isSExtCheaperThanZExt
_ZNK4llvm19RISCVTargetLowering14isTruncateFreeEPNS_4TypeES2_|llvm::RISCVTargetLowering::isTruncateFree
_ZNK4llvm19RISCVTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE|llvm::RISCVTargetLowering::isZExtFree
_ZNK4llvm19RISCVTargetLowering17lowerBlockAddressENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerBlockAddress
_ZNK4llvm19RISCVTargetLowering17lowerConstantPoolENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerConstantPool
_ZNK4llvm19RISCVTargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerEXTRACT_VECTOR_ELT
_ZNK4llvm19RISCVTargetLowering14lowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerFRAMEADDR
_ZNK4llvm19RISCVTargetLowering18lowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerGlobalAddress
_ZNK4llvm19RISCVTargetLowering21lowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerGlobalTLSAddress
_ZNK4llvm19RISCVTargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerINSERT_VECTOR_ELT
_ZNK4llvm19RISCVTargetLowering14lowerJumpTableENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerJumpTable
_ZNK4llvm19RISCVTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerRETURNADDR
_ZNK4llvm19RISCVTargetLowering11lowerSELECTENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerSELECT
_ZNK4llvm19RISCVTargetLowering16lowerSPLATVECTORENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerSPLATVECTOR
_ZNK4llvm19RISCVTargetLowering19lowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerShiftLeftParts
_ZNK4llvm19RISCVTargetLowering20lowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGEb|llvm::RISCVTargetLowering::lowerShiftRightParts
_ZNK4llvm19RISCVTargetLowering12lowerVASTARTENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerVASTART
_ZNK4llvm19RISCVTargetLowering18lowerVectorMaskExtENS_7SDValueERNS_12SelectionDAGEl|llvm::RISCVTargetLowering::lowerVectorMaskExt
_ZNK4llvm19RISCVTargetLowering20lowerVectorMaskTruncENS_7SDValueERNS_12SelectionDAGE|llvm::RISCVTargetLowering::lowerVectorMaskTrunc
_ZNK4llvm19RISCVTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE|llvm::RISCVTargetLowering::mayBeEmittedAsTailCall
_ZNK4llvm19RISCVTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE|llvm::RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR
_ZNK4llvm19RISCVTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE|llvm::RISCVTargetLowering::shouldExpandAtomicRMWInIR
_ZNK4llvm19RISCVTargetLowering25shouldExtendTypeInLibCallENS_3EVTE|llvm::RISCVTargetLowering::shouldExtendTypeInLibCall
_ZNK4llvm19RISCVTargetLowering29shouldSignExtendTypeInLibCallENS_3EVTEb|llvm::RISCVTargetLowering::shouldSignExtendTypeInLibCall
_ZNK4llvm19RISCVTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE|llvm::RISCVTargetLowering::targetShrinkDemandedConstant
_ZNK4llvm19RISCVTargetLowering22validateCCReservedRegsERKNS_15SmallVectorImplISt4pairINS_8RegisterENS_7SDValueEEEERNS_15MachineFunctionE|llvm::RISCVTargetLowering::validateCCReservedRegs
_ZN4llvm14RISCVInstrInfoC1ERNS_14RISCVSubtargetE|llvm::RISCVInstrInfo::RISCVInstrInfo
_ZNK4llvm14RISCVInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb|llvm::RISCVInstrInfo::analyzeBranch
_ZNK4llvm14RISCVInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_|llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint
_ZNK4llvm14RISCVInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE|llvm::RISCVInstrInfo::buildOutlinedFrame
_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b|llvm::RISCVInstrInfo::copyPhysReg
_ZNK4llvm14RISCVInstrInfo35decomposeMachineOperandsTargetFlagsEj|llvm::RISCVInstrInfo::decomposeMachineOperandsTargetFlags
_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE|llvm::RISCVInstrInfo::getBranchDestBlock
_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE|llvm::RISCVInstrInfo::getInstSizeInBytes
_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE|llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth
_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE|llvm::RISCVInstrInfo::getOutliningCandidateInfo
_ZNK4llvm14RISCVInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj|llvm::RISCVInstrInfo::getOutliningType
_ZNK4llvm14RISCVInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv|llvm::RISCVInstrInfo::getSerializableDirectMachineOperandTargetFlags
_ZNK4llvm14RISCVInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi|llvm::RISCVInstrInfo::insertBranch
_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE|llvm::RISCVInstrInfo::insertIndirectBranch
_ZNK4llvm14RISCVInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machi4155215|llvm::RISCVInstrInfo::insertOutlinedCall
_ZNK4llvm14RISCVInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE|llvm::RISCVInstrInfo::isAsCheapAsAMove
_ZNK4llvm14RISCVInstrInfo21isBranchOffsetInRangeEjl|llvm::RISCVInstrInfo::isBranchOffsetInRange
_ZNK4llvm14RISCVInstrInfo15isCopyInstrImplERKNS_12MachineInstrE|llvm::RISCVInstrInfo::isCopyInstrImpl
_ZNK4llvm14RISCVInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb|llvm::RISCVInstrInfo::isFunctionSafeToOutlineFrom
_ZNK4llvm14RISCVInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi|llvm::RISCVInstrInfo::isLoadFromStackSlot
_ZNK4llvm14RISCVInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj|llvm::RISCVInstrInfo::isMBBSafeToOutlineFrom
_ZNK4llvm14RISCVInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi|llvm::RISCVInstrInfo::isStoreToStackSlot
_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319|llvm::RISCVInstrInfo::loadRegFromStackSlot
_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE|llvm::RISCVInstrInfo::movImm
_ZNK4llvm14RISCVInstrInfo12removeBranchERNS_17MachineBasicBlockEPi|llvm::RISCVInstrInfo::removeBranch
_ZNK4llvm14RISCVInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE|llvm::RISCVInstrInfo::reverseBranchCondition
_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132|llvm::RISCVInstrInfo::storeRegToStackSlot
_ZNK4llvm14RISCVInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE|llvm::RISCVInstrInfo::verifyInstruction
_ZNK12_GLOBAL__N_124RISCVInstructionSelector32computeAvailableFunctionFeaturesEPKN4llvm14RISCVSubtargetEPKNS1_15MachineFunctionE|(anonymous namespace)::RISCVInstructionSelector::computeAvailableFunctionFeatures
_ZNK12_GLOBAL__N_124RISCVInstructionSelector30computeAvailableModuleFeaturesEPKN4llvm14RISCVSubtargetE|(anonymous namespace)::RISCVInstructionSelector::computeAvailableModuleFeatures
_ZNK12_GLOBAL__N_124RISCVInstructionSelector20getAvailableFeaturesEv|(anonymous namespace)::RISCVInstructionSelector::getAvailableFeatures
_ZNK12_GLOBAL__N_124RISCVInstructionSelector13getMatchTableEv|(anonymous namespace)::RISCVInstructionSelector::getMatchTable
_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE|(anonymous namespace)::RISCVInstructionSelector::selectImpl
_ZN12_GLOBAL__N_124RISCVInstructionSelector30setupGeneratedPerFunctionStateERN4llvm15MachineFunctionE|(anonymous namespace)::RISCVInstructionSelector::setupGeneratedPerFunctionState
_ZNK12_GLOBAL__N_124RISCVInstructionSelector24testImmPredicate_APFloatEjRKN4llvm7APFloatE|(anonymous namespace)::RISCVInstructionSelector::testImmPredicate_APFloat
_ZNK12_GLOBAL__N_124RISCVInstructionSelector22testImmPredicate_APIntEjRKN4llvm5APIntE|(anonymous namespace)::RISCVInstructionSelector::testImmPredicate_APInt
_ZNK12_GLOBAL__N_124RISCVInstructionSelector20testImmPredicate_I64Ejl|(anonymous namespace)::RISCVInstructionSelector::testImmPredicate_I64
_ZNK12_GLOBAL__N_124RISCVInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE|(anonymous namespace)::RISCVInstructionSelector::testMIPredicate_MI
_ZN4llvm18RISCVLegalizerInfoC1ERKNS_14RISCVSubtargetE|llvm::RISCVLegalizerInfo::RISCVLegalizerInfo
_ZN4llvm21RISCVRegisterBankInfoC1ERKNS_18TargetRegisterInfoE|llvm::RISCVRegisterBankInfo::RISCVRegisterBankInfo
_ZN4llvm17RISCVRegisterInfoC1Ej|llvm::RISCVRegisterInfo::RISCVRegisterInfo
_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE|llvm::RISCVRegisterInfo::eliminateFrameIndex
_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj|llvm::RISCVRegisterInfo::getCallPreservedMask
_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE|llvm::RISCVRegisterInfo::getCalleeSavedRegs
_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE|llvm::RISCVRegisterInfo::getFrameRegister
_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv|llvm::RISCVRegisterInfo::getNoPreservedMask
_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE|llvm::RISCVRegisterInfo::getReservedRegs
_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi|llvm::RISCVRegisterInfo::hasReservedSpillSlot
_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE|llvm::RISCVRegisterInfo::isAsmClobberable
_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE|llvm::RISCVRegisterInfo::isConstantPhysReg
_ZN4llvm14RISCVSubtargetC1ERKNS_6TripleENS_9StringRefES4_S4_S4_RKNS_13TargetMachineE|llvm::RISCVSubtarget::RISCVSubtarget
_ZN4llvm14RISCVSubtarget6anchorEv|llvm::RISCVSubtarget::anchor
_ZNK4llvm14RISCVSubtarget15getCallLoweringEv|llvm::RISCVSubtarget::getCallLowering
_ZNK4llvm14RISCVSubtarget22getInstructionSelectorEv|llvm::RISCVSubtarget::getInstructionSelector
_ZNK4llvm14RISCVSubtarget16getLegalizerInfoEv|llvm::RISCVSubtarget::getLegalizerInfo
_ZNK4llvm14RISCVSubtarget14getRegBankInfoEv|llvm::RISCVSubtarget::getRegBankInfo
_ZN4llvm14RISCVSubtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_S4_S4_|llvm::RISCVSubtarget::initializeSubtargetDependencies
_ZN4llvm12RISCVTTIImplC1EPKNS_18RISCVTargetMachineERKNS_8FunctionE|llvm::RISCVTTIImpl::RISCVTTIImpl
_ZNK4llvm12RISCVTTIImpl5getSTEv|llvm::RISCVTTIImpl::getST
_ZNK4llvm12RISCVTTIImpl6getTLIEv|llvm::RISCVTTIImpl::getTLI
_ZN4llvm18RISCVTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model1612818|llvm::RISCVTargetMachine::RISCVTargetMachine
_ZN4llvm18RISCVTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE|llvm::RISCVTargetMachine::createPassConfig
_ZNK4llvm18RISCVTargetMachine16getSubtargetImplERKNS_8FunctionE|llvm::RISCVTargetMachine::getSubtargetImpl
_ZN4llvm18RISCVTargetMachine22getTargetTransformInfoERKNS_8FunctionE|llvm::RISCVTargetMachine::getTargetTransformInfo
_ZNK4llvm18RISCVTargetMachine19isNoopAddrSpaceCastEjj|llvm::RISCVTargetMachine::isNoopAddrSpaceCast
_ZN4llvm24RISCVELFTargetObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE|llvm::RISCVELFTargetObjectFile::Initialize
_ZNK4llvm24RISCVELFTargetObjectFile22SelectSectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE|llvm::RISCVELFTargetObjectFile::SelectSectionForGlobal
_ZN4llvm24RISCVELFTargetObjectFile17getModuleMetadataERNS_6ModuleE|llvm::RISCVELFTargetObjectFile::getModuleMetadata
_ZNK4llvm24RISCVELFTargetObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERNS_5AlignE|llvm::RISCVELFTargetObjectFile::getSectionForConstant
_ZNK4llvm24RISCVELFTargetObjectFile24isConstantInSmallSectionERKNS_10DataLayoutEPKNS_8ConstantE|llvm::RISCVELFTargetObjectFile::isConstantInSmallSection
_ZNK4llvm24RISCVELFTargetObjectFile22isGlobalInSmallSectionEPKNS_12GlobalObjectERKNS_13TargetMachineE|llvm::RISCVELFTargetObjectFile::isGlobalInSmallSection
_ZNK4llvm24RISCVELFTargetObjectFile16isInSmallSectionEm|llvm::RISCVELFTargetObjectFile::isInSmallSection
_ZN4llvm12RISCVTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindE|llvm::RISCVTTIImpl::getIntImmCost
_ZN4llvm12RISCVTTIImpl17getIntImmCostInstEjjRKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindEPNS_11InstructionE|llvm::RISCVTTIImpl::getIntImmCostInst
_ZN4llvm12RISCVTTIImpl19getIntImmCostIntrinEjjRKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindE|llvm::RISCVTTIImpl::getIntImmCostIntrin
_ZN4llvm3ARM5EHABI13OpcodeDecoder4ringEv|llvm::ARM::EHABI::OpcodeDecoder::ring
_ZNK3isl12noexceptions3mat13right_inverseEv|isl::noexceptions::mat::right_inverse
_ZNK3isl12noexceptions3mat12right_kernelEv|isl::noexceptions::mat::right_kernel
