{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503773951068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503773951077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 13:59:10 2017 " "Processing started: Sat Aug 26 13:59:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503773951077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773951077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2115_DualLockins -c DE2115_DualLockins " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2115_DualLockins -c DE2115_DualLockins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773951077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503773951887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503773951887 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/qsys_system.v " "Can't analyze file -- file DualLockins/qsys_system.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965517 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_reset_controller.v " "Can't analyze file -- file DualLockins/submodules/altera_reset_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_reset_synchronizer.v " "Can't analyze file -- file DualLockins/submodules/altera_reset_synchronizer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965534 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965537 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_arbitrator.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_arbitrator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965543 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965547 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965550 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_traffic_limiter.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_traffic_limiter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_reorder_memory.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_reorder_memory.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965557 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_sc_fifo.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_sc_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965560 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_pipeline_base.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_pipeline_base.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965563 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_router_002.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_router_002.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_mm_interconnect_0_router.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_mm_interconnect_0_router.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965569 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_slave_agent.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_slave_agent.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_burst_uncompressor.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_burst_uncompressor.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965576 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_master_agent.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_master_agent.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965580 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_slave_translator.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_slave_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_merlin_master_translator.sv " "Can't analyze file -- file DualLockins/submodules/altera_merlin_master_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_onchip_ram.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_onchip_ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965589 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_nco_freq_control_2.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_nco_freq_control_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965592 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_nco_freq_control_1.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_nco_freq_control_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965595 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_jtag_master.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_jtag_master.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_jtag_master_p2b_adapter.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_jtag_master_p2b_adapter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_jtag_master_b2p_adapter.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_jtag_master_b2p_adapter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_packets_to_master.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_packets_to_master.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_packets_to_bytes.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_packets_to_bytes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965612 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_bytes_to_packets.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_bytes_to_packets.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_jtag_master_timing_adt.sv " "Can't analyze file -- file DualLockins/submodules/qsys_system_jtag_master_timing_adt.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965620 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_jtag_interface.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_jtag_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_jtag_dc_streaming.v " "Can't analyze file -- file DualLockins/submodules/altera_jtag_dc_streaming.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_jtag_sld_node.v " "Can't analyze file -- file DualLockins/submodules/altera_jtag_sld_node.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965634 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_jtag_streaming.v " "Can't analyze file -- file DualLockins/submodules/altera_jtag_streaming.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_clock_crosser.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_clock_crosser.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965642 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_std_synchronizer_nocut.v " "Can't analyze file -- file DualLockins/submodules/altera_std_synchronizer_nocut.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965645 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_idle_remover.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_idle_remover.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_idle_inserter.v " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_idle_inserter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_st_pipeline_stage.sv " "Can't analyze file -- file DualLockins/submodules/altera_avalon_st_pipeline_stage.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/qsys_system_gain_controller.v " "Can't analyze file -- file DualLockins/submodules/qsys_system_gain_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/verbosity_pkg.sv " "Can't analyze file -- file DualLockins/submodules/verbosity_pkg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/avalon_mm_pkg.sv " "Can't analyze file -- file DualLockins/submodules/avalon_mm_pkg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965665 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/avalon_utilities_pkg.sv " "Can't analyze file -- file DualLockins/submodules/avalon_utilities_pkg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DualLockins/submodules/altera_avalon_mm_master_bfm.sv " "Can't analyze file -- file DualLockins/submodules/altera_avalon_mm_master_bfm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1503773965672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/cic_gain_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/cic_gain_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_gain_controller-behavior " "Found design unit 1: cic_gain_controller-behavior" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966112 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_gain_controller " "Found entity 1: cic_gain_controller" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/phasedet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/phasedet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phasedet-behavior " "Found design unit 1: phasedet-behavior" {  } { { "DualLockins/phasedet.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/phasedet.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966115 ""} { "Info" "ISGN_ENTITY_NAME" "1 phasedet " "Found entity 1: phasedet" {  } { { "DualLockins/phasedet.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/phasedet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/nco_3p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/nco_3p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_3p-behavior " "Found design unit 1: nco_3p-behavior" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966119 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_3p " "Found entity 1: nco_3p" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/dpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/dpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpll-behavior " "Found design unit 1: dpll-behavior" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966122 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpll " "Found entity 1: dpll" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/cic_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/cic_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_filter-arch " "Found design unit 1: cic_filter-arch" {  } { { "DualLockins/cic_filter.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966125 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_filter " "Found entity 1: cic_filter" {  } { { "DualLockins/cic_filter.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/mult_13x14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/mult_13x14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_13x14-SYN " "Found design unit 1: mult_13x14-SYN" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_13x14 " "Found entity 1: mult_13x14" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/lia_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/lia_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lia_core-arch " "Found design unit 1: lia_core-arch" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966131 ""} { "Info" "ISGN_ENTITY_NAME" "1 lia_core " "Found entity 1: lia_core" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/lpm_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/lpm_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add-SYN " "Found design unit 1: lpm_add-SYN" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966134 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add " "Found entity 1: lpm_add" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/dual_lia_pkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/dual_lia_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_lia_pkg-arch " "Found design unit 1: dual_lia_pkg-arch" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_lia_pkg " "Found entity 1: dual_lia_pkg" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/de2115_duallockins_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/de2115_duallockins_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2115_DualLockins_system-arch " "Found design unit 1: DE2115_DualLockins_system-arch" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966141 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2115_DualLockins_system " "Found entity 1: DE2115_DualLockins_system" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/de2115_duallockins_top.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/de2115_duallockins_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2115_DualLockins_top " "Found entity 1: DE2115_DualLockins_top" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2115_DualLockins_top " "Elaborating entity \"DE2115_DualLockins_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503773966272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2115_DualLockins_top.v(180) " "Output port \"FL_ADDR\" at DE2115_DualLockins_top.v(180) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2115_DualLockins_top.v(159) " "Output port \"LCD_BLON\" at DE2115_DualLockins_top.v(159) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2115_DualLockins_top.v(161) " "Output port \"LCD_EN\" at DE2115_DualLockins_top.v(161) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2115_DualLockins_top.v(162) " "Output port \"LCD_ON\" at DE2115_DualLockins_top.v(162) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2115_DualLockins_top.v(163) " "Output port \"LCD_RS\" at DE2115_DualLockins_top.v(163) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2115_DualLockins_top.v(164) " "Output port \"LCD_RW\" at DE2115_DualLockins_top.v(164) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2115_DualLockins_top.v(167) " "Output port \"SD_CLK\" at DE2115_DualLockins_top.v(167) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2115_DualLockins_top.v(176) " "Output port \"I2C_SCLK\" at DE2115_DualLockins_top.v(176) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2115_DualLockins_top.v(181) " "Output port \"FL_CE_N\" at DE2115_DualLockins_top.v(181) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2115_DualLockins_top.v(183) " "Output port \"FL_OE_N\" at DE2115_DualLockins_top.v(183) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2115_DualLockins_top.v(184) " "Output port \"FL_RST_N\" at DE2115_DualLockins_top.v(184) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2115_DualLockins_top.v(186) " "Output port \"FL_WE_N\" at DE2115_DualLockins_top.v(186) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2115_DualLockins_top.v(187) " "Output port \"FL_WP_N\" at DE2115_DualLockins_top.v(187) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN DE2115_DualLockins_top.v(203) " "Output port \"AIC_DIN\" at DE2115_DualLockins_top.v(203) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS DE2115_DualLockins_top.v(207) " "Output port \"AIC_SPI_CS\" at DE2115_DualLockins_top.v(207) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK DE2115_DualLockins_top.v(208) " "Output port \"AIC_XCLK\" at DE2115_DualLockins_top.v(208) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966277 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 DE2115_DualLockins_top.v(210) " "Output port \"CLKOUT0\" at DE2115_DualLockins_top.v(210) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503773966278 "|DE2115_DualLockins_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_1\"" {  } { { "DualLockins/DE2115_DualLockins_top.v" "fifo_1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DualLockins/FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773966638 ""}  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503773966638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_khj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_khj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_khj1 " "Found entity 1: dcfifo_khj1" {  } { { "db/dcfifo_khj1.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_khj1 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated " "Elaborating entity \"dcfifo_khj1\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_khj1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l5c " "Found entity 1: a_graycounter_l5c" {  } { { "db/a_graycounter_l5c.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/a_graycounter_l5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773966825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773966825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l5c FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_l5c:wrptr_g1p " "Elaborating entity \"a_graycounter_l5c\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_l5c:wrptr_g1p\"" {  } { { "db/dcfifo_khj1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773966826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773967007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773967007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r861 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram " "Elaborating entity \"altsyncram_r861\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\"" {  } { { "db/dcfifo_khj1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773967008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7a7 " "Found entity 1: decode_7a7" {  } { { "db/decode_7a7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/decode_7a7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773967256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773967256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7a7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|decode_7a7:address_decoder " "Elaborating entity \"decode_7a7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|decode_7a7:address_decoder\"" {  } { { "db/altsyncram_r861.tdf" "address_decoder" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773967257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_v88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v88 " "Found entity 1: mux_v88" {  } { { "db/mux_v88.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mux_v88.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773968045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773968045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_v88 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|mux_v88:output_mux " "Elaborating entity \"mux_v88\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|mux_v88:output_mux\"" {  } { { "db/altsyncram_r861.tdf" "output_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773968045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kp7 " "Found entity 1: alt_synch_pipe_kp7" {  } { { "db/alt_synch_pipe_kp7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_kp7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kp7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kp7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\"" {  } { { "db/dcfifo_khj1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\|dffpipe_vu8:dffpipe7 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\|dffpipe_vu8:dffpipe7\"" {  } { { "db/alt_synch_pipe_kp7.tdf" "dffpipe7" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_kp7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5u7 " "Found entity 1: alt_synch_pipe_5u7" {  } { { "db/alt_synch_pipe_5u7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_5u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5u7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_5u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5u7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_5u7:ws_dgrp\"" {  } { { "db/dcfifo_khj1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_khj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_966\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_khj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rld " "Found entity 1: cntr_rld" {  } { { "db/cntr_rld.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cntr_rld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rld FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cntr_rld:cntr_b " "Elaborating entity \"cntr_rld\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cntr_rld:cntr_b\"" {  } { { "db/dcfifo_khj1.tdf" "cntr_b" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773969871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773969871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_khj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2115_DualLockins_system DE2115_DualLockins_system:DE2115_DualLockins_system_inst " "Elaborating entity \"DE2115_DualLockins_system\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\"" {  } { { "DualLockins/DE2115_DualLockins_top.v" "DE2115_DualLockins_system_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lia_ref_out DE2115_DualLockins_system.vhd(110) " "Verilog HDL or VHDL warning at DE2115_DualLockins_system.vhd(110): object \"lia_ref_out\" assigned a value but never read" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969887 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_lia_pkg DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst " "Elaborating entity \"dual_lia_pkg\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\"" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "dual_lia_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lia_out_samp_clk_2 dual_lia_pkg.vhd(136) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(136): object \"lia_out_samp_clk_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_cos_o_1 dual_lia_pkg.vhd(138) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(138): object \"ref_cos_o_1\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_sin_o_1 dual_lia_pkg.vhd(139) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(139): object \"ref_sin_o_1\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_cos_o_2 dual_lia_pkg.vhd(140) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(140): object \"ref_cos_o_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_sin_o_2 dual_lia_pkg.vhd(141) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(141): object \"ref_sin_o_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetrequest dual_lia_pkg.vhd(160) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(160): object \"resetrequest\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969910 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lia_core DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1 " "Elaborating entity \"lia_core\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\"" {  } { { "DualLockins/dual_lia_pkg.vhd" "lockin_1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_y_out_valid lia_core.vhd(126) " "Verilog HDL or VHDL warning at lia_core.vhd(126): object \"cic_y_out_valid\" assigned a value but never read" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969927 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q27_mixer_i_product lia_core.vhd(201) " "VHDL Process Statement warning at lia_core.vhd(201): signal \"q27_mixer_i_product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773969928 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q27_mixer_q_product lia_core.vhd(225) " "VHDL Process Statement warning at lia_core.vhd(225): signal \"q27_mixer_q_product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773969929 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpll DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst " "Elaborating entity \"dpll\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\"" {  } { { "DualLockins/lia_core.vhd" "dpll_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969946 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "err_phase_lead dpll.vhd(32) " "VHDL Signal Declaration warning at dpll.vhd(32): used explicit default value for signal \"err_phase_lead\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503773969947 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "err_phase_lag dpll.vhd(33) " "VHDL Signal Declaration warning at dpll.vhd(33): used explicit default value for signal \"err_phase_lag\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503773969947 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outwave_ttl dpll.vhd(36) " "Verilog HDL or VHDL warning at dpll.vhd(36): object \"outwave_ttl\" assigned a value but never read" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503773969947 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scaled_filtered_ersig dpll.vhd(46) " "VHDL Signal Declaration warning at dpll.vhd(46): used explicit default value for signal \"scaled_filtered_ersig\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503773969948 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_3p DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\|nco_3p:nco_inst " "Elaborating entity \"nco_3p\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\|nco_3p:nco_inst\"" {  } { { "DualLockins/dpll.vhd" "nco_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773969962 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALFPI nco_3p.vhd(62) " "VHDL Signal Declaration warning at nco_3p.vhd(62): used explicit default value for signal \"HALFPI\" because signal was never assigned a value" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503773969963 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst|nco_3p:nco_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_13x14 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i " "Elaborating entity \"mult_13x14\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\"" {  } { { "DualLockins/lia_core.vhd" "mixer_i" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\"" {  } { { "DualLockins/mult_13x14.vhd" "lpm_mult_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\"" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 13 " "Parameter \"lpm_widtha\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 27 " "Parameter \"lpm_widthp\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970098 ""}  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503773970098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6p " "Found entity 1: mult_c6p" {  } { { "db/mult_c6p.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mult_c6p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773970160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773970160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_c6p DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\|mult_c6p:auto_generated " "Elaborating entity \"mult_c6p\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\|mult_c6p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_filter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x " "Elaborating entity \"cic_filter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\"" {  } { { "DualLockins/lia_core.vhd" "cic_x" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_gain_controller DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\|cic_gain_controller:cic_gain_ctrl_inst " "Elaborating entity \"cic_gain_controller\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\|cic_gain_controller:cic_gain_ctrl_inst\"" {  } { { "DualLockins/cic_filter.vhd" "cic_gain_ctrl_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gain cic_gain_controller.vhd(76) " "VHDL Process Statement warning at cic_gain_controller.vhd(76): signal \"gain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970232 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gain_s cic_gain_controller.vhd(78) " "VHDL Process Statement warning at cic_gain_controller.vhd(78): signal \"gain_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970232 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in cic_gain_controller.vhd(80) " "VHDL Process Statement warning at cic_gain_controller.vhd(80): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970232 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(80) " "VHDL Process Statement warning at cic_gain_controller.vhd(80): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970232 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(91) " "VHDL Process Statement warning at cic_gain_controller.vhd(91): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970233 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow cic_gain_controller.vhd(129) " "VHDL Process Statement warning at cic_gain_controller.vhd(129): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970238 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(133) " "VHDL Process Statement warning at cic_gain_controller.vhd(133): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970238 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow cic_gain_controller.vhd(171) " "VHDL Process Statement warning at cic_gain_controller.vhd(171): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503773970243 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines " "Elaborating entity \"lpm_add\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\"" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "sum_cosines" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DualLockins/lpm_add.vhd" "LPM_ADD_SUB_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503773970411 ""}  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503773970411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bqh " "Found entity 1: add_sub_bqh" {  } { { "db/add_sub_bqh.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/add_sub_bqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503773970465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773970465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bqh DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated " "Elaborating entity \"add_sub_bqh\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503773970465 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "qsys qsys_system " "Node instance \"qsys\" instantiates undefined entity \"qsys_system\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DualLockins/dual_lia_pkg.vhd" "qsys" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 253 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1503773970478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 87 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503773971591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 26 13:59:31 2017 " "Processing ended: Sat Aug 26 13:59:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503773971591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503773971591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503773971591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773971591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503773972252 ""}
