// Seed: 407340138
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    output tri id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12
);
  wire id_14;
  id_15(
      .id_0(1), .id_1(1), .id_2(id_4)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6
);
  assign id_0 = id_4;
  module_0(
      id_3, id_5, id_0, id_0, id_0, id_3, id_1, id_0, id_0, id_0, id_3, id_2, id_6
  );
endmodule
