<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMISelDAGToDAG.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMISelDAGToDAG_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ARMISelDAGToDAG.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMISelDAGToDAG_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMISelDAGToDAG.cpp - A dag to dag inst selector for ARM ----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines an instruction selector for the ARM target.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   14</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-isel&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGISel_8h.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Intrinsics_8h.html">llvm/IR/Intrinsics.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>(<span class="stringliteral">&quot;disable-shifter-op&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable isel of shifter-op&quot;</span>),</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="ARMISelDAGToDAG_8cpp.html#a21ae1406e4ef16188b77355281fb22ae">CheckVMLxHazard</a>(<span class="stringliteral">&quot;check-vmlx-hazard&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Check fp vmla / vmls hazard at isel time&quot;</span>),</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// ARMDAGToDAGISel - ARM specific code to select ARM machine</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// instructions for SelectionDAG operations.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a2ca19b37fd491c1953a3c531f84cb97e">   57</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a2ca19b37fd491c1953a3c531f84cb97e">AddrMode2Type</a> {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  AM2_BASE, <span class="comment">// Simple AM2 (+-imm12)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  AM2_SHOP  <span class="comment">// Shifter-op AM2</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">class </span>ARMDAGToDAGISel : <span class="keyword">public</span> <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">explicit</span> ARMDAGToDAGISel(<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;tm,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    : <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>(tm, OptLevel), <a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>(tm),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      Subtarget(&amp;TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;()) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;ARM Instruction Selection&quot;</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> PreprocessISelDAG();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// getI32Imm - Return a target constant of type i32 with the specified</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getI32Imm(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getTargetConstant(Imm, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> hasNoVMLxHazardUse(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">bool</span> isShifterOpProfitable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                             <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal, <span class="keywordtype">unsigned</span> ShAmt);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> SelectRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                               <span class="keywordtype">bool</span> CheckProfitability = <span class="keyword">true</span>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> SelectImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;B, <span class="keywordtype">bool</span> CheckProfitability = <span class="keyword">true</span>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> SelectShiftRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;B, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;C) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// Don&#39;t apply the profitability check</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> SelectRegShifterOperand(N, A, B, C, <span class="keyword">false</span>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span> SelectShiftImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;B) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// Don&#39;t apply the profitability check</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> SelectImmShifterOperand(N, A, B, <span class="keyword">false</span>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">bool</span> SelectLdStSOReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="ARMISelDAGToDAG_8cpp.html#a2ca19b37fd491c1953a3c531f84cb97e">AddrMode2Type</a> SelectAddrMode2Worker(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2Base(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> SelectAddrMode2Worker(N, Base, Offset, Opc) == AM2_BASE;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2ShOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> SelectAddrMode2Worker(N, Base, Offset, Opc) == AM2_SHOP;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    SelectAddrMode2Worker(N, Base, Offset, Opc);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//    return SelectAddrMode2ShOp(N, Base, Offset, Opc);</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// This always matches one way or another.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">bool</span> SelectCMOVPred(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Pred, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    Pred = CurDAG-&gt;getTargetConstant(CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    Reg = CurDAG-&gt;getRegister(ARM::CPSR, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetImmPre(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordtype">bool</span> SelectAddrOffsetNone(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode3(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode3Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode6(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr,<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode6Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModePC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Label);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// Thumb Addressing Modes:</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRI(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                             <span class="keywordtype">unsigned</span> Scale);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRI5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRI5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRI5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <span class="keywordtype">unsigned</span> Scale, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeSP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// Thumb 2 Addressing Modes:</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">bool</span> SelectT2ShifterOperandReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm8Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeSoReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffReg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShImm);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeExclusive(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_so_imm(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">ARM_AM::getSOImmVal</a>(Imm) != -1;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_so_imm_not(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">ARM_AM::getSOImmVal</a>(~Imm) != -1;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_t2_so_imm(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a70b6f0b420385853a70713cb288c3292">ARM_AM::getT2SOImmVal</a>(Imm) != -1;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_t2_so_imm_not(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a70b6f0b420385853a70713cb288c3292">ARM_AM::getT2SOImmVal</a>(~Imm) != -1;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Include the pieces autogenerated from the target description.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#include &quot;ARMGenDAGISel.inc&quot;</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// SelectARMIndexedLoad - Indexed (pre/post inc/dec) load matching code for</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// ARM.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectARMIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectT2IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// SelectVLD - Select NEON load intrinsics.  NumVecs should be</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// loads of D registers and even subregs and odd subregs of Q registers.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                    <span class="keyword">const</span> uint16_t *DOpcodes,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                    <span class="keyword">const</span> uint16_t *QOpcodes0, <span class="keyword">const</span> uint16_t *QOpcodes1);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// SelectVST - Select NEON store intrinsics.  NumVecs should</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// be 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// stores of D registers and even subregs and odd subregs of Q registers.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                    <span class="keyword">const</span> uint16_t *DOpcodes,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                    <span class="keyword">const</span> uint16_t *QOpcodes0, <span class="keyword">const</span> uint16_t *QOpcodes1);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// SelectVLDSTLane - Select NEON load/store lane intrinsics.  NumVecs should</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// be 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// load/store of D registers and Q registers.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                          <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                          <span class="keyword">const</span> uint16_t *DOpcodes, <span class="keyword">const</span> uint16_t *QOpcodes);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// SelectVLDDup - Select NEON load-duplicate intrinsics.  NumVecs</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// should be 2, 3 or 4.  The opcode array specifies the instructions used</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// for loading D registers.  (Q registers are not supported.)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                       <span class="keyword">const</span> uint16_t *Opcodes);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// SelectVTBL - Select NEON VTBL and VTBX intrinsics.  NumVecs should be 2,</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// 3 or 4.  These are custom-selected so that a REG_SEQUENCE can be</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// generated to force the table registers to be consecutive.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVTBL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsExt, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// SelectV6T2BitfieldExtractOp - Select SBFX/UBFX instructions for ARM.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectV6T2BitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isSigned);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// Select special operations if node forms integer ABS pattern</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectABSOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectInlineAsm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectConcatVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectAtomic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> Op8, <span class="keywordtype">unsigned</span> Op16, <span class="keywordtype">unsigned</span> Op32, <span class="keywordtype">unsigned</span> Op64);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// inline asm expressions.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="keywordtype">char</span> ConstraintCode,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            std::vector&lt;SDValue&gt; &amp;OutOps);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// Form pairs of consecutive R, S, D, or Q registers.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createGPRPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createSRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createDRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Form sequences of 4 consecutive S, D, or Q registers.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadSRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadDRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadQRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// Get the alignment operand for a NEON VLD or VST instruction.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GetVLDSTAlign(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Align, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">bool</span> is64BitVector);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;};</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/// isInt32Immediate - This method tests to see if the node is a 32-bit constant</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/// operand. If so Imm will receive the 32-bit value.</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">  282</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a> &amp;&amp; N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    Imm = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getZExtValue();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// isInt32Immediate - This method tests to see if a constant operand.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// If so Imm will receive the 32 bit value.</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ace33718e35b67e1af759c3ec4c8f8443">  292</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), Imm);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// isOpcWithIntImmediate - This method tests to see if the node is a specific</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// opcode and that it has a immediate integer right operand.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// If so Imm will receive the 32 bit value.</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">  299</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span>&amp; Imm) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">return</span> N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == Opc &amp;&amp;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;         <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), Imm);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/// \brief Check whether a particular node is a constant value representable as</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/// (N * Scale) where (N in [\p RangeMin, \p RangeMax).</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/// \param ScaledConstant [out] - On success, the pre-scaled constant value.</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">  308</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Node, <span class="keywordtype">int</span> Scale,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                    <span class="keywordtype">int</span> RangeMin, <span class="keywordtype">int</span> RangeMax,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                    <span class="keywordtype">int</span> &amp;ScaledConstant) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  assert(Scale &gt; 0 &amp;&amp; <span class="stringliteral">&quot;Invalid scale!&quot;</span>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// Check that this is a constant.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Node);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">if</span> (!C)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  ScaledConstant = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>) C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> ((ScaledConstant % Scale) != 0)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  ScaledConstant /= Scale;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">return</span> ScaledConstant &gt;= RangeMin &amp;&amp; ScaledConstant &lt; RangeMax;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;}</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::PreprocessISelDAG() {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;hasV6T2Ops())</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">bool</span> isThumb2 = Subtarget-&gt;isThumb();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">SelectionDAG::allnodes_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CurDAG-&gt;allnodes_begin(),</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;       E = CurDAG-&gt;allnodes_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++;  <span class="comment">// Preincrement iterator to avoid invalidation issues.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="comment">// Look for (add X1, (and (srl X2, c1), c2)) where c2 is constant with</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">// leading zeros, followed by consecutive set bits, followed by 1 or 2</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// trailing zeros, e.g. 1020.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="comment">// Transform the expression to</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// (add X1, (shl (and (srl X2, c1), (c2&gt;&gt;tz)), tz)) where tz is the number</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// of trailing zeros of c2. The left shift would be folded as an shifter</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// operand of &#39;add&#39; and the &#39;and&#39; and &#39;srl&#39; would become a bits extraction</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// node (UBFX).</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordtype">unsigned</span> And_imm = 0;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N1.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm)) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm))</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(N0, N1);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">if</span> (!And_imm)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">// Check if the AND mask is an immediate of the form: 000.....1111111100</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">unsigned</span> TZ = <a class="code" href="namespacellvm.html#abdaf1eaf6120421977095bd97eee892e">countTrailingZeros</a>(And_imm);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> (TZ != 1 &amp;&amp; TZ != 2)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="comment">// Be conservative here. Shifter operands aren&#39;t always free. e.g. On</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      <span class="comment">// Swift, left shifter operand of 1 / 2 for free but others are not.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="comment">// e.g.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="comment">//  ubfx   r3, r1, #16, #8</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="comment">//  ldr.w  r3, [r0, r3, lsl #2]</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="comment">// vs.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="comment">//  mov.w  r9, #1020</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="comment">//  and.w  r2, r9, r1, lsr #14</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="comment">//  ldr    r2, [r0, r2]</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    And_imm &gt;&gt;= TZ;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> (And_imm &amp; (And_imm + 1))</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">// Look for (and (srl X, c1), c2).</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Srl = N1.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(Srl.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, Srl_imm) ||</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        (Srl_imm &lt;= 2))</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// Make sure first operand is not a shifter operand which would prevent</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="comment">// folding of the left shift.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp0;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp1;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp2;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">if</span> (isThumb2) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="keywordflow">if</span> (SelectT2ShifterOperandReg(N0, CPTmp0, CPTmp1))</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">if</span> (SelectImmShifterOperand(N0, CPTmp0, CPTmp1) ||</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;          SelectRegShifterOperand(N0, CPTmp0, CPTmp1, CPTmp2))</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// Now make the transformation.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    Srl = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                          Srl.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                          CurDAG-&gt;getConstant(Srl_imm+TZ, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    N1 = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N1), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                         Srl, CurDAG-&gt;getConstant(And_imm, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    N1 = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N1), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                         N1, CurDAG-&gt;getConstant(TZ, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    CurDAG-&gt;UpdateNodeOperands(N, N0, N1);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  }  </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;}</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/// hasNoVMLxHazardUse - Return true if it&#39;s desirable to select a FP MLA / MLS</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/// node. VFP / NEON fp VMLA / VMLS instructions have special RAW hazards (at</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/// least on current ARM implementations) which should be avoidded.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMDAGToDAGISel::hasNoVMLxHazardUse(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">if</span> (OptLevel == <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a21ae1406e4ef16188b77355281fb22ae">CheckVMLxHazard</a>)</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;isCortexA8() &amp;&amp; !Subtarget-&gt;isCortexA9() &amp;&amp;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      !Subtarget-&gt;isSwift())</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a52753947fce3a01b1c18dd4713c587e8">hasOneUse</a>())</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1Use.html">Use</a> = *N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>();</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">if</span> (Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">if</span> (Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>.getInstrInfo());</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;get(Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>());</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">mayStore</a>())</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>();</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::VMOVRS || Opcode == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a7f93dc1b4123a3d49e2a544960758ef1">ARM::VMOVRRD</a>)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// vmlx feeding into another vmlx. We actually want to unfold</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">// the use later in the MLxExpansion pass. e.g.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="comment">// vmla (stall 8 cycles)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// vmul (5 cycles)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">// vadd (5 cycles)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// This adds up to about 18 - 19 cycles.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// vmul (stall 4 cycles)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">// vadd adds up to about 14 cycles.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a>(Opcode);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::isShifterOpProfitable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                            <span class="keywordtype">unsigned</span> ShAmt) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;isLikeA9() &amp;&amp; !Subtarget-&gt;isSwift())</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">if</span> (Shift.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>())</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// R &lt;&lt; 2 is free.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">return</span> ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a> &amp;&amp;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;         (ShAmt == 2 || (Subtarget-&gt;isSwift() &amp;&amp; ShAmt == 1));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                              <span class="keywordtype">bool</span> CheckProfitability) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="comment">// Don&#39;t match base register only case. That is matched to a separate</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="comment">// lower complexity pattern with explicit register operand.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  BaseReg = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordtype">unsigned</span> ShImmVal = 0;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">if</span> (!RHS) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  ShImmVal = RHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() &amp; 31;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(ShOpcVal, ShImmVal),</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShReg,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc,</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                              <span class="keywordtype">bool</span> CheckProfitability) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// Don&#39;t match base register only case. That is matched to a separate</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// lower complexity pattern with explicit register operand.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  BaseReg = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordtype">unsigned</span> ShImmVal = 0;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (RHS) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  ShReg = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">if</span> (CheckProfitability &amp;&amp; !isShifterOpProfitable(N, ShOpcVal, ShImmVal))</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(ShOpcVal, ShImmVal),</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Match simple R + imm12 operands.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="comment">// Match frame index.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        !(Subtarget-&gt;useMovt() &amp;&amp;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                     N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a>)) {</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getZExtValue();</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= 0 &amp;&amp; RHSC &lt; 0x1000) { <span class="comment">// 12 bits (unsigned)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      }</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectLdStSOReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> &amp;&amp;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      ((!Subtarget-&gt;isLikeA9() &amp;&amp; !Subtarget-&gt;isSwift()) || N.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>())) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      <span class="comment">// X * [3,5,9] -&gt; X + X * [2,4,8] etc.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getZExtValue();</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">if</span> (RHSC &amp; 1) {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        RHSC = RHSC &amp; ~1;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;          AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;          RHSC = - RHSC;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#af4d1a918800291e75b01ce1447be0e83">isPowerOf2_32</a>(RHSC)) {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSC);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;          Base = Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;          Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, ShAmt,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>),</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        }</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="comment">// ISD::OR that is equivalent to an ISD::ADD.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="comment">// Leave simple R +/- imm12 operands for LDRi12</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">/*Scale=*/</span>1,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                -0x1000+1, 0x1000, RHSC)) <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// Otherwise this is R +/- [possibly shifted] R.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>:<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal =</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;           dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">if</span> (isShifterOpProfitable(Offset, ShOpcVal, ShAmt))</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      }</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  }</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="comment">// Try matching (R shl C) + (R).</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp; ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a> &amp;&amp;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      !(Subtarget-&gt;isLikeA9() || Subtarget-&gt;isSwift() ||</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>())) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="comment">// fold it.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;          dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="keywordflow">if</span> (isShifterOpProfitable(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), ShOpcVal, ShAmt)) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;          Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;          Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;          ShAmt = 0;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;          ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, ShAmt, ShOpcVal),</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;}</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//-----</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<a class="code" href="ARMISelDAGToDAG_8cpp.html#a2ca19b37fd491c1953a3c531f84cb97e">AddrMode2Type</a> ARMDAGToDAGISel::SelectAddrMode2Worker(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> &amp;&amp;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      (!(Subtarget-&gt;isLikeA9() || Subtarget-&gt;isSwift()) || N.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>())) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="comment">// X * [3,5,9] -&gt; X + X * [2,4,8] etc.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getZExtValue();</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">if</span> (RHSC &amp; 1) {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        RHSC = RHSC &amp; ~1;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;          AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;          RHSC = - RHSC;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#af4d1a918800291e75b01ce1447be0e83">isPowerOf2_32</a>(RHSC)) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;          <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSC);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;          Base = Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;          Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, ShAmt,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>),</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;          <span class="keywordflow">return</span> AM2_SHOP;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        }</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  }</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="comment">// ISD::OR that is equivalent to an ADD.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;               !(Subtarget-&gt;useMovt() &amp;&amp;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                 N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a>)) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0,</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                                      <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>),</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> AM2_BASE;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// Match simple R +/- imm12 operands.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">/*Scale=*/</span>1,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                -0x1000+1, 0x1000, RHSC)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        RHSC = - RHSC;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, RHSC,</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                                                        <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>),</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keywordflow">return</span> AM2_BASE;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">if</span> ((Subtarget-&gt;isLikeA9() || Subtarget-&gt;isSwift()) &amp;&amp; !N.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>()) {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">// Compute R +/- (R &lt;&lt; N) and reuse it.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                                      <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>),</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">return</span> AM2_BASE;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// Otherwise this is R +/- [possibly shifted] R.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>:<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal =</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;           dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="keywordflow">if</span> (isShifterOpProfitable(Offset, ShOpcVal, ShAmt))</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  }</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// Try matching (R shl C) + (R).</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp; ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a> &amp;&amp;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      !(Subtarget-&gt;isLikeA9() || Subtarget-&gt;isSwift() ||</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>())) {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="comment">// fold it.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;          dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <span class="keywordflow">if</span> (isShifterOpProfitable(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), ShOpcVal, ShAmt)) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;          Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;          Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;          ShAmt = 0;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;          ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        }</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  }</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, ShAmt, ShOpcVal),</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">return</span> AM2_SHOP;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    : cast&lt;StoreSDNode&gt;(Op)-&gt;getAddressingMode();</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val))</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <span class="keywordflow">if</span> (isShifterOpProfitable(N, ShOpcVal, ShAmt))</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      }</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  }</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, ShAmt, ShOpcVal),</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    : cast&lt;StoreSDNode&gt;(Op)-&gt;getAddressingMode();</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">if</span> (AddSub == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>) Val *= -1;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(Val, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    : cast&lt;StoreSDNode&gt;(Op)-&gt;getAddressingMode();</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, Val,</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                                      <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>),</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;}</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrOffsetNone(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base) {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode3(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="comment">// X - C  is canonicalize to X + -C, no need to handle it here.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>, 0),<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  }</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// If the RHS is +/- imm8, fold into addr mode.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">/*Scale=*/</span>1,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                              -256 + 1, 256, RHSC)) { <span class="comment">// 8 bits.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    }</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    }</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(AddSub, RHSC),<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  }</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;}</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode3Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    : cast&lt;StoreSDNode&gt;(Op)-&gt;getAddressingMode();</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 256, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(AddSub, Val), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(AddSub, 0), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;               !(Subtarget-&gt;useMovt() &amp;&amp;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                 N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a>)) {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#aeaddd028e428140b446fac6bf267f0cf">ARM_AM::getAM5Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="comment">// If the RHS is +/- imm8, fold into addr mode.</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">/*Scale=*/</span>4,</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                              -256 + 1, 256, RHSC)) {</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    }</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#aeaddd028e428140b446fac6bf267f0cf">ARM_AM::getAM5Opc</a>(AddSub, RHSC),</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#aeaddd028e428140b446fac6bf267f0cf">ARM_AM::getAM5Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                                     <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode6(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr,</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  Addr = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LSBaseSDNode.html">LSBaseSDNode</a> *LSN = dyn_cast&lt;LSBaseSDNode&gt;(Parent)) {</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="comment">// This case occurs only for VLD1-lane/dup and VST1-lane instructions.</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="comment">// The maximum alignment is equal to the memory size being referenced.</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordtype">unsigned</span> LSNAlign = LSN-&gt;getAlignment();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordtype">unsigned</span> MemSize = LSN-&gt;getMemoryVT().getSizeInBits() / 8;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span> (LSNAlign &gt;= MemSize &amp;&amp; MemSize &gt; 1)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      Alignment = MemSize;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="comment">// All other uses of addrmode6 are for intrinsics.  For now just record</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">// the raw alignment value; it will be refined later based on the legal</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="comment">// alignment operands for the intrinsic.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    Alignment = cast&lt;MemIntrinsicSDNode&gt;(Parent)-&gt;getAlignment();</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  }</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;}</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode6Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="classllvm_1_1LSBaseSDNode.html">LSBaseSDNode</a> *LdSt = cast&lt;LSBaseSDNode&gt;(Op);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LdSt-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a76f8f644c33a885eaff35f94c39d5048">getAddressingMode</a>();</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">if</span> (AM != <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a> = dyn_cast&lt;ConstantSDNode&gt;(N)) {</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>-&gt;getZExtValue() * 8 == LdSt-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>())</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrModePC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Label) {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a5bc71a39554a14104bfd1011dffbed0b">ARMISD::PIC_ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>()) {</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    Label = CurDAG-&gt;getTargetConstant(cast&lt;ConstantSDNode&gt;(N1)-&gt;getZExtValue(),</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;}</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//                         Thumb Addressing Modes</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectThumbAddrModeRR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset){</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a> = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">if</span> (!NC || !NC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a702de70a3d9e57c3ffe65bc3fab3e087">isNullValue</a>())</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    Base = Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  }</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;}</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeRI(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <span class="keywordtype">unsigned</span> Scale) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">if</span> (Scale == 4) {</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TmpBase, TmpOffImm;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">if</span> (SelectThumbAddrModeSP(N, TmpBase, TmpOffImm))</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select tLDRspi / tSTRspi instead.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">ISD::TargetConstantPool</a>)</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select tLDRpci instead.</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  }</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="comment">// Thumb does not have [sp, r] address mode.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *LHSR = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *RHSR = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">if</span> ((LHSR &amp;&amp; LHSR-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">getReg</a>() == ARM::SP) ||</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      (RHSR &amp;&amp; RHSR-&gt;getReg() == ARM::SP))</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="comment">// FIXME: Why do we explicitly check for a match here and then return false?</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="comment">// Presumably to allow something else to match, but shouldn&#39;t this be</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="comment">// documented?</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), Scale, 0, 32, RHSC))</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;}</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeRI5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeRI(N, Base, Offset, 1);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;}</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeRI5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeRI(N, Base, Offset, 2);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;}</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeRI5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeRI(N, Base, Offset, 4);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <span class="keywordtype">unsigned</span> Scale,</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">if</span> (Scale == 4) {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TmpBase, TmpOffImm;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">if</span> (SelectThumbAddrModeSP(N, TmpBase, TmpOffImm))</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select tLDRspi / tSTRspi instead.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">ISD::TargetConstantPool</a>)</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select tLDRpci instead.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        !(Subtarget-&gt;useMovt() &amp;&amp;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;          N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a>)) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    }</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *LHSR = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *RHSR = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">if</span> ((LHSR &amp;&amp; LHSR-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">getReg</a>() == ARM::SP) ||</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      (RHSR &amp;&amp; RHSR-&gt;getReg() == ARM::SP)) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *LHS = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordtype">unsigned</span> LHSC = LHS ? LHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() : 0;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordtype">unsigned</span> RHSC = RHS ? RHS-&gt;getZExtValue() : 0;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="comment">// Thumb does not have [sp, #imm5] address mode for non-zero imm5.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">if</span> (LHSC != 0 || RHSC != 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  }</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="comment">// If the RHS is + imm5 * scale, fold into addr mode.</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), Scale, 0, 32, RHSC)) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  }</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 4, Base, OffImm);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;}</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 2, Base, OffImm);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;}</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 1, Base, OffImm);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectThumbAddrModeSP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                       getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  }</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *LHSR = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a> ||</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      (LHSR &amp;&amp; LHSR-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">getReg</a>() == ARM::SP)) {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="comment">// If the RHS is + imm8 * scale, fold into addr mode.</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">/*Scale=*/</span>4, 0, 256, RHSC)) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;      }</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  }</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//                        Thumb 2 Addressing Modes</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2ShifterOperandReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="comment">// Don&#39;t match base register only case. That is matched to a separate</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="comment">// lower complexity pattern with explicit register operand.</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  BaseReg = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordtype">unsigned</span> ShImmVal = 0;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    ShImmVal = RHS-&gt;getZExtValue() &amp; 31;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    Opc = getI32Imm(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(ShOpcVal, ShImmVal));</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;}</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="comment">// Match simple R + imm12 operands.</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <span class="comment">// Match frame index.</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                         getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    }</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;               !(Subtarget-&gt;useMovt() &amp;&amp;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                 N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a>)) {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">ISD::TargetConstantPool</a>)</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select t2LDRpci instead.</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  }</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">if</span> (SelectT2AddrModeImm8(N, Base, OffImm))</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <span class="comment">// Let t2LDRi8 handle (R - imm8).</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getZExtValue();</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= 0 &amp;&amp; RHSC &lt; 0x1000) { <span class="comment">// 12 bits (unsigned)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;      Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      }</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    }</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;}</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="comment">// Match simple R - imm8 operands.</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getSExtValue();</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">if</span> ((RHSC &gt;= -255) &amp;&amp; (RHSC &lt; 0)) { <span class="comment">// 8 bits (always negative)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      }</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    }</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  }</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm8Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm){</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    : cast&lt;StoreSDNode&gt;(Op)-&gt;getAddressingMode();</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x100, RHSC)) { <span class="comment">// 8 bits.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    OffImm = ((AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>))</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      ? CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      : CurDAG-&gt;getTargetConstant(-RHSC, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;}</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeSoReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffReg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShImm) {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="comment">// (R - imm8) should be handled by t2LDRi8. The rest are handled by t2LDRi12.</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="comment">// Leave (R + imm12) for t2LDRi12, (R - imm8) for t2LDRi8.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="keywordtype">int</span> RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;getZExtValue();</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= 0 &amp;&amp; RHSC &lt; 0x1000) <span class="comment">// 12 bits (unsigned)</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RHSC &lt; 0 &amp;&amp; RHSC &gt;= -255) <span class="comment">// 8 bits</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  }</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// Look for (R + R) or (R + (R &lt;&lt; [1,2,3])).</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  OffReg = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="comment">// Swap if it is ((R &lt;&lt; c) + R).</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(OffReg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>) {</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>());</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Base, OffReg);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>) {</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh = dyn_cast&lt;ConstantSDNode&gt;(OffReg.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))) {</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="keywordflow">if</span> (ShAmt &lt; 4 &amp;&amp; isShifterOpProfitable(OffReg, ShOpcVal, ShAmt))</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;        OffReg = OffReg.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;      }</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    }</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  }</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  ShImm = CurDAG-&gt;getTargetConstant(ShAmt, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;}</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeExclusive(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="comment">// This *must* succeed since it&#39;s used for the irreplacable ldrex and strex</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">if</span> (!RHS)</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  uint32_t RHSC = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)RHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">if</span> (RHSC &gt; 1020 || RHSC % 4 != 0)</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    Base = CurDAG-&gt;getTargetFrameIndex(FI, getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  }</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(RHSC / 4, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;}</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/// getAL - Returns a ARMCC::AL immediate node.</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551"> 1444</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>((uint64_t)<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;}</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectARMIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LD-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a76f8f644c33a885eaff35f94c39d5048">getAddressingMode</a>();</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Offset, AMOpc;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordtype">bool</span> isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordtype">bool</span> Match = <span class="keyword">false</span>;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; isPre &amp;&amp;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;      SelectAddrMode2OffsetImmPre(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    Opcode = ARM::LDR_PRE_IMM;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; !isPre &amp;&amp;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      SelectAddrMode2OffsetImm(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    Opcode = ARM::LDR_POST_IMM;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      SelectAddrMode2OffsetReg(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    Opcode = isPre ? ARM::LDR_PRE_REG : ARM::LDR_POST_REG;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;             SelectAddrMode3Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    Opcode = (LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>)</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      ? (isPre ? ARM::LDRSH_PRE : ARM::LDRSH_POST)</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      : (isPre ? ARM::LDRH_PRE : ARM::LDRH_POST);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || LoadedVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordflow">if</span> (LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      <span class="keywordflow">if</span> (SelectAddrMode3Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        Opcode = isPre ? ARM::LDRSB_PRE : ARM::LDRSB_POST;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;      }</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      <span class="keywordflow">if</span> (isPre &amp;&amp;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;          SelectAddrMode2OffsetImmPre(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;        Opcode = ARM::LDRB_PRE_IMM;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!isPre &amp;&amp;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                  SelectAddrMode2OffsetImm(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        Opcode = ARM::LDRB_POST_IMM;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SelectAddrMode2OffsetReg(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset, AMOpc)) {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        Opcode = isPre ? ARM::LDRB_PRE_REG : ARM::LDRB_POST_REG;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;      }</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    }</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  }</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keywordflow">if</span> (Match) {</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::LDR_PRE_IMM || Opcode == ARM::LDRB_PRE_IMM) {</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">getChain</a>();</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a3ded48ce66b58b7e7e143991df5dbfae">getBasePtr</a>();</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, AMOpc, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                       CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">getChain</a>();</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a3ded48ce66b58b7e7e143991df5dbfae">getBasePtr</a>();</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, Offset, AMOpc, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;                       CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    }</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  }</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;}</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectT2IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LD-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a76f8f644c33a885eaff35f94c39d5048">getAddressingMode</a>();</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordtype">bool</span> isSExtLd = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Offset;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordtype">bool</span> isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordtype">bool</span> Match = <span class="keyword">false</span>;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">if</span> (SelectT2AddrModeImm8Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">getOffset</a>(), Offset)) {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="keywordflow">switch</span> (LoadedVT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;      Opcode = isPre ? ARM::t2LDR_PRE : ARM::t2LDR_POST;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;      <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;        Opcode = isPre ? ARM::t2LDRSH_PRE : ARM::t2LDRSH_POST;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;        Opcode = isPre ? ARM::t2LDRH_PRE : ARM::t2LDRH_POST;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>:</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;      <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;        Opcode = isPre ? ARM::t2LDRSB_PRE : ARM::t2LDRSB_POST;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;        Opcode = isPre ? ARM::t2LDRB_PRE : ARM::t2LDRB_POST;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  }</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">if</span> (Match) {</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">getChain</a>();</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a3ded48ce66b58b7e7e143991df5dbfae">getBasePtr</a>();</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, Offset, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                     CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  }</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;}</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/// \brief Form a GPRPair pseudo register from a pair of GPR regs.</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createGPRPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::GPRPairRegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::gsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::gsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;}</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/// \brief Form a D register from a pair of S registers.</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createSRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::DPR_VFP2RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::ssub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::ssub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">/// \brief Form a quad register from a pair of D registers.</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createDRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QPRRegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::dsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::dsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/// \brief Form 4 consecutive D registers from a pair of Q registers.</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQPRRegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::qsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::qsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;}</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">/// \brief Form 4 consecutive S registers.</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadSRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::QPR_VFP2RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::ssub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::ssub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::ssub_2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::ssub_3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;}</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/// \brief Form 4 consecutive D registers.</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadDRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQPRRegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::dsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::dsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::dsub_2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::dsub_3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;}</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/// \brief Form 4 consecutive Q registers.</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadQRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQQQPRRegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::qsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::qsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::qsub_2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::qsub_3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, dl, VT, Ops);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;}</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">/// GetVLDSTAlign - Get the alignment (in bytes) for the alignment operand</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/// of a NEON VLD or VST instruction.  The supported values depend on the</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/// number of registers being loaded.</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ARMDAGToDAGISel::GetVLDSTAlign(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Align, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                                       <span class="keywordtype">bool</span> is64BitVector) {</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = NumVecs;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">if</span> (!is64BitVector &amp;&amp; NumVecs &lt; 3)</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    NumRegs *= 2;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">if</span> (Alignment &gt;= 32 &amp;&amp; NumRegs == 4)</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    Alignment = 32;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Alignment &gt;= 16 &amp;&amp; (NumRegs == 2 || NumRegs == 4))</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    Alignment = 16;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Alignment &gt;= 8)</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    Alignment = 8;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    Alignment = 0;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getTargetConstant(Alignment, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;}</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">// Get the register stride update opcode of a VLD/VST instruction that</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">// is otherwise equivalent to the given fixed stride updating instruction.</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f"> 1678</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d8wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d8wb_register;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d16wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d16wb_register;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d32wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d32wb_register;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d64wb_register;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q8wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q8wb_register;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q16wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q16wb_register;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q32wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q32wb_register;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q64wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q64wb_register;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d8wb_fixed: <span class="keywordflow">return</span> ARM::VST1d8wb_register;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d16wb_fixed: <span class="keywordflow">return</span> ARM::VST1d16wb_register;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d32wb_fixed: <span class="keywordflow">return</span> ARM::VST1d32wb_register;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64wb_fixed: <span class="keywordflow">return</span> ARM::VST1d64wb_register;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q8wb_fixed: <span class="keywordflow">return</span> ARM::VST1q8wb_register;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q16wb_fixed: <span class="keywordflow">return</span> ARM::VST1q16wb_register;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q32wb_fixed: <span class="keywordflow">return</span> ARM::VST1q32wb_register;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q64wb_fixed: <span class="keywordflow">return</span> ARM::VST1q64wb_register;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST1d64TPseudoWB_register;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST1d64QPseudoWB_register;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d8wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d8wb_register;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d16wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d16wb_register;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d32wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d32wb_register;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q8PseudoWB_register;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q16PseudoWB_register;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q32PseudoWB_register;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d8wb_fixed: <span class="keywordflow">return</span> ARM::VST2d8wb_register;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d16wb_fixed: <span class="keywordflow">return</span> ARM::VST2d16wb_register;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d32wb_fixed: <span class="keywordflow">return</span> ARM::VST2d32wb_register;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q8PseudoWB_register;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q16PseudoWB_register;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q32PseudoWB_register;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd8wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd8wb_register;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd16wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd16wb_register;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd32wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd32wb_register;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">return</span> Opc; <span class="comment">// If not one we handle, return it unchanged.</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;}</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                   <span class="keyword">const</span> uint16_t *DOpcodes,</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;                                   <span class="keyword">const</span> uint16_t *QOpcodes0,</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;                                   <span class="keyword">const</span> uint16_t *QOpcodes1) {</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  assert(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLD NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>))</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld type&quot;</span>);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf1e053801285fc066af033c62980eb33">MVT::v1i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>: OpcodeIndex = 3;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    assert(NumVecs == 1 &amp;&amp; <span class="stringliteral">&quot;v2i64 type only supported for VLD1&quot;</span>);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  }</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    ResTy = VT;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordflow">if</span> (!is64BitVector)</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      ResTyElts *= 2;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    ResTy = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ResTyElts);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  }</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  ResTys.push_back(ResTy);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLd;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="comment">// Double registers and VLD1/VLD2 quad registers are directly supported.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">if</span> (is64BitVector || NumVecs &lt;= 2) {</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;                    QOpcodes0[OpcodeIndex]);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;      <span class="comment">// FIXME: VLD1/VLD2 fixed increment doesn&#39;t need Reg0. Remove the reg0</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;      <span class="comment">// case entirely when the rest are updated to that form, too.</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;      <span class="keywordflow">if</span> ((NumVecs == 1 || NumVecs == 2) &amp;&amp; !isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;        Opc = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;      <span class="comment">// We use a VLD1 for v1i64 even if the pseudo says vld2/3/4, so</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;      <span class="comment">// check for that explicitly too. Horribly hacky, but temporary.</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;      <span class="keywordflow">if</span> ((NumVecs != 1 &amp;&amp; NumVecs != 2 &amp;&amp; Opc != ARM::VLD1q64wb_fixed) ||</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;          !isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) ? Reg0 : Inc);</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    }</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    VLd = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="comment">// Otherwise, quad registers are loaded with two separate instructions,</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <span class="comment">// where one loads the even registers and the other loads the odd registers.</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> AddrTy = MemAddr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <span class="comment">// Load the even subregs.  This is always an updating load, so that it</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <span class="comment">// provides the address to the second load for the odd subregs.</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ImplDef =</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>, dl, ResTy), 0);</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>, Reg0, ImplDef, Pred, Reg0, Chain };</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex], dl,</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                                          ResTy, AddrTy, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, OpsA);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 2);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <span class="comment">// Load the odd subregs.</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 1));</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;      assert(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) &amp;&amp;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;             <span class="stringliteral">&quot;only constant post-increment update allowed for VLD3/4&quot;</span>);</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;      (void)Inc;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    }</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 0));</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    VLd = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys, Ops);</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  }</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  cast&lt;MachineSDNode&gt;(VLd)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">return</span> VLd;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="comment">// Extract out the subregisters.</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 0);</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  assert(ARM::dsub_7 == ARM::dsub_0+7 &amp;&amp;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;         ARM::qsub_3 == ARM::qsub_0+3 &amp;&amp; <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 1));</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 2));</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;}</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                                   <span class="keyword">const</span> uint16_t *DOpcodes,</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;                                   <span class="keyword">const</span> uint16_t *QOpcodes0,</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;                                   <span class="keyword">const</span> uint16_t *QOpcodes1) {</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  assert(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VST NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3; <span class="comment">// AddrOpIdx + (isUpdating ? 2 : 1)</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>))</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vst type&quot;</span>);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf1e053801285fc066af033c62980eb33">MVT::v1i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>: OpcodeIndex = 3;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    assert(NumVecs == 1 &amp;&amp; <span class="stringliteral">&quot;v2i64 type only supported for VST1&quot;</span>);</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  }</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="comment">// Double registers and VST1/VST2 quad registers are directly supported.</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">if</span> (is64BitVector || NumVecs &lt;= 2) {</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcReg;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordflow">if</span> (NumVecs == 1) {</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;      SrcReg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx);</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is64BitVector) {</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;      <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <span class="keywordflow">if</span> (NumVecs == 2)</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, V0, V1), 0);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;        <span class="comment">// If it&#39;s a vst3, form a quad D-register and leave the last part as</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;        <span class="comment">// an undef.</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;          ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>,dl,VT), 0)</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;          : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;        SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadDRegsNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      }</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;      <span class="comment">// Form a QQ register.</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Q0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx);</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Q1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, Q0, Q1), 0);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    }</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;                    QOpcodes0[OpcodeIndex]);</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      <span class="comment">// FIXME: VST1/VST2 fixed increment doesn&#39;t need Reg0. Remove the reg0</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;      <span class="comment">// case entirely when the rest are updated to that form, too.</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;      <span class="keywordflow">if</span> (NumVecs &lt;= 2 &amp;&amp; !isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;        Opc = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;      <span class="comment">// We use a VST1 for v1i64 even if the pseudo says vld2/3/4, so</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      <span class="comment">// check for that explicitly too. Horribly hacky, but temporary.</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <span class="keywordflow">if</span> ((NumVecs &gt; 2 &amp;&amp; Opc != ARM::VST1q64wb_fixed) ||</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;          !isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) ? Reg0 : Inc);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    }</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(SrcReg);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VSt = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    cast&lt;MachineSDNode&gt;(VSt)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    <span class="keywordflow">return</span> VSt;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  }</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="comment">// Otherwise, quad registers are stored with two separate instructions,</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="comment">// where one stores the even registers and the other stores the odd registers.</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="comment">// Form the QQQQ REG_SEQUENCE.</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>, dl, VT), 0)</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadQRegsNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4c5a8a44331ca7bfa1400a74affc0d89">MVT::v8i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="comment">// Store the even D registers.  This is always an updating store, so that it</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <span class="comment">// provides the address to the second store for the odd subregs.</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>, Reg0, RegSeq, Pred, Reg0, Chain };</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VStA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex], dl,</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                                        MemAddr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(),</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;                                        <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, OpsA);</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  cast&lt;MachineSDNode&gt;(VStA)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VStA, 1);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="comment">// Store the odd D registers.</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VStA, 0));</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    assert(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) &amp;&amp;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;           <span class="stringliteral">&quot;only constant post-increment update allowed for VST3/4&quot;</span>);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    (void)Inc;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  }</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(RegSeq);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VStB = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys,</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;                                        Ops);</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  cast&lt;MachineSDNode&gt;(VStB)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="keywordflow">return</span> VStB;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;}</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad,</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;                                         <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                                         <span class="keyword">const</span> uint16_t *DOpcodes,</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;                                         <span class="keyword">const</span> uint16_t *QOpcodes) {</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  assert(NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLDSTLane NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3; <span class="comment">// AddrOpIdx + (isUpdating ? 2 : 1)</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>))</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keywordtype">unsigned</span> Lane =</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + NumVecs))-&gt;getZExtValue();</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="keywordflow">if</span> (NumVecs != 3) {</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    <span class="keywordtype">unsigned</span> NumBytes = NumVecs * VT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()/8;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <span class="keywordflow">if</span> (Alignment &gt; NumBytes)</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;      Alignment = NumBytes;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    <span class="keywordflow">if</span> (Alignment &lt; 8 &amp;&amp; Alignment &lt; NumBytes)</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="comment">// Alignment must be a power of two; make sure of that.</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    Alignment = (Alignment &amp; -Alignment);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <span class="keywordflow">if</span> (Alignment == 1)</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  }</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld/vst lane type&quot;</span>);</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  }</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    <span class="keywordflow">if</span> (!is64BitVector)</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;      ResTyElts *= 2;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    ResTys.push_back(<a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(),</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ResTyElts));</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  }</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) ? Reg0 : Inc);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  }</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 2) {</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="keywordflow">if</span> (is64BitVector)</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, V0, V1), 0);</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1), 0);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>, dl, VT), 0)</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;      : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <span class="keywordflow">if</span> (is64BitVector)</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadDRegsNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadQRegsNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4c5a8a44331ca7bfa1400a74affc0d89">MVT::v8i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  }</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(SuperReg);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(getI32Imm(Lane));</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;                                  QOpcodes[OpcodeIndex]);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdLn = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  cast&lt;MachineSDNode&gt;(VLdLn)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="keywordflow">if</span> (!IsLoad)</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <span class="keywordflow">return</span> VLdLn;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="comment">// Extract the subregisters.</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 0);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  assert(ARM::dsub_7 == ARM::dsub_0+7 &amp;&amp;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;         ARM::qsub_3 == ARM::qsub_0+3 &amp;&amp; <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 1));</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 2));</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;}</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;                                      <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;                                      <span class="keyword">const</span> uint16_t *Opcodes) {</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  assert(NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLDDup NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), MemAddr, <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>))</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="keywordflow">if</span> (NumVecs != 3) {</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    <span class="keywordtype">unsigned</span> NumBytes = NumVecs * VT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()/8;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">if</span> (Alignment &gt; NumBytes)</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;      Alignment = NumBytes;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keywordflow">if</span> (Alignment &lt; 8 &amp;&amp; Alignment &lt; NumBytes)</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="comment">// Alignment must be a power of two; make sure of that.</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    Alignment = (Alignment &amp; -Alignment);</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <span class="keywordflow">if</span> (Alignment == 1)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  }</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld-dup type&quot;</span>);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;  }</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Opcodes[OpcodeIndex];</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Align);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="comment">// fixed-stride update instructions don&#39;t have an explicit writeback</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <span class="comment">// operand. It&#39;s implicit in the opcode itself.</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()))</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Inc);</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <span class="comment">// FIXME: VLD3 and VLD4 haven&#39;t been updated to that form yet.</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumVecs &gt; 2)</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  }</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Pred);</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg0);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  ResTys.push_back(<a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,ResTyElts));</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdDup = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  cast&lt;MachineSDNode&gt;(VLdDup)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 0);</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <span class="comment">// Extract the subregisters.</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  assert(ARM::dsub_7 == ARM::dsub_0+7 &amp;&amp; <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx = ARM::dsub_0;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(SubIdx+Vec, dl, VT, SuperReg));</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 1));</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 2));</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;}</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectVTBL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsExt, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;                                    <span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;  assert(NumVecs &gt;= 2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VTBL NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordtype">unsigned</span> FirstTblReg = IsExt ? 2 : 1;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(FirstTblReg + 0);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(FirstTblReg + 1);</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 2)</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    RegSeq = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, V0, V1), 0);</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(FirstTblReg + 2);</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="comment">// If it&#39;s a vtbl3, form a quad D-register and leave the last part as</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <span class="comment">// an undef.</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;      ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>, dl, VT), 0)</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;      : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(FirstTblReg + 3);</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    RegSeq = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadDRegsNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  }</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(RegSeq);</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(FirstTblReg + NumVecs));</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG)); <span class="comment">// predicate</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)); <span class="comment">// predicate register</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, VT, Ops);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;}</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectV6T2BitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;                                                     <span class="keywordtype">bool</span> isSigned) {</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;hasV6T2Ops())</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordtype">unsigned</span> Opc = isSigned</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    ? (Subtarget-&gt;isThumb() ? ARM::t2SBFX : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa">ARM::SBFX</a>)</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    : (Subtarget-&gt;isThumb() ? ARM::t2UBFX : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d">ARM::UBFX</a>);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="comment">// For unsigned extracts, check for a shift right and mask</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordtype">unsigned</span> And_imm = 0;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>) {</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm)) {</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;      <span class="comment">// The immediate is a mask of the low bits iff imm &amp; (imm+1) == 0</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <span class="keywordflow">if</span> (And_imm &amp; (And_imm + 1))</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>,</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;                                Srl_imm)) {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        assert(Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;        <span class="comment">// Note: The width operand is encoded as width-1.</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        <span class="keywordtype">unsigned</span> Width = <a class="code" href="namespacellvm.html#a2a37fef2c58b20b5884297b082eca44b">CountTrailingOnes_32</a>(And_imm) - 1;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        <span class="keywordtype">unsigned</span> LSB = Srl_imm;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        <span class="keywordflow">if</span> ((LSB + Width + 1) == N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()) {</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;          <span class="comment">// It&#39;s cheaper to use a right shift to extract the top bits.</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;          <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;            Opc = isSigned ? ARM::t2ASRri : ARM::t2LSRri;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;                              CurDAG-&gt;getTargetConstant(LSB, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                              <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;            <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 5);</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;          }</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;          <span class="comment">// ARM models shift instructions as MOVsi with shifter operand.</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;          <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpc =</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;            CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(ShOpcVal, LSB),</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), ShOpc,</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;          <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::MOVsi, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 5);</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;        }</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;                          CurDAG-&gt;getTargetConstant(LSB, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                          CurDAG-&gt;getTargetConstant(Width, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0 };</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;        <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 5);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;      }</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    }</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  }</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="comment">// Otherwise, we&#39;re looking for a shift of a shift</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keywordtype">unsigned</span> Shl_imm = 0;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, Shl_imm)) {</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    assert(Shl_imm &gt; 0 &amp;&amp; Shl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), Srl_imm)) {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;      assert(Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;      <span class="comment">// Note: The width operand is encoded as width-1.</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;      <span class="keywordtype">unsigned</span> Width = 32 - Srl_imm - 1;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;      <span class="keywordtype">int</span> LSB = Srl_imm - Shl_imm;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      <span class="keywordflow">if</span> (LSB &lt; 0)</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;        <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                        CurDAG-&gt;getTargetConstant(LSB, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;                        CurDAG-&gt;getTargetConstant(Width, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0 };</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 5);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    }</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  }</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;}</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">/// Target-specific DAG combining for ISD::XOR.</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">/// Target-independent combining lowers SELECT_CC nodes of the form</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">/// select_cc setg[ge] X,  0,  X, -X</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/// select_cc setgt    X, -1,  X, -X</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">/// select_cc setl[te] X,  0, -X,  X</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/// select_cc setlt    X,  1, -X,  X</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">/// which represent Integer ABS into:</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">/// Y = sra (X, size(X)-1); xor (add (X, Y), Y)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/// ARM instruction selection detects the latter and matches it to</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/// ARM::ABS or ARM::t2ABS machine node.</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectABSOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> XORSrc0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> XORSrc1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only())</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">if</span> (XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>)</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ADDSrc0 = XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ADDSrc1 = XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SRASrc0 = XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SRASrc1 = XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *SRAConstant =  <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(SRASrc1);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> XType = SRASrc0.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="keywordtype">unsigned</span> Size = XType.<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>() - 1;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keywordflow">if</span> (ADDSrc1 == XORSrc1 &amp;&amp; ADDSrc0 == SRASrc0 &amp;&amp;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;      XType.isInteger() &amp;&amp; SRAConstant != NULL &amp;&amp;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;      Size == SRAConstant-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>()) {</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = Subtarget-&gt;isThumb2() ? ARM::t2ABS : ARM::ABS;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, Opcode, VT, ADDSrc0);</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  }</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;}</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectConcatVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="comment">// The only time a CONCAT_VECTORS operation can have legal types is when</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <span class="comment">// two 64-bit vectors are concatenated to a 128-bit vector.</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aea7fd4e11a4194a9df590e2975e4d939">is128BitVector</a>() || N-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>() != 2)</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected CONCAT_VECTORS&quot;</span>);</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  <span class="keywordflow">return</span> createDRegPairNode(VT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;}</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectAtomic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> Op8,</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                                      <span class="keywordtype">unsigned</span> Op16,<span class="keywordtype">unsigned</span> Op32,</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;                                      <span class="keywordtype">unsigned</span> Op64) {</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <span class="comment">// Mostly direct translation to the given operations, except that we preserve</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  <span class="comment">// the AtomicOrdering for use later on.</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <a class="code" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> *AN = cast&lt;AtomicSDNode&gt;(Node);</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keywordtype">unsigned</span> Op;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = CurDAG-&gt;getVTList(AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    Op = Op8;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    Op = Op16;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    Op = Op32;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    Op = Op64;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    VTs = CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected atomic operation&quot;</span>);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getTargetConstant(AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ab0714d61141b200a5a330eb98409b659">getOrdering</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0)); <span class="comment">// Chain moves to the end</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(Node, Op, VTs, &amp;Ops[0], Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>());</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;}</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">ARMDAGToDAGISel::Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;    N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(-1);</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    <span class="keywordflow">return</span> NULL;   <span class="comment">// Already selected.</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  }</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>: {</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = SelectInlineAsm(N);</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    <span class="keywordflow">if</span> (ResNode)</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;      <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  }</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>: {</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    <span class="comment">// Select special operations if XOR node forms integer ABS pattern</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = SelectABSOp(N);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    <span class="keywordflow">if</span> (ResNode)</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;      <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;  }</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>: {</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="keywordtype">unsigned</span> Val = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getZExtValue();</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="keywordtype">bool</span> UseCP = <span class="keyword">true</span>;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;hasThumb2())</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;      <span class="comment">// Thumb2-aware targets have the MOVT instruction, so all immediates can</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;      <span class="comment">// be done with MOV + MOVT, at worst.</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;      UseCP = 0;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;        UseCP = (Val &gt; 255 &amp;&amp;                          <span class="comment">// MOV</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;                 ~Val &gt; 255 &amp;&amp;                         <span class="comment">// MOV + MVN</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;                 !<a class="code" href="namespacellvm_1_1ARM__AM.html#a2a556538eeeb14908c7a86d4f8d8e880">ARM_AM::isThumbImmShiftedVal</a>(Val));  <span class="comment">// MOV + LSL</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;        UseCP = (<a class="code" href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">ARM_AM::getSOImmVal</a>(Val) == -1 &amp;&amp;     <span class="comment">// MOV</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                 <a class="code" href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">ARM_AM::getSOImmVal</a>(~Val) == -1 &amp;&amp;    <span class="comment">// MVN</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;                 !<a class="code" href="namespacellvm_1_1ARM__AM.html#ac229bc1c730b34dff4b13afbe7747e22">ARM_AM::isSOImmTwoPartVal</a>(Val));     <span class="comment">// two instrs.</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    }</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <span class="keywordflow">if</span> (UseCP) {</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPIdx =</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;        CurDAG-&gt;getTargetConstantPool(<a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;                                  <a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(*CurDAG-&gt;getContext()), Val),</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;                                      getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only()) {</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { CPIdx, Pred, PredReg, CurDAG-&gt;getEntryNode() };</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;        ResNode = CurDAG-&gt;getMachineNode(ARM::tLDRpci, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                                         Ops);</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;          CPIdx,</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;          CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;          CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;          CurDAG-&gt;getEntryNode()</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;        };</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        ResNode=CurDAG-&gt;getMachineNode(ARM::LDRcp, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;                                       Ops);</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;      }</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0));</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;      <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    }</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  }</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>: {</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="comment">// Selects to ADDri FI, 0 which in turn will become ADDri SP, imm.</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFI = CurDAG-&gt;getTargetFrameIndex(FI,</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;                                           getTargetLowering()-&gt;getPointerTy());</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only()) {</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { TFI, CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::tADDrSPi, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 4);</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;      <span class="keywordtype">unsigned</span> Opc = ((Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2()) ?</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;                      ARM::t2ADDri : ARM::ADDri);</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { TFI, CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 5);</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    }</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  }</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SelectV6T2BitfieldExtractOp(N, <span class="keyword">false</span>))</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SelectV6T2BitfieldExtractOp(N, <span class="keyword">true</span>))</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>:</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only())</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))) {</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      <span class="keywordtype">unsigned</span> RHSV = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <span class="keywordflow">if</span> (!RHSV) <span class="keywordflow">break</span>;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#af4d1a918800291e75b01ce1447be0e83">isPowerOf2_32</a>(RHSV-1)) {  <span class="comment">// 2^n+1?</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;        <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSV-1);</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;        <span class="keywordflow">if</span> (ShImm &gt;= 32)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;        ShImm = <a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>, ShImm);</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShImmOp = CurDAG-&gt;getTargetConstant(ShImm, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;        <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;          <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::t2ADDrs, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 6);</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, Reg0, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;          <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::ADDrsi, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 7);</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        }</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;      }</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#af4d1a918800291e75b01ce1447be0e83">isPowerOf2_32</a>(RHSV+1)) {  <span class="comment">// 2^n-1?</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;        <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSV+1);</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;        <span class="keywordflow">if</span> (ShImm &gt;= 32)</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;        ShImm = <a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>, ShImm);</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShImmOp = CurDAG-&gt;getTargetConstant(ShImm, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;        <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;          <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::t2RSBrs, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 6);</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, Reg0, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), Reg0, Reg0 };</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;          <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(N, ARM::RSBrsi, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops, 7);</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;        }</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;      }</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    }</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>: {</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    <span class="comment">// Check for unsigned bitfield extract</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SelectV6T2BitfieldExtractOp(N, <span class="keyword">false</span>))</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    <span class="comment">// (and (or x, c2), c1) and top 16-bits of c1 and c2 match, lower 16-bits</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <span class="comment">// of c1 are 0xffff, and lower 16-bit of c2 are 0. That is, the top 16-bits</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="comment">// are entirely contributed by c2 and lower 16-bits are entirely contributed</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="comment">// by x. That&#39;s equal to (or (and x, 0xffff), (and c1, 0xffff0000)).</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="comment">// Select it to: &quot;movt x, ((c1 &amp; 0xffff) &gt;&gt; 16)</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2())</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;      ? ARM::t2MOVTi16</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;      : (Subtarget-&gt;hasV6T2Ops() ? ARM::MOVTi16 : 0);</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    <span class="keywordflow">if</span> (!Opc)</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *N1C = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N1);</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <span class="keywordflow">if</span> (!N1C)</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a52753947fce3a01b1c18dd4713c587e8">hasOneUse</a>()) {</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = N0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;      <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *N2C = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N2);</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;      <span class="keywordflow">if</span> (!N2C)</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;      <span class="keywordtype">unsigned</span> N1CVal = N1C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;      <span class="keywordtype">unsigned</span> N2CVal = N2C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      <span class="keywordflow">if</span> ((N1CVal &amp; 0xffff0000U) == (N2CVal &amp; 0xffff0000U) &amp;&amp;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;          (N1CVal &amp; 0xffffU) == 0xffffU &amp;&amp;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;          (N2CVal &amp; 0xffffU) == 0x0U) {</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9">Imm16</a> = CurDAG-&gt;getTargetConstant((N2CVal &amp; 0xFFFF0000U) &gt;&gt; 16,</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;                                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9">Imm16</a>,</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;                          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;        <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, VT, Ops);</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;      }</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    }</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  }</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a7f93dc1b4123a3d49e2a544960758ef1">ARMISD::VMOVRRD</a>:</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a7f93dc1b4123a3d49e2a544960758ef1">ARM::VMOVRRD</a>, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;                                  N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;                                  CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d">ISD::UMUL_LOHI</a>: {</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only())</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(ARM::t2UMULL, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Subtarget-&gt;hasV6Ops() ?</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;                                    ARM::UMULL : ARM::UMULLv5,</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                                    dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    }</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  }</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">ISD::SMUL_LOHI</a>: {</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb1Only())</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(ARM::t2SMULL, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Subtarget-&gt;hasV6Ops() ?</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;                                    ARM::SMULL : ARM::SMULLv5,</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;                                    dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    }</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  }</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8d9d96ad008a475ebbff8e366bbc1eb6">ARMISD::UMLAL</a>:{</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2),</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(ARM::t2UMLAL, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    }<span class="keywordflow">else</span>{</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2),</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Subtarget-&gt;hasV6Ops() ?</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;                                      <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8d9d96ad008a475ebbff8e366bbc1eb6">ARM::UMLAL</a> : ARM::UMLALv5,</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;                                      dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    }</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  }</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aa174d9797327e782f169f497338fac95">ARMISD::SMLAL</a>:{</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb()) {</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2),</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(ARM::t2SMLAL, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    }<span class="keywordflow">else</span>{</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2),</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG),</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Subtarget-&gt;hasV6Ops() ?</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;                                      <a class="code" href="Target_2ARM_2README_8txt.html#a02241d17a38e10ee6b26448b2ff791e9">ARM::SMLAL</a> : ARM::SMLALv5,</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;                                      dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    }</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  }</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = 0;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2())</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      ResNode = SelectT2IndexedLoad(N);</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;      ResNode = SelectARMIndexedLoad(N);</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <span class="keywordflow">if</span> (ResNode)</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;      <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  }</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a4621d333784e3cd8c9f92a1443013dbe">ARMISD::BRCOND</a>: {</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <span class="comment">// Emits: (Bcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="comment">// Emits: (tBcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <span class="comment">// Emits: (t2Bcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Subtarget-&gt;isThumb() ?</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;      ((Subtarget-&gt;hasThumb2()) ? ARM::t2Bcc : ARM::tBcc) : ARM::Bcc;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N3 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3);</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(4);</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    assert(N1.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf">ISD::BasicBlock</a>);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    assert(N2.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>);</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    assert(N3.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9">ISD::Register</a>);</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp2 = CurDAG-&gt;getTargetConstant(((<span class="keywordtype">unsigned</span>)</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;                               cast&lt;ConstantSDNode&gt;(N2)-&gt;getZExtValue()),</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;                               <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N1, Tmp2, N3, Chain, InFlag };</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;                                             <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>, Ops);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0);</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>() == 2) {</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;      InFlag = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 1);</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 1), InFlag);</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    }</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0),</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Chain.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), Chain.<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>()));</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  }</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a2ce278a3ff293b574f11d4ee0276770d">ARMISD::VZIP</a>: {</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VZIPd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VZIPd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    <span class="comment">// vzip.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VZIPq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VZIPq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VZIPq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    }</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops);</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  }</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a3d175a42f3d21e9d95bc684768de999a">ARMISD::VUZP</a>: {</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VUZPd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VUZPd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <span class="comment">// vuzp.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VUZPq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VUZPq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VUZPq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    }</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops);</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  }</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a78557d58c18ae631207ea472be421497">ARMISD::VTRN</a>: {</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VTRNd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VTRNd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VTRNq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VTRNq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VTRNq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    }</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG);</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops);</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  }</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a9b3b5c8aca58fc851520aab312b46637">ARMISD::BUILD_VECTOR</a>: {</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>();</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = VecVT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <span class="keywordflow">if</span> (EltVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) {</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;      assert(NumElts == 2 &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;      <span class="keywordflow">return</span> createDRegPairNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    }</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    assert(EltVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">if</span> (NumElts == 2)</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;      <span class="keywordflow">return</span> createSRegPairNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    assert(NumElts == 4 &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <span class="keywordflow">return</span> createQuadSRegsNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;                     N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3));</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  }</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a81b77974c326f91d888b4f7c7346440d">ARMISD::VLD2DUP</a>: {</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD2DUPd8, ARM::VLD2DUPd16,</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;                                        ARM::VLD2DUPd32 };</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  }</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeb8a7ec48dfdbb30f676f1f9ed78515e">ARMISD::VLD3DUP</a>: {</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD3DUPd8Pseudo,</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                        ARM::VLD3DUPd16Pseudo,</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;                                        ARM::VLD3DUPd32Pseudo };</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  }</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a682019fb60ebfdcb1b6c12bef90e81d1">ARMISD::VLD4DUP</a>: {</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD4DUPd8Pseudo,</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;                                        ARM::VLD4DUPd16Pseudo,</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;                                        ARM::VLD4DUPd32Pseudo };</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  }</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeecdd98f156fccc64b091ed05e2a7fa2">ARMISD::VLD2DUP_UPD</a>: {</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD2DUPd8wb_fixed,</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;                                        ARM::VLD2DUPd16wb_fixed,</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;                                        ARM::VLD2DUPd32wb_fixed };</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  }</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a55c84e4b70ccda76faa80ac003a66b86">ARMISD::VLD3DUP_UPD</a>: {</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD3DUPd8Pseudo_UPD,</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;                                        ARM::VLD3DUPd16Pseudo_UPD,</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;                                        ARM::VLD3DUPd32Pseudo_UPD };</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  }</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8cae6c5ad12cf66a9b86fe48082bd9d1">ARMISD::VLD4DUP_UPD</a>: {</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = { ARM::VLD4DUPd8Pseudo_UPD,</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;                                        ARM::VLD4DUPd16Pseudo_UPD,</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;                                        ARM::VLD4DUPd32Pseudo_UPD };</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(N, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  }</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeb657e0aaf4405a13d3379c9ef08c5e1">ARMISD::VLD1_UPD</a>: {</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD1d8wb_fixed,</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;                                         ARM::VLD1d16wb_fixed,</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;                                         ARM::VLD1d32wb_fixed,</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;                                         ARM::VLD1d64wb_fixed };</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD1q8wb_fixed,</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;                                         ARM::VLD1q16wb_fixed,</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;                                         ARM::VLD1q32wb_fixed,</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                                         ARM::VLD1q64wb_fixed };</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;    <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">true</span>, 1, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  }</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a3e74c01534bbe58a9716c4ed9afb552b">ARMISD::VLD2_UPD</a>: {</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD2d8wb_fixed,</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;                                         ARM::VLD2d16wb_fixed,</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;                                         ARM::VLD2d32wb_fixed,</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;                                         ARM::VLD1q64wb_fixed};</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD2q8PseudoWB_fixed,</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;                                         ARM::VLD2q16PseudoWB_fixed,</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;                                         ARM::VLD2q32PseudoWB_fixed };</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  }</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a2dcef9e9a88a5601e3615bd024f89ebc">ARMISD::VLD3_UPD</a>: {</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD3d8Pseudo_UPD,</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;                                         ARM::VLD3d16Pseudo_UPD,</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;                                         ARM::VLD3d32Pseudo_UPD,</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;                                         ARM::VLD1q64wb_fixed};</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VLD3q8Pseudo_UPD,</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;                                          ARM::VLD3q16Pseudo_UPD,</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;                                          ARM::VLD3q32Pseudo_UPD };</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VLD3q8oddPseudo_UPD,</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;                                          ARM::VLD3q16oddPseudo_UPD,</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;                                          ARM::VLD3q32oddPseudo_UPD };</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  }</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9acbc76b0e9da47cff86f227b76a101877">ARMISD::VLD4_UPD</a>: {</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD4d8Pseudo_UPD,</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;                                         ARM::VLD4d16Pseudo_UPD,</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;                                         ARM::VLD4d32Pseudo_UPD,</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;                                         ARM::VLD1q64wb_fixed};</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VLD4q8Pseudo_UPD,</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;                                          ARM::VLD4q16Pseudo_UPD,</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;                                          ARM::VLD4q32Pseudo_UPD };</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VLD4q8oddPseudo_UPD,</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                          ARM::VLD4q16oddPseudo_UPD,</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;                                          ARM::VLD4q32oddPseudo_UPD };</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  }</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aef111725b7a6bc348025dbe88c610e52">ARMISD::VLD2LN_UPD</a>: {</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD2LNd8Pseudo_UPD,</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;                                         ARM::VLD2LNd16Pseudo_UPD,</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;                                         ARM::VLD2LNd32Pseudo_UPD };</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD2LNq16Pseudo_UPD,</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                                         ARM::VLD2LNq32Pseudo_UPD };</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  }</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9ad1a20b1fad0a456eeea32953e3711d67">ARMISD::VLD3LN_UPD</a>: {</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD3LNd8Pseudo_UPD,</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;                                         ARM::VLD3LNd16Pseudo_UPD,</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;                                         ARM::VLD3LNd32Pseudo_UPD };</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD3LNq16Pseudo_UPD,</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;                                         ARM::VLD3LNq32Pseudo_UPD };</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  }</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9af06cac064eb63dda89fc54210230c6c7">ARMISD::VLD4LN_UPD</a>: {</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD4LNd8Pseudo_UPD,</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;                                         ARM::VLD4LNd16Pseudo_UPD,</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;                                         ARM::VLD4LNd32Pseudo_UPD };</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD4LNq16Pseudo_UPD,</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;                                         ARM::VLD4LNq32Pseudo_UPD };</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;  }</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a66260b6c8cb9ac5ae51cb28d85f8609a">ARMISD::VST1_UPD</a>: {</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST1d8wb_fixed,</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;                                         ARM::VST1d16wb_fixed,</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;                                         ARM::VST1d32wb_fixed,</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;                                         ARM::VST1d64wb_fixed };</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST1q8wb_fixed,</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;                                         ARM::VST1q16wb_fixed,</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;                                         ARM::VST1q32wb_fixed,</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;                                         ARM::VST1q64wb_fixed };</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">true</span>, 1, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  }</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9af6a4c6bf81470b0f47fb5ea7d02c9422">ARMISD::VST2_UPD</a>: {</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST2d8wb_fixed,</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                                         ARM::VST2d16wb_fixed,</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                                         ARM::VST2d32wb_fixed,</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;                                         ARM::VST1q64wb_fixed};</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST2q8PseudoWB_fixed,</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                         ARM::VST2q16PseudoWB_fixed,</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;                                         ARM::VST2q32PseudoWB_fixed };</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  }</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a46ce1e04c61117e5b760e27351c2c209">ARMISD::VST3_UPD</a>: {</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST3d8Pseudo_UPD,</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                         ARM::VST3d16Pseudo_UPD,</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;                                         ARM::VST3d32Pseudo_UPD,</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;                                         ARM::VST1d64TPseudoWB_fixed};</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VST3q8Pseudo_UPD,</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;                                          ARM::VST3q16Pseudo_UPD,</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;                                          ARM::VST3q32Pseudo_UPD };</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VST3q8oddPseudo_UPD,</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;                                          ARM::VST3q16oddPseudo_UPD,</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;                                          ARM::VST3q32oddPseudo_UPD };</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  }</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8994129f9ac9818ba7865a6df6194a15">ARMISD::VST4_UPD</a>: {</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST4d8Pseudo_UPD,</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;                                         ARM::VST4d16Pseudo_UPD,</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;                                         ARM::VST4d32Pseudo_UPD,</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;                                         ARM::VST1d64QPseudoWB_fixed};</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VST4q8Pseudo_UPD,</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                                          ARM::VST4q16Pseudo_UPD,</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;                                          ARM::VST4q32Pseudo_UPD };</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VST4q8oddPseudo_UPD,</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                                          ARM::VST4q16oddPseudo_UPD,</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;                                          ARM::VST4q32oddPseudo_UPD };</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  }</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a4fb391704986986d277b0e9f9defe47d">ARMISD::VST2LN_UPD</a>: {</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST2LNd8Pseudo_UPD,</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;                                         ARM::VST2LNd16Pseudo_UPD,</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;                                         ARM::VST2LNd32Pseudo_UPD };</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST2LNq16Pseudo_UPD,</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;                                         ARM::VST2LNq32Pseudo_UPD };</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  }</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a0e4c9035a762f061faadf268d28ed841">ARMISD::VST3LN_UPD</a>: {</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST3LNd8Pseudo_UPD,</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;                                         ARM::VST3LNd16Pseudo_UPD,</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;                                         ARM::VST3LNd32Pseudo_UPD };</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST3LNq16Pseudo_UPD,</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                         ARM::VST3LNq32Pseudo_UPD };</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  }</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a1d949f0d6adbeca42c5d9084223611fa">ARMISD::VST4LN_UPD</a>: {</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST4LNd8Pseudo_UPD,</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;                                         ARM::VST4LNd16Pseudo_UPD,</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;                                         ARM::VST4LNd32Pseudo_UPD };</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST4LNq16Pseudo_UPD,</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;                                         ARM::VST4LNq32Pseudo_UPD };</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  }</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>:</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a500256f92bcb373e301b37bb159f6537">Intrinsic::arm_ldrexd</a>: {</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;      <span class="keywordtype">bool</span> isThumb = Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2();</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = isThumb ? ARM::t2LDREXD :ARM::LDREXD;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;      <span class="comment">// arm_ldrexd returns a i64 value in {i32, i32}</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;      std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;      <span class="keywordflow">if</span> (isThumb) {</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;      ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;      <span class="comment">// Place arguments in the right order.</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG));</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;      <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;      MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;      cast&lt;MachineSDNode&gt;(Ld)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      <span class="comment">// Remap uses.</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OutChain = isThumb ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 2) : SDValue(Ld, 1);</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;      <span class="keywordflow">if</span> (!SDValue(N, 0).use_empty()) {</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;        SDValue Result;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;        <span class="keywordflow">if</span> (isThumb)</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;          Result = SDValue(Ld, 0);</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;          SDValue SubRegIdx = CurDAG-&gt;getTargetConstant(ARM::gsub_0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a>,</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;              dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SDValue(Ld, 0), SubRegIdx);</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;          Result = SDValue(ResNode,0);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        }</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;        ReplaceUses(SDValue(N, 0), Result);</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;      }</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      <span class="keywordflow">if</span> (!SDValue(N, 1).use_empty()) {</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;        SDValue Result;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;        <span class="keywordflow">if</span> (isThumb)</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;          Result = SDValue(Ld, 1);</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;          SDValue SubRegIdx = CurDAG-&gt;getTargetConstant(ARM::gsub_1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a>,</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;              dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SDValue(Ld, 0), SubRegIdx);</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;          Result = SDValue(ResNode,0);</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;        }</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;        ReplaceUses(SDValue(N, 1), Result);</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;      }</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;      ReplaceUses(SDValue(N, 2), OutChain);</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;      <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;    }</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aae5c2b50f76bc90dcca423352178ee33">Intrinsic::arm_strexd</a>: {</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3);</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(4);</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;      <span class="comment">// Store exclusive double return a i32 value which is the return status</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;      <span class="comment">// of the issued store.</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = { <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> };</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;      <span class="keywordtype">bool</span> isThumb = Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2();</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;      <span class="comment">// Place arguments in the right order.</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;      <span class="keywordflow">if</span> (isThumb) {</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Val0);</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Val1);</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;        <span class="comment">// arm_strexd uses GPRPair.</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createGPRPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Val0, Val1), 0));</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemAddr);</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG));</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain);</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = isThumb ? ARM::t2STREXD : ARM::STREXD;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;      <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;      MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;      cast&lt;MachineSDNode&gt;(St)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;      <span class="keywordflow">return</span> St;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    }</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c">Intrinsic::arm_neon_vld1</a>: {</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD1d8, ARM::VLD1d16,</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                           ARM::VLD1d32, ARM::VLD1d64 };</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD1q8, ARM::VLD1q16,</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                                           ARM::VLD1q32, ARM::VLD1q64};</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">false</span>, 1, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    }</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279">Intrinsic::arm_neon_vld2</a>: {</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD2d8, ARM::VLD2d16,</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;                                           ARM::VLD2d32, ARM::VLD1q64 };</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD2q8Pseudo, ARM::VLD2q16Pseudo,</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;                                           ARM::VLD2q32Pseudo };</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;      <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    }</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c">Intrinsic::arm_neon_vld3</a>: {</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD3d8Pseudo,</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;                                           ARM::VLD3d16Pseudo,</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;                                           ARM::VLD3d32Pseudo,</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;                                           ARM::VLD1d64TPseudo };</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VLD3q8Pseudo_UPD,</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;                                            ARM::VLD3q16Pseudo_UPD,</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;                                            ARM::VLD3q32Pseudo_UPD };</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VLD3q8oddPseudo,</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;                                            ARM::VLD3q16oddPseudo,</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;                                            ARM::VLD3q32oddPseudo };</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;      <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    }</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2">Intrinsic::arm_neon_vld4</a>: {</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD4d8Pseudo,</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;                                           ARM::VLD4d16Pseudo,</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;                                           ARM::VLD4d32Pseudo,</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;                                           ARM::VLD1d64QPseudo };</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VLD4q8Pseudo_UPD,</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;                                            ARM::VLD4q16Pseudo_UPD,</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;                                            ARM::VLD4q32Pseudo_UPD };</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VLD4q8oddPseudo,</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                                            ARM::VLD4q16oddPseudo,</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                                            ARM::VLD4q32oddPseudo };</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;      <span class="keywordflow">return</span> SelectVLD(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    }</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05">Intrinsic::arm_neon_vld2lane</a>: {</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD2LNd8Pseudo,</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;                                           ARM::VLD2LNd16Pseudo,</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;                                           ARM::VLD2LNd32Pseudo };</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD2LNq16Pseudo,</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;                                           ARM::VLD2LNq32Pseudo };</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    }</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708">Intrinsic::arm_neon_vld3lane</a>: {</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD3LNd8Pseudo,</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;                                           ARM::VLD3LNd16Pseudo,</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;                                           ARM::VLD3LNd32Pseudo };</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD3LNq16Pseudo,</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;                                           ARM::VLD3LNq32Pseudo };</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    }</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8">Intrinsic::arm_neon_vld4lane</a>: {</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VLD4LNd8Pseudo,</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;                                           ARM::VLD4LNd16Pseudo,</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;                                           ARM::VLD4LNd32Pseudo };</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VLD4LNq16Pseudo,</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;                                           ARM::VLD4LNq32Pseudo };</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;    }</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59">Intrinsic::arm_neon_vst1</a>: {</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST1d8, ARM::VST1d16,</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;                                           ARM::VST1d32, ARM::VST1d64 };</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST1q8, ARM::VST1q16,</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;                                           ARM::VST1q32, ARM::VST1q64 };</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;      <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">false</span>, 1, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    }</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c">Intrinsic::arm_neon_vst2</a>: {</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST2d8, ARM::VST2d16,</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;                                           ARM::VST2d32, ARM::VST1q64 };</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;      <span class="keyword">static</span> uint16_t QOpcodes[] = { ARM::VST2q8Pseudo, ARM::VST2q16Pseudo,</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;                                     ARM::VST2q32Pseudo };</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;      <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, 0);</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    }</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7">Intrinsic::arm_neon_vst3</a>: {</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST3d8Pseudo,</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;                                           ARM::VST3d16Pseudo,</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;                                           ARM::VST3d32Pseudo,</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;                                           ARM::VST1d64TPseudo };</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VST3q8Pseudo_UPD,</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;                                            ARM::VST3q16Pseudo_UPD,</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;                                            ARM::VST3q32Pseudo_UPD };</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VST3q8oddPseudo,</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;                                            ARM::VST3q16oddPseudo,</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;                                            ARM::VST3q32oddPseudo };</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;      <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    }</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234">Intrinsic::arm_neon_vst4</a>: {</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST4d8Pseudo,</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;                                           ARM::VST4d16Pseudo,</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;                                           ARM::VST4d32Pseudo,</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;                                           ARM::VST1d64QPseudo };</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes0[] = { ARM::VST4q8Pseudo_UPD,</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;                                            ARM::VST4q16Pseudo_UPD,</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;                                            ARM::VST4q32Pseudo_UPD };</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes1[] = { ARM::VST4q8oddPseudo,</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;                                            ARM::VST4q16oddPseudo,</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;                                            ARM::VST4q32oddPseudo };</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;      <span class="keywordflow">return</span> SelectVST(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    }</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a">Intrinsic::arm_neon_vst2lane</a>: {</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST2LNd8Pseudo,</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;                                           ARM::VST2LNd16Pseudo,</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;                                           ARM::VST2LNd32Pseudo };</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST2LNq16Pseudo,</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;                                           ARM::VST2LNq32Pseudo };</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    }</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2">Intrinsic::arm_neon_vst3lane</a>: {</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST3LNd8Pseudo,</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;                                           ARM::VST3LNd16Pseudo,</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;                                           ARM::VST3LNd32Pseudo };</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST3LNq16Pseudo,</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;                                           ARM::VST3LNq32Pseudo };</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    }</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94">Intrinsic::arm_neon_vst4lane</a>: {</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t DOpcodes[] = { ARM::VST4LNd8Pseudo,</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;                                           ARM::VST4LNd16Pseudo,</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;                                           ARM::VST4LNd32Pseudo };</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t QOpcodes[] = { ARM::VST4LNq16Pseudo,</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;                                           ARM::VST4LNq32Pseudo };</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;    }</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    }</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  }</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a116367c64336c97ae1680cc8ad06e7ed">Intrinsic::arm_neon_vtbl2</a>:</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">false</span>, 2, <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9abf641d085a1191fdfe9f91624d8078a6">ARM::VTBL2</a>);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a189d903cc7da103935f1823822a78161">Intrinsic::arm_neon_vtbl3</a>:</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">false</span>, 3, ARM::VTBL3Pseudo);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a8301b350e6b543c0950652ab23682975">Intrinsic::arm_neon_vtbl4</a>:</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">false</span>, 4, ARM::VTBL4Pseudo);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aa8ff0b8cc437d31948c4dd7661336aaf">Intrinsic::arm_neon_vtbx2</a>:</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">true</span>, 2, ARM::VTBX2);</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a31757c30888ad68412580262a0506e3b">Intrinsic::arm_neon_vtbx3</a>:</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">true</span>, 3, ARM::VTBX3Pseudo);</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af3b7738407193fb06c8e537e62377873">Intrinsic::arm_neon_vtbx4</a>:</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="keywordflow">return</span> SelectVTBL(N, <span class="keyword">true</span>, 4, ARM::VTBX4Pseudo);</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    }</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;  }</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a23b7689832a24fd3eea55be8583bee87">ARMISD::VTBL1</a>: {</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0));</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG));                    <span class="comment">// Predicate</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)); <span class="comment">// Predicate Register</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a23b7689832a24fd3eea55be8583bee87">ARM::VTBL1</a>, dl, VT, Ops);</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  }</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9abf641d085a1191fdfe9f91624d8078a6">ARMISD::VTBL2</a>: {</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;    <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, V0, V1), 0);</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(RegSeq);</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2));</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a>(CurDAG));                    <span class="comment">// Predicate</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)); <span class="comment">// Predicate Register</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9abf641d085a1191fdfe9f91624d8078a6">ARM::VTBL2</a>, dl, VT, Ops);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  }</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>:</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;    <span class="keywordflow">return</span> SelectConcatVector(N);</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a>:</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="keywordflow">if</span> (cast&lt;AtomicSDNode&gt;(N)-&gt;getMemoryVT() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;      <span class="keywordflow">return</span> SelectAtomic(N, 0, 0, 0, ARM::ATOMIC_LOAD_I64);</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>:</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;    <span class="keywordflow">if</span> (cast&lt;AtomicSDNode&gt;(N)-&gt;getMemoryVT() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;      <span class="keywordflow">return</span> SelectAtomic(N, 0, 0, 0, ARM::ATOMIC_STORE_I64);</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>:</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;                        ARM::ATOMIC_LOAD_ADD_I8,</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;                        ARM::ATOMIC_LOAD_ADD_I16,</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;                        ARM::ATOMIC_LOAD_ADD_I32,</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;                        ARM::ATOMIC_LOAD_ADD_I64);</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>:</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;                        ARM::ATOMIC_LOAD_SUB_I8,</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;                        ARM::ATOMIC_LOAD_SUB_I16,</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;                        ARM::ATOMIC_LOAD_SUB_I32,</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;                        ARM::ATOMIC_LOAD_SUB_I64);</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>:</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;                        ARM::ATOMIC_LOAD_AND_I8,</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;                        ARM::ATOMIC_LOAD_AND_I16,</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;                        ARM::ATOMIC_LOAD_AND_I32,</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;                        ARM::ATOMIC_LOAD_AND_I64);</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>:</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;                        ARM::ATOMIC_LOAD_OR_I8,</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;                        ARM::ATOMIC_LOAD_OR_I16,</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;                        ARM::ATOMIC_LOAD_OR_I32,</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;                        ARM::ATOMIC_LOAD_OR_I64);</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>:</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;                        ARM::ATOMIC_LOAD_XOR_I8,</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;                        ARM::ATOMIC_LOAD_XOR_I16,</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;                        ARM::ATOMIC_LOAD_XOR_I32,</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;                        ARM::ATOMIC_LOAD_XOR_I64);</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>:</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;                        ARM::ATOMIC_LOAD_NAND_I8,</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;                        ARM::ATOMIC_LOAD_NAND_I16,</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;                        ARM::ATOMIC_LOAD_NAND_I32,</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;                        ARM::ATOMIC_LOAD_NAND_I64);</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>:</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;                        ARM::ATOMIC_LOAD_MIN_I8,</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;                        ARM::ATOMIC_LOAD_MIN_I16,</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;                        ARM::ATOMIC_LOAD_MIN_I32,</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;                        ARM::ATOMIC_LOAD_MIN_I64);</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>:</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;                        ARM::ATOMIC_LOAD_MAX_I8,</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;                        ARM::ATOMIC_LOAD_MAX_I16,</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;                        ARM::ATOMIC_LOAD_MAX_I32,</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;                        ARM::ATOMIC_LOAD_MAX_I64);</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>:</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;                        ARM::ATOMIC_LOAD_UMIN_I8,</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;                        ARM::ATOMIC_LOAD_UMIN_I16,</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;                        ARM::ATOMIC_LOAD_UMIN_I32,</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;                        ARM::ATOMIC_LOAD_UMIN_I64);</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>:</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;                        ARM::ATOMIC_LOAD_UMAX_I8,</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;                        ARM::ATOMIC_LOAD_UMAX_I16,</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;                        ARM::ATOMIC_LOAD_UMAX_I32,</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;                        ARM::ATOMIC_LOAD_UMAX_I64);</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>:</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;                        ARM::ATOMIC_SWAP_I8,</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;                        ARM::ATOMIC_SWAP_I16,</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;                        ARM::ATOMIC_SWAP_I32,</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;                        ARM::ATOMIC_SWAP_I64);</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(N,</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;                        ARM::ATOMIC_CMP_SWAP_I8,</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;                        ARM::ATOMIC_CMP_SWAP_I16,</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;                        ARM::ATOMIC_CMP_SWAP_I32,</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;                        ARM::ATOMIC_CMP_SWAP_I64);</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;  }</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;  <span class="keywordflow">return</span> SelectCode(N);</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;}</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::SelectInlineAsm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;  std::vector&lt;SDValue&gt; AsmNodeOperands;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  <span class="keywordtype">unsigned</span> Flag, <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>();</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;  <span class="comment">// Normally, i64 data is bounded to two arbitrary GRPs for &quot;%r&quot; constraint.</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;  <span class="comment">// However, some instrstions (e.g. ldrexd/strexd in ARM mode) require</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;  <span class="comment">// (even/even+1) GPRs and use %n and %Hn to refer to the individual regs</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;  <span class="comment">// respectively. Since there is no constraint to explicitly specify a</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  <span class="comment">// reg pair, we use GPRPair reg class for &quot;%r&quot; for 64-bit data. For Thumb,</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;  <span class="comment">// the 64-bit data may be referred by H, Q, R modifiers, so we still pack</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;  <span class="comment">// them into a GPRPair.</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Glue = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">getGluedNode</a>() ? N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(NumOps-1) : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(0,0);</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;bool, 8&gt;</a> OpChanged;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;  <span class="comment">// Glue node will be appended late.</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;  <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">getGluedNode</a>() ? NumOps - 1 : NumOps; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;    AsmNodeOperands.push_back(op);</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; InlineAsm::Op_FirstOperand)</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>))) {</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;      Flag = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;      Kind = <a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flag);</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    }</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    <span class="comment">// Immediate operands to inline asm in the SelectionDAG are modeled with</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;    <span class="comment">// two operands. The first is a constant of value InlineAsm::Kind_Imm, and</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;    <span class="comment">// the second is a constant with the value of the immediate. If we get here</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;    <span class="comment">// and we have a Kind_Imm, skip the next operand, and continue.</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;    <span class="keywordflow">if</span> (Kind == InlineAsm::Kind_Imm) {</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;      AsmNodeOperands.push_back(op);</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;    }</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(Flag);</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;    <span class="keywordflow">if</span> (NumRegs)</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;      OpChanged.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;    <span class="keywordtype">unsigned</span> DefIdx = 0;</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <span class="keywordtype">bool</span> IsTiedToChangedOp = <span class="keyword">false</span>;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    <span class="comment">// If it&#39;s a use that is tied with a previous def, it has no</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <span class="comment">// reg class constraint.</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <span class="keywordflow">if</span> (Changed &amp;&amp; <a class="code" href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">InlineAsm::isUseOperandTiedToDef</a>(Flag, DefIdx))</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;      IsTiedToChangedOp = OpChanged[DefIdx];</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <span class="keywordflow">if</span> (Kind != InlineAsm::Kind_RegUse &amp;&amp; Kind != InlineAsm::Kind_RegDef</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;        &amp;&amp; Kind != InlineAsm::Kind_RegDefEarlyClobber)</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;    <span class="keywordtype">unsigned</span> RC;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;    <span class="keywordtype">bool</span> HasRC = <a class="code" href="classllvm_1_1InlineAsm.html#ae3d883d313492d5f36a7bf5134190c9c">InlineAsm::hasRegClassConstraint</a>(Flag, RC);</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    <span class="keywordflow">if</span> ((!IsTiedToChangedOp &amp;&amp; (!HasRC || RC != ARM::GPRRegClassID))</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;        || NumRegs != 2)</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;    assert((<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+2 &lt; NumOps) &amp;&amp; <span class="stringliteral">&quot;Invalid number of operands in inline asm&quot;</span>);</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+1);</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+2);</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;    <span class="keywordtype">unsigned</span> Reg0 = cast&lt;RegisterSDNode&gt;(V0)-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;    <span class="keywordtype">unsigned</span> Reg1 = cast&lt;RegisterSDNode&gt;(V1)-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PairedReg;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    <span class="keywordflow">if</span> (Kind == InlineAsm::Kind_RegDef ||</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;        Kind == InlineAsm::Kind_RegDefEarlyClobber) {</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;      <span class="comment">// Replace the two GPRs with 1 GPRPair and copy values from GPRPair to</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;      <span class="comment">// the original GPRs.</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;      <span class="keywordtype">unsigned</span> GPVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;ARM::GPRPairRegClass);</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;      PairedReg = CurDAG-&gt;getRegister(GPVR, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N,0);</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *GU = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a3ddfb0141d40123637b19d28fc6efbfd">getGluedUser</a>();</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegCopy = CurDAG-&gt;getCopyFromReg(Chain, dl, GPVR, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>,</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;                                               Chain.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;      <span class="comment">// Extract values from a GPRPair reg and copy to the original GPR reg.</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sub0 = CurDAG-&gt;getTargetExtractSubreg(ARM::gsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;                                                    RegCopy);</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sub1 = CurDAG-&gt;getTargetExtractSubreg(ARM::gsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;                                                    RegCopy);</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> T0 = CurDAG-&gt;getCopyToReg(Sub0, dl, Reg0, Sub0,</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;                                        RegCopy.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = CurDAG-&gt;getCopyToReg(Sub1, dl, Reg1, Sub1, T0.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;      <span class="comment">// Update the original glue user.</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;      std::vector&lt;SDValue&gt; Ops(GU-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>(), GU-&gt;<a class="code" href="classllvm_1_1SDNode.html#a992906781101abb22f6e4d16622bbe24">op_end</a>()-1);</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;      Ops.push_back(T1.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;      CurDAG-&gt;UpdateNodeOperands(GU, &amp;Ops[0], Ops.size());</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;      GU = T1.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;    }</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;      <span class="comment">// For Kind  == InlineAsm::Kind_RegUse, we first copy two GPRs into a</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;      <span class="comment">// GPRPair and then pass the GPRPair to the inline asm.</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = AsmNodeOperands[InlineAsm::Op_InputChain];</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;      <span class="comment">// As REG_SEQ doesn&#39;t take RegisterSDNode, we copy them first.</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> T0 = CurDAG-&gt;getCopyFromReg(Chain, dl, Reg0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;                                          Chain.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = CurDAG-&gt;getCopyFromReg(Chain, dl, Reg1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;                                          T0.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pair = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createGPRPairNode(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, T0, T1), 0);</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;      <span class="comment">// Copy REG_SEQ into a GPRPair-typed VR and replace the original two</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;      <span class="comment">// i32 VRs of inline asm with it.</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;      <span class="keywordtype">unsigned</span> GPVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;ARM::GPRPairRegClass);</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;      PairedReg = CurDAG-&gt;getRegister(GPVR, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;      Chain = CurDAG-&gt;getCopyToReg(T1, dl, GPVR, Pair, T1.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;      AsmNodeOperands[InlineAsm::Op_InputChain] = Chain;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;      Glue = Chain.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1);</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    }</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordflow">if</span>(PairedReg.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) {</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;      OpChanged[OpChanged.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() -1 ] = <span class="keyword">true</span>;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;      Flag = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(Kind, 1 <span class="comment">/* RegNum*/</span>);</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;      <span class="keywordflow">if</span> (IsTiedToChangedOp)</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;        Flag = <a class="code" href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">InlineAsm::getFlagWordForMatchingOp</a>(Flag, DefIdx);</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;        Flag = <a class="code" href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">InlineAsm::getFlagWordForRegClass</a>(Flag, ARM::GPRPairRegClassID);</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;      <span class="comment">// Replace the current flag.</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;      AsmNodeOperands[AsmNodeOperands.size() -1] = CurDAG-&gt;getTargetConstant(</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;          Flag, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;      <span class="comment">// Add the new register node and skip the original two GPRs.</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;      AsmNodeOperands.push_back(PairedReg);</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;      <span class="comment">// Skip the next two GPRs.</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;      <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> += 2;</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;    }</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  }</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="keywordflow">if</span> (Glue.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    AsmNodeOperands.push_back(Glue);</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <span class="keywordflow">if</span> (!Changed)</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> New = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;      CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>), &amp;AsmNodeOperands[0],</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;                        AsmNodeOperands.size());</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  New-&gt;<a class="code" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(-1);</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;  <span class="keywordflow">return</span> New.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;}</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <span class="keywordtype">char</span> ConstraintCode,</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;                             std::vector&lt;SDValue&gt; &amp;OutOps) {</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  assert(ConstraintCode == <span class="charliteral">&#39;m&#39;</span> &amp;&amp; <span class="stringliteral">&quot;unexpected asm memory constraint&quot;</span>);</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;  <span class="comment">// Require the address to be in a register.  That is safe for all ARM</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  <span class="comment">// variants and it is hard to do anything much smarter without knowing</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="comment">// how the operand is used.</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  OutOps.push_back(Op);</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;}</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">/// createARMISelDag - This pass converts a legalized DAG into a</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">/// ARM-specific DAG, ready for instruction scheduling.</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851"> 3524</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851">llvm::createARMISelDag</a>(<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;                                     <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMDAGToDAGISel(TM, OptLevel);</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;}</div><div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca4c5a8a44331ca7bfa1400a74affc0d89"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4c5a8a44331ca7bfa1400a74affc0d89">llvm::MVT::v8i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00091">ValueTypes.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">llvm::ISD::PRE_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00680">ISDOpcodes.h:680</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a040481b9bda32faa6b1435532405d88f"><div class="ttname"><a href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00122">SelectionDAGNodes.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a3d175a42f3d21e9d95bc684768de999a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a3d175a42f3d21e9d95bc684768de999a">llvm::ARMISD::VUZP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00167">ARMISelLowering.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00118">ValueTypes.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234">llvm::Intrinsic::arm_neon_vst4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00329">Intrinsics.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00047">ValueTypes.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a2dcef9e9a88a5601e3615bd024f89ebc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a2dcef9e9a88a5601e3615bd024f89ebc">llvm::ARMISD::VLD3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00211">ARMISelLowering.h:211</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c">llvm::Intrinsic::arm_neon_vst2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00325">Intrinsics.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf">llvm::ISD::BasicBlock</a></div><div class="ttdoc">Various leaf nodes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00060">ISDOpcodes.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239ef"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">llvm::ARM_AM::ShiftOpc</a></div><div class="ttdeci">ShiftOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00027">ARMAddressingModes.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a8cae6c5ad12cf66a9b86fe48082bd9d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8cae6c5ad12cf66a9b86fe48082bd9d1">llvm::ARMISD::VLD4DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00218">ARMISelLowering.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a52753947fce3a01b1c18dd4713c587e8"><div class="ttname"><a href="classllvm_1_1SDNode.html#a52753947fce3a01b1c18dd4713c587e8">llvm::SDNode::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00406">SelectionDAGNodes.h:406</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a97b0f24f3e52f030830fca6fbfcbd37d"><div class="ttname"><a href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00870">SelectionDAGNodes.h:870</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d">llvm::ISD::UMUL_LOHI</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00181">ISDOpcodes.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a257cdd16d16d0a9d9b358b5e5a472258"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">llvm::ARM_AM::getSORegOpc</a></div><div class="ttdeci">static unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00112">ARMAddressingModes.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">llvm::ISD::UNINDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00679">ISDOpcodes.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html_a32d3064d680bb98aeec9cabf85995d31"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">llvm::RegisterSDNode::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01539">SelectionDAGNodes.h:1539</a></div></div>
<div class="ttc" id="namespacellvm_html_a3f2f98c2a67c9e79f58aad9150a62e42"><div class="ttname"><a href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">llvm::dyn_cast</a></div><div class="ttdeci">enable_if_c&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00266">Casting.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00127">NVPTX.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">llvm::ISD::ATOMIC_LOAD_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00626">ISDOpcodes.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7146d8440bad26a32a80ae4362298783"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const </div><div class="ttdoc">Return true if this instruction could possibly modify memory. Instructions with this flag set are not...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00376">MCInstrDesc.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a14fae851fdfe0477b8017dfde555e083"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">llvm::InlineAsm::getFlagWord</a></div><div class="ttdeci">static unsigned getFlagWord(unsigned Kind, unsigned NumOps)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00233">InlineAsm.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad2b86f3b725cc7b42da4e87e41bcf86f"><div class="ttname"><a href="classllvm_1_1SDNode.html#ad2b86f3b725cc7b42da4e87e41bcf86f">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00570">SelectionDAGNodes.h:570</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_aeaddd028e428140b446fac6bf267f0cf"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#aeaddd028e428140b446fac6bf267f0cf">llvm::ARM_AM::getAM5Opc</a></div><div class="ttdeci">static unsigned getAM5Opc(AddrOpc Opc, unsigned char Offset)</div><div class="ttdoc">getAM5Opc - This function encodes the addrmode5 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00492">ARMAddressingModes.h:492</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00038">ARMAddressingModes.h:38</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a78557d58c18ae631207ea472be421497"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a78557d58c18ae631207ea472be421497">llvm::ARMISD::VTRN</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00168">ARMISelLowering.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00369">SelectionDAGNodes.h:369</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00080">ValueTypes.h:80</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">llvm::ISD::TargetGlobalAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00109">ISDOpcodes.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00548">SelectionDAGNodes.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00554">SelectionDAGNodes.h:554</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90af3b7738407193fb06c8e537e62377873"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af3b7738407193fb06c8e537e62377873">llvm::Intrinsic::arm_neon_vtbx4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00338">Intrinsics.h:338</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_aff84d21c1e747c062f6a9198cf7b50d2"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a></div><div class="ttdeci">static bool isScaledConstantInRange(SDValue Node, int Scale, int RangeMin, int RangeMax, int &amp;ScaledConstant)</div><div class="ttdoc">Check whether a particular node is a constant value representable as (N * Scale) where (N in [RangeMi...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00308">ARMISelDAGToDAG.cpp:308</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a81b77974c326f91d888b4f7c7346440d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a81b77974c326f91d888b4f7c7346440d">llvm::ARMISD::VLD2DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00204">ARMISelLowering.h:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">llvm::ISD::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a5689e9ae35c6ceb3b9377299c98e0e97"><div class="ttname"><a href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">llvm::SDNode::setNodeId</a></div><div class="ttdeci">void setNodeId(int Id)</div><div class="ttdoc">setNodeId - Set unique node id. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00420">SelectionDAGNodes.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a3e74c01534bbe58a9716c4ed9afb552b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a3e74c01534bbe58a9716c4ed9afb552b">llvm::ARMISD::VLD2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00210">ARMISelLowering.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00074">ValueTypes.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_a3ded48ce66b58b7e7e143991df5dbfae"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#a3ded48ce66b58b7e7e143991df5dbfae">llvm::LoadSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01739">SelectionDAGNodes.h:1739</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">llvm::ARM_AM::sub</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00037">ARMAddressingModes.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aa61b16dbbaf7183dfd648ad1e12fb21e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">llvm::InlineAsm::isUseOperandTiedToDef</a></div><div class="ttdeci">static bool isUseOperandTiedToDef(unsigned Flag, unsigned &amp;Idx)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00284">InlineAsm.h:284</a></div></div>
<div class="ttc" id="SelectionDAGISel_8h_html"><div class="ttname"><a href="SelectionDAGISel_8h.html">SelectionDAGISel.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64881a6ca7154fccaeb92cdb1e1e745e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const </div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00102">SelectionDAGNodes.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00109">CommandLine.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cd"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">llvm::ARM_AM::AddrOpc</a></div><div class="ttdeci">AddrOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00036">ARMAddressingModes.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00135">ISDOpcodes.h:135</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a02241d17a38e10ee6b26448b2ff791e9"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a02241d17a38e10ee6b26448b2ff791e9">SMLAL</a></div><div class="ttdeci">Should compile to use SMLAL(Signed Multiply Accumulate Long) which multiplies two signed 32-bit values to produce a 64-bit value</div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a21ae1406e4ef16188b77355281fb22ae"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a21ae1406e4ef16188b77355281fb22ae">CheckVMLxHazard</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; CheckVMLxHazard(&quot;check-vmlx-hazard&quot;, cl::Hidden, cl::desc(&quot;Check fp vmla / vmls hazard at isel time&quot;), cl::init(true))</div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a702de70a3d9e57c3ffe65bc3fab3e087"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a702de70a3d9e57c3ffe65bc3fab3e087">llvm::ConstantSDNode::isNullValue</a></div><div class="ttdeci">bool isNullValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01261">SelectionDAGNodes.h:1261</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ab8c93fd1f8226d1a05590996f0928551"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ab8c93fd1f8226d1a05590996f0928551">getAL</a></div><div class="ttdeci">static SDValue getAL(SelectionDAG *CurDAG)</div><div class="ttdoc">getAL - Returns a ARMCC::AL immediate node. </div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01444">ARMISelDAGToDAG.cpp:1444</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00113">MCInstrDesc.h:113</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3217063f680fa8e35dea3c59b6e52b18"><div class="ttname"><a href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a></div><div class="ttdeci">Clang compiles this i1 i64 store i64 i64 store i64 i64 store i64 i64 store i64 align Which gets codegen d xmm0 movaps rbp movaps rbp movaps rbp movaps rbp rbp rbp rbp rbp It would be better to have movq s of instead of the movaps s LLVM produces ret int</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00549">Target/README.txt:549</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2">llvm::Intrinsic::arm_neon_vld4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00257">Intrinsics.h:257</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">llvm::ISD::ATOMIC_LOAD_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00631">ISDOpcodes.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00043">ValueTypes.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_af053c0d415074d8ab6817bc5fcd38f00"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">llvm::InlineAsm::getFlagWordForRegClass</a></div><div class="ttdeci">static unsigned getFlagWordForRegClass(unsigned InputFlag, unsigned RC)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00254">InlineAsm.h:254</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">llvm::ISD::ATOMIC_LOAD_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00624">ISDOpcodes.h:624</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">llvm::ISD::ATOMIC_LOAD_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00633">ISDOpcodes.h:633</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7">llvm::Intrinsic::arm_neon_vst3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00327">Intrinsics.h:327</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c">llvm::Intrinsic::arm_neon_vld3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00255">Intrinsics.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a66260b6c8cb9ac5ae51cb28d85f8609a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a66260b6c8cb9ac5ae51cb28d85f8609a">llvm::ARMISD::VST1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00221">ARMISelLowering.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html">llvm::LSBaseSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01675">SelectionDAGNodes.h:1675</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00060">Use.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00084">ValueTypes.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9acbc76b0e9da47cff86f227b76a101877"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9acbc76b0e9da47cff86f227b76a101877">llvm::ARMISD::VLD4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00212">ARMISelLowering.h:212</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00146">ISDOpcodes.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00161">ValueTypes.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d">llvm::AArch64ISD::UBFX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">llvm::ISD::ATOMIC_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00623">ISDOpcodes.h:623</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00030">ARMBaseInstrInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0f0e8b13220b4094b0eade6c4a691a68"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">llvm::ARM_AM::getShiftOpcForNode</a></div><div class="ttdeci">static ShiftOpc getShiftOpcForNode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMSelectionDAGInfo_8h_source.html#l00023">ARMSelectionDAGInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicSDNode_html"><div class="ttname"><a href="classllvm_1_1AtomicSDNode.html">llvm::AtomicSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01085">SelectionDAGNodes.h:1085</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a4fb391704986986d277b0e9f9defe47d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a4fb391704986986d277b0e9f9defe47d">llvm::ARMISD::VST2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00225">ARMISelLowering.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00513">ISDOpcodes.h:513</a></div></div>
<div class="ttc" id="structllvm_1_1SDVTList_html"><div class="ttname"><a href="structllvm_1_1SDVTList.html">llvm::SDVTList</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00057">SelectionDAGNodes.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c">llvm::Intrinsic::arm_neon_vld1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00252">Intrinsics.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa">llvm::AArch64ISD::SBFX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00066">AArch64ISelLowering.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3a07c062cc9330acd8e8c4e3930cbb25"><div class="ttname"><a href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00762">ValueTypes.h:762</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708">llvm::Intrinsic::arm_neon_vld3lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00256">Intrinsics.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a077805003085f226c324aa660f324b77"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a></div><div class="ttdeci">bool isFpMLxInstruction(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00300">ARMBaseInstrInfo.h:300</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca16a8c1f04762886c0a57a4d8b4500db1">llvm::MVT::v4i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00090">ValueTypes.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a2ce278a3ff293b574f11d4ee0276770d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a2ce278a3ff293b574f11d4ee0276770d">llvm::ARMISD::VZIP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00166">ARMISelLowering.h:166</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00506">Target/README.txt:506</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab319fc51db27ec95fd50a910c7ccec94"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00605">SelectionDAGNodes.h:605</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_html_abdaf1eaf6120421977095bd97eee892e"><div class="ttname"><a href="namespacellvm.html#abdaf1eaf6120421977095bd97eee892e">llvm::countTrailingZeros</a></div><div class="ttdeci">enable_if_c&lt; std::numeric_limits&lt; T &gt;::is_integer &amp;&amp;!std::numeric_limits&lt; T &gt;::is_signed, std::size_t &gt;::type countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00049">MathExtras.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00045">CodeGen.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a70b6f0b420385853a70713cb288c3292"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a70b6f0b420385853a70713cb288c3292">llvm::ARM_AM::getT2SOImmVal</a></div><div class="ttdeci">static int getT2SOImmVal(unsigned Arg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00314">ARMAddressingModes.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a5bc71a39554a14104bfd1011dffbed0b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a5bc71a39554a14104bfd1011dffbed0b">llvm::ARMISD::PIC_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00057">ARMISelLowering.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9ad1a20b1fad0a456eeea32953e3711d67"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9ad1a20b1fad0a456eeea32953e3711d67">llvm::ARMISD::VLD3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00214">ARMISelLowering.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_ab0714d61141b200a5a330eb98409b659"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#ab0714d61141b200a5a330eb98409b659">llvm::MemSDNode::getOrdering</a></div><div class="ttdeci">AtomicOrdering getOrdering() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01012">SelectionDAGNodes.h:1012</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00046">ValueTypes.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9af6a4c6bf81470b0f47fb5ea7d02c9422"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9af6a4c6bf81470b0f47fb5ea7d02c9422">llvm::ARMISD::VST2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00222">ARMISelLowering.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279">llvm::Intrinsic::arm_neon_vld2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00253">Intrinsics.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7cead3a2a7771e61083bcc6959915a13"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const </div><div class="ttdoc">getMemoryVT - Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01030">SelectionDAGNodes.h:1030</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00127">ISDOpcodes.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a2a556538eeeb14908c7a86d4f8d8e880"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a2a556538eeeb14908c7a86d4f8d8e880">llvm::ARM_AM::isThumbImmShiftedVal</a></div><div class="ttdeci">static bool isThumbImmShiftedVal(unsigned V)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00229">ARMAddressingModes.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00031">ARMSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00105">SelectionDAGNodes.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html">llvm::RegisterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01531">SelectionDAGNodes.h:1531</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8">llvm::Intrinsic::arm_neon_vld4lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00258">Intrinsics.h:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a23b7689832a24fd3eea55be8583bee87"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a23b7689832a24fd3eea55be8583bee87">llvm::ARMISD::VTBL1</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00169">ARMISelLowering.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00101">ValueTypes.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00142">ISDOpcodes.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00042">ValueTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01246">SelectionDAGNodes.h:1246</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a97e4756295ed8f0cfc534cac7fa60beb"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">llvm::ARM_AM::getAM2Opc</a></div><div class="ttdeci">static unsigned getAM2Opc(AddrOpc Opc, unsigned Imm12, ShiftOpc SO, unsigned IdxMode=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00407">ARMAddressingModes.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a5891be2cd50b5b7f01eb7c1cb0e7a682"><div class="ttname"><a href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00849">SelectionDAGNodes.h:849</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a3b274201fdc7fbf1fc5f91a661b9410f"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a></div><div class="ttdeci">static unsigned getVLDSTRegisterUpdateOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01678">ARMISelDAGToDAG.cpp:1678</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a5fa1cb1a1d96ce454ea9056f487d718e"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a></div><div class="ttdeci">static bool isOpcWithIntImmediate(SDNode *N, unsigned Opc, unsigned &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00299">ARMISelDAGToDAG.cpp:299</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a775cda86be29a0e990bbeb92f84f57bb"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableShifterOp(&quot;disable-shifter-op&quot;, cl::Hidden, cl::desc(&quot;Disable isel of shifter-op&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00102">ValueTypes.h:102</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="ARMTargetMachine_8h_html"><div class="ttname"><a href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">llvm::ARM_AM::lsl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00030">ARMAddressingModes.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00286">CommandLine.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00278">InlineAsm.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a8994129f9ac9818ba7865a6df6194a15"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8994129f9ac9818ba7865a6df6194a15">llvm::ARMISD::VST4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00224">ARMISelLowering.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90aae5c2b50f76bc90dcca423352178ee33"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aae5c2b50f76bc90dcca423352178ee33">llvm::Intrinsic::arm_strexd</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00345">Intrinsics.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a682019fb60ebfdcb1b6c12bef90e81d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a682019fb60ebfdcb1b6c12bef90e81d1">llvm::ARMISD::VLD4DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00206">ARMISelLowering.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0caf6a31d8034336a9ba7791a5f583f1"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00840">SelectionDAGNodes.h:840</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a1d949f0d6adbeca42c5d9084223611fa"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a1d949f0d6adbeca42c5d9084223611fa">llvm::ARMISD::VST4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00227">ARMISelLowering.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00700">ISDOpcodes.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae61e5f4b796419c0912a891100b46916"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">llvm::InlineAsm::getKind</a></div><div class="ttdeci">static unsigned getKind(unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00262">InlineAsm.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00293">Pass.h:293</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a9b3b5c8aca58fc851520aab312b46637"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a9b3b5c8aca58fc851520aab312b46637">llvm::ARMISD::BUILD_VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00184">ARMISelLowering.h:184</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00046">CodeGen.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00089">ValueTypes.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00085">ValueTypes.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9aeb657e0aaf4405a13d3379c9ef08c5e1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeb657e0aaf4405a13d3379c9ef08c5e1">llvm::ARMISD::VLD1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00209">ARMISelLowering.h:209</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a2ca19b37fd491c1953a3c531f84cb97e"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a2ca19b37fd491c1953a3c531f84cb97e">AddrMode2Type</a></div><div class="ttdeci">AddrMode2Type</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00057">ARMISelDAGToDAG.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a8810bf428dcf84d48f39c8f5ba9a8c94"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00496">SelectionDAGNodes.h:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59">llvm::Intrinsic::arm_neon_vst1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00324">Intrinsics.h:324</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00615">ISDOpcodes.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">llvm::ISD::ATOMIC_LOAD_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00630">ISDOpcodes.h:630</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">llvm::ISD::ATOMIC_LOAD_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00627">ISDOpcodes.h:627</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html_a76f8f644c33a885eaff35f94c39d5048"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html#a76f8f644c33a885eaff35f94c39d5048">llvm::LSBaseSDNode::getAddressingMode</a></div><div class="ttdeci">ISD::MemIndexedMode getAddressingMode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01702">SelectionDAGNodes.h:1702</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a7c97deb23c9a669470b42d2bd2e99f19"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a></div><div class="ttdeci">static bool isInt32Immediate(SDNode *N, unsigned &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00282">ARMISelDAGToDAG.cpp:282</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a18c2edf1939f6e87f1e586b815f398cd"><div class="ttname"><a href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00616">ValueTypes.h:616</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">llvm::ISD::TargetConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00113">ISDOpcodes.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a084170c688db518f99a4a7aed9cc84a0"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00181">MCInstrDesc.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ae769a35bdc5f1748a40134166a312901"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ae769a35bdc5f1748a40134166a312901">llvm::LoadSDNode::getOffset</a></div><div class="ttdeci">const SDValue &amp; getOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01740">SelectionDAGNodes.h:1740</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ilist_8h_source.html#l00050">ilist.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05">llvm::Intrinsic::arm_neon_vld2lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00254">Intrinsics.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="namespacellvm_html_a2a37fef2c58b20b5884297b082eca44b"><div class="ttname"><a href="namespacellvm.html#a2a37fef2c58b20b5884297b082eca44b">llvm::CountTrailingOnes_32</a></div><div class="ttdeci">unsigned CountTrailingOnes_32(uint32_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00402">MathExtras.h:402</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00054">ValueTypes.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a4621d333784e3cd8c9f92a1443013dbe"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a4621d333784e3cd8c9f92a1443013dbe">llvm::ARMISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00051">ARMISelLowering.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a3ddfb0141d40123637b19d28fc6efbfd"><div class="ttname"><a href="classllvm_1_1SDNode.html#a3ddfb0141d40123637b19d28fc6efbfd">llvm::SDNode::getGluedUser</a></div><div class="ttdeci">SDNode * getGluedUser() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00595">SelectionDAGNodes.h:595</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_ae3cb6fbf8c8cb79e10ac61bd98c85211"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">llvm::MemSDNode::getChain</a></div><div class="ttdeci">const SDValue &amp; getChain() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01053">SelectionDAGNodes.h:1053</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00492">Constants.cpp:492</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00044">ValueTypes.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_ac229bc1c730b34dff4b13afbe7747e22"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#ac229bc1c730b34dff4b13afbe7747e22">llvm::ARM_AM::isSOImmTwoPartVal</a></div><div class="ttdeci">static bool isSOImmTwoPartVal(unsigned V)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00188">ARMAddressingModes.h:188</a></div></div>
<div class="ttc" id="regutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="regutils_8h_source.html#l00039">regutils.h:39</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00042">SelectionDAGISel.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html">llvm::ARMBaseTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00033">ARMTargetMachine.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca31f0af1863185f14e91278f7d567ae81">llvm::MVT::v8i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64DB_html_a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e"><div class="ttname"><a href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">llvm::A64DB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00177">AArch64BaseInfo.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a31757c30888ad68412580262a0506e3b"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a31757c30888ad68412580262a0506e3b">llvm::Intrinsic::arm_neon_vtbx3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00337">Intrinsics.h:337</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00443">MathExtras.h:443</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00591">BitVector.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_af15fb8b2d4c9f295bdcf85a1eb506702"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">llvm::LoadSDNode::getExtensionType</a></div><div class="ttdeci">ISD::LoadExtType getExtensionType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01735">SelectionDAGNodes.h:1735</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">llvm::ISD::ATOMIC_LOAD_NAND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00629">ISDOpcodes.h:629</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a20f382e841761654032bf8b4712e805f"><div class="ttname"><a href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00560">SelectionDAGNodes.h:560</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a2b9258fcda1e898fc68533884715bdc6"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">llvm::ARM_AM::getAM3Opc</a></div><div class="ttdeci">static unsigned getAM3Opc(AddrOpc Opc, unsigned char Offset, unsigned IdxMode=0)</div><div class="ttdoc">getAM3Opc - This function encodes the addrmode3 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00442">ARMAddressingModes.h:442</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_ab18b193058b463093ad2a5701710bece"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">llvm::ARM_AM::getSOImmVal</a></div><div class="ttdeci">static int getSOImmVal(unsigned Arg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00171">ARMAddressingModes.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae3d883d313492d5f36a7bf5134190c9c"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae3d883d313492d5f36a7bf5134190c9c">llvm::InlineAsm::hasRegClassConstraint</a></div><div class="ttdeci">static bool hasRegClassConstraint(unsigned Flag, unsigned &amp;RC)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00293">InlineAsm.h:293</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00055">ValueTypes.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">llvm::ARM_AM::no_shift</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00028">ARMAddressingModes.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9aef111725b7a6bc348025dbe88c610e52"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aef111725b7a6bc348025dbe88c610e52">llvm::ARMISD::VLD2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00213">ARMISelLowering.h:213</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9">llvm::ISD::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00060">ISDOpcodes.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">llvm::TargetOpcode::EXTRACT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00041">TargetOpcodes.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">llvm::ISD::POST_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00682">ISDOpcodes.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01149">CommandLine.h:1149</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00241">Type.cpp:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">llvm::ISD::SMUL_LOHI</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00181">ISDOpcodes.h:181</a></div></div>
<div class="ttc" id="Intrinsics_8h_html"><div class="ttname"><a href="Intrinsics_8h.html">Intrinsics.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">llvm::TargetOpcode::IMPLICIT_DEF</a></div><div class="ttdoc">IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00052">TargetOpcodes.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00460">ISDOpcodes.h:460</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a8cca25ddb3be86ad23567dc8d36dacd3"><div class="ttname"><a href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const </div><div class="ttdoc">getSizeInBits - Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00779">ValueTypes.h:779</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90aa8ff0b8cc437d31948c4dd7661336aaf"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aa8ff0b8cc437d31948c4dd7661336aaf">llvm::Intrinsic::arm_neon_vtbx2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00336">Intrinsics.h:336</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a189d903cc7da103935f1823822a78161"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a189d903cc7da103935f1823822a78161">llvm::Intrinsic::arm_neon_vtbl3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00333">Intrinsics.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf1e053801285fc066af033c62980eb33"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf1e053801285fc066af033c62980eb33">llvm::MVT::v1i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00088">ValueTypes.h:88</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00299">AArch64Disassembler.cpp:299</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a500256f92bcb373e301b37bb159f6537"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a500256f92bcb373e301b37bb159f6537">llvm::Intrinsic::arm_ldrexd</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00202">Intrinsics.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a992906781101abb22f6e4d16622bbe24"><div class="ttname"><a href="classllvm_1_1SDNode.html#a992906781101abb22f6e4d16622bbe24">llvm::SDNode::op_end</a></div><div class="ttdeci">op_iterator op_end() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00561">SelectionDAGNodes.h:561</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">llvm::ISD::ATOMIC_LOAD_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00628">ISDOpcodes.h:628</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">llvm::ISD::PRE_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00681">ISDOpcodes.h:681</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9">llvm::X86II::Imm16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00376">X86BaseInfo.h:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9abf641d085a1191fdfe9f91624d8078a6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9abf641d085a1191fdfe9f91624d8078a6">llvm::ARMISD::VTBL2</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00170">ARMISelLowering.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00079">ValueTypes.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a116367c64336c97ae1680cc8ad06e7ed"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a116367c64336c97ae1680cc8ad06e7ed">llvm::Intrinsic::arm_neon_vtbl2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00332">Intrinsics.h:332</a></div></div>
<div class="ttc" id="namespacellvm_html_aa08eb43a751faa625ac041bdbfecd851"><div class="ttname"><a href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851">llvm::createARMISelDag</a></div><div class="ttdeci">FunctionPass * createARMISelDag(ARMBaseTargetMachine &amp;TM, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l03524">ARMISelDAGToDAG.cpp:3524</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00843">SelectionDAGNodes.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00122">ValueTypes.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aea7fd4e11a4194a9df590e2975e4d939"><div class="ttname"><a href="structllvm_1_1EVT.html#aea7fd4e11a4194a9df590e2975e4d939">llvm::EVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const </div><div class="ttdoc">is128BitVector - Return true if this is a 128-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00681">ValueTypes.h:681</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a">llvm::Intrinsic::arm_neon_vst2lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00326">Intrinsics.h:326</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">llvm::ISD::CONCAT_VECTORS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00257">ISDOpcodes.h:257</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a4bd80d4e433d9f72af26b364036900dc"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(DefaultAlign), cl::values(clEnumValN(DefaultAlign,&quot;arm-default-align&quot;,&quot;Generate unaligned accesses only on hardware/OS &quot;&quot;combinations that are known to support them&quot;), clEnumValN(StrictAlign,&quot;arm-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;arm-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a46ce1e04c61117e5b760e27351c2c209"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a46ce1e04c61117e5b760e27351c2c209">llvm::ARMISD::VST3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00223">ARMISelLowering.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00045">ValueTypes.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94">llvm::Intrinsic::arm_neon_vst4lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00330">Intrinsics.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">llvm::ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a7f93dc1b4123a3d49e2a544960758ef1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a7f93dc1b4123a3d49e2a544960758ef1">llvm::ARMISD::VMOVRRD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00086">ARMISelLowering.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9aeecdd98f156fccc64b091ed05e2a7fa2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeecdd98f156fccc64b091ed05e2a7fa2">llvm::ARMISD::VLD2DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00216">ARMISelLowering.h:216</a></div></div>
<div class="ttc" id="namespacellvm_html_af4d1a918800291e75b01ce1447be0e83"><div class="ttname"><a href="namespacellvm.html#af4d1a918800291e75b01ce1447be0e83">llvm::isPowerOf2_32</a></div><div class="ttdeci">bool isPowerOf2_32(uint32_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00354">MathExtras.h:354</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">llvm::ISD::ATOMIC_LOAD_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00632">ISDOpcodes.h:632</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ace5bddfde14abf966790e8438e88d6d2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00408">SelectionDAG.h:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">llvm::ISD::ATOMIC_LOAD_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00625">ISDOpcodes.h:625</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">llvm::ISD::ATOMIC_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00608">ISDOpcodes.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9aa174d9797327e782f169f497338fac95"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aa174d9797327e782f169f497338fac95">llvm::ARMISD::SMLAL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00177">ARMISelLowering.h:177</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a90cca76dd78688687e0d697679dbc799"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z we ll need additional logic to reverse the conditionals associated with the comparison Perhaps a pseudo instruction for the with a post codegen pass to clean up and handle the condition codes See PR5694 for testcase Given the following on int B</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00592">Target/ARM/README.txt:592</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2">llvm::Intrinsic::arm_neon_vst3lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00328">Intrinsics.h:328</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a2b1f43f2f2563290b65f7e7e6bb71b0b"><div class="ttname"><a href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">llvm::EVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const </div><div class="ttdoc">is64BitVector - Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00676">ValueTypes.h:676</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">llvm::ISD::ATOMIC_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00604">ISDOpcodes.h:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a0e4c9035a762f061faadf268d28ed841"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a0e4c9035a762f061faadf268d28ed841">llvm::ARMISD::VST3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00226">ARMISelLowering.h:226</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_ac16509a75e3d3fc46b9df1726be486ec"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a></div><div class="ttdeci">#define T1</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00348">Mips16ISelLowering.cpp:348</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a5b45953b758fdfe88452530f7d8371bc"><div class="ttname"><a href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00749">ValueTypes.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae3ddbf9f1afac4946d59e5a03ffb396f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">llvm::InlineAsm::getFlagWordForMatchingOp</a></div><div class="ttdeci">static unsigned getFlagWordForMatchingOp(unsigned InputFlag, unsigned MatchedOperandNo)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00242">InlineAsm.h:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a55c84e4b70ccda76faa80ac003a66b86"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a55c84e4b70ccda76faa80ac003a66b86">llvm::ARMISD::VLD3DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00217">ARMISelLowering.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00384">SelectionDAGNodes.h:384</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a8301b350e6b543c0950652ab23682975"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a8301b350e6b543c0950652ab23682975">llvm::Intrinsic::arm_neon_vtbl4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00334">Intrinsics.h:334</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00389">SelectionDAGNodes.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a1e9365c991dd55e65e9d5ab5653812e4"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01257">SelectionDAGNodes.h:1257</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00678">ISDOpcodes.h:678</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a42bca41d2438197c12b6db2c710a959c"><div class="ttname"><a href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00771">ValueTypes.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01720">SelectionDAGNodes.h:1720</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a8d9d96ad008a475ebbff8e366bbc1eb6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a8d9d96ad008a475ebbff8e366bbc1eb6">llvm::ARMISD::UMLAL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00176">ARMISelLowering.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9a029f48a0b5e0d471de85baca7745d1a0">llvm::ARMISD::Wrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00036">ARMISelLowering.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9aeb8a7ec48dfdbb30f676f1f9ed78515e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aeb8a7ec48dfdbb30f676f1f9ed78515e">llvm::ARMISD::VLD3DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00205">ARMISelLowering.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9af06cac064eb63dda89fc54210230c6c7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9af06cac064eb63dda89fc54210230c6c7">llvm::ARMISD::VLD4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00215">ARMISelLowering.h:215</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:06 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
