INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/Sbox_120_gates_7_stage_pipelined/Sbox_120_gates_7_stage_pipelined.srcs/sources_1/new/f1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GF_SQ_2
INFO: [VRFC 10-311] analyzing module GF_MULS_2
INFO: [VRFC 10-311] analyzing module GF_MULS_SCL_2
INFO: [VRFC 10-311] analyzing module GF_INV_4
INFO: [VRFC 10-311] analyzing module GF_MULS_4
INFO: [VRFC 10-311] analyzing module GF_INV_8
INFO: [VRFC 10-311] analyzing module bSbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/Sbox_120_gates_7_stage_pipelined/Sbox_120_gates_7_stage_pipelined.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenc
