

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_52_1'
================================================================
* Date:           Wed Dec 20 21:42:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2345|     2345|  23.450 us|  23.450 us|  2345|  2345|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |     2343|     2343|       328|         32|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 328


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 328
* Pipeline : 1
  Pipeline-0 : II = 32, D = 328, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 331 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%activations1_load_63_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_63"   --->   Operation 333 'read' 'activations1_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%activations1_load_62_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_62"   --->   Operation 334 'read' 'activations1_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%activations1_load_61_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_61"   --->   Operation 335 'read' 'activations1_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%activations1_load_60_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_60"   --->   Operation 336 'read' 'activations1_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%activations1_load_59_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_59"   --->   Operation 337 'read' 'activations1_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%activations1_load_58_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_58"   --->   Operation 338 'read' 'activations1_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%activations1_load_57_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_57"   --->   Operation 339 'read' 'activations1_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%activations1_load_56_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_56"   --->   Operation 340 'read' 'activations1_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%activations1_load_55_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_55"   --->   Operation 341 'read' 'activations1_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%activations1_load_54_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_54"   --->   Operation 342 'read' 'activations1_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%activations1_load_53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_53"   --->   Operation 343 'read' 'activations1_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%activations1_load_52_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_52"   --->   Operation 344 'read' 'activations1_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%activations1_load_51_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_51"   --->   Operation 345 'read' 'activations1_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%activations1_load_50_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_50"   --->   Operation 346 'read' 'activations1_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%activations1_load_49_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_49"   --->   Operation 347 'read' 'activations1_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%activations1_load_48_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_48"   --->   Operation 348 'read' 'activations1_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%activations1_load_47_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_47"   --->   Operation 349 'read' 'activations1_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%activations1_load_46_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_46"   --->   Operation 350 'read' 'activations1_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%activations1_load_45_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_45"   --->   Operation 351 'read' 'activations1_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%activations1_load_44_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_44"   --->   Operation 352 'read' 'activations1_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%activations1_load_43_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_43"   --->   Operation 353 'read' 'activations1_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%activations1_load_42_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_42"   --->   Operation 354 'read' 'activations1_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%activations1_load_41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_41"   --->   Operation 355 'read' 'activations1_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%activations1_load_40_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_40"   --->   Operation 356 'read' 'activations1_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%activations1_load_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_39"   --->   Operation 357 'read' 'activations1_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%activations1_load_38_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_38"   --->   Operation 358 'read' 'activations1_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%activations1_load_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_37"   --->   Operation 359 'read' 'activations1_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%activations1_load_36_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_36"   --->   Operation 360 'read' 'activations1_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%activations1_load_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_35"   --->   Operation 361 'read' 'activations1_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%activations1_load_34_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_34"   --->   Operation 362 'read' 'activations1_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%activations1_load_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_33"   --->   Operation 363 'read' 'activations1_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%activations1_load_32_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_32"   --->   Operation 364 'read' 'activations1_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%activations1_load_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_31"   --->   Operation 365 'read' 'activations1_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%activations1_load_30_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_30"   --->   Operation 366 'read' 'activations1_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%activations1_load_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_29"   --->   Operation 367 'read' 'activations1_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%activations1_load_28_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_28"   --->   Operation 368 'read' 'activations1_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%activations1_load_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_27"   --->   Operation 369 'read' 'activations1_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%activations1_load_26_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_26"   --->   Operation 370 'read' 'activations1_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%activations1_load_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_25"   --->   Operation 371 'read' 'activations1_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%activations1_load_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_24"   --->   Operation 372 'read' 'activations1_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%activations1_load_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_23"   --->   Operation 373 'read' 'activations1_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%activations1_load_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_22"   --->   Operation 374 'read' 'activations1_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%activations1_load_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_21"   --->   Operation 375 'read' 'activations1_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%activations1_load_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_20"   --->   Operation 376 'read' 'activations1_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%activations1_load_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_19"   --->   Operation 377 'read' 'activations1_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%activations1_load_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_18"   --->   Operation 378 'read' 'activations1_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%activations1_load_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_17"   --->   Operation 379 'read' 'activations1_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%activations1_load_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_16"   --->   Operation 380 'read' 'activations1_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%activations1_load_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_15"   --->   Operation 381 'read' 'activations1_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%activations1_load_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_14"   --->   Operation 382 'read' 'activations1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%activations1_load_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_13"   --->   Operation 383 'read' 'activations1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%activations1_load_12_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_12"   --->   Operation 384 'read' 'activations1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%activations1_load_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_11"   --->   Operation 385 'read' 'activations1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%activations1_load_10_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_10"   --->   Operation 386 'read' 'activations1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%activations1_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_9"   --->   Operation 387 'read' 'activations1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%activations1_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_8"   --->   Operation 388 'read' 'activations1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%activations1_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_7"   --->   Operation 389 'read' 'activations1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%activations1_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_6"   --->   Operation 390 'read' 'activations1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%activations1_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_5"   --->   Operation 391 'read' 'activations1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%activations1_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_4"   --->   Operation 392 'read' 'activations1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%activations1_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_3"   --->   Operation 393 'read' 'activations1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%activations1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_2"   --->   Operation 394 'read' 'activations1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%activations1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load_1"   --->   Operation 395 'read' 'activations1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%activations1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations1_load"   --->   Operation 396 'read' 'activations1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 397 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_54_2.i"   --->   Operation 398 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [backprop.c:55]   --->   Operation 399 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 400 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.86ns)   --->   "%icmp_ln52 = icmp_eq  i7 %i_9, i7 64" [backprop.c:52]   --->   Operation 401 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 402 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (1.27ns)   --->   "%add_ln52 = add i7 %i_9, i7 1" [backprop.c:52]   --->   Operation 403 'add' 'add_ln52' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %VITIS_LOOP_54_2.i.split, void %for.inc.i.i35.preheader.exitStub" [backprop.c:52]   --->   Operation 404 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i7 %i_9" [backprop.c:55]   --->   Operation 405 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln55, i6 0" [backprop.c:55]   --->   Operation 406 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i12 %shl_ln" [backprop.c:55]   --->   Operation 407 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln55" [backprop.c:55]   --->   Operation 408 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 409 [2/2] (2.26ns)   --->   "%weights2_load = load i12 %weights2_addr" [backprop.c:55]   --->   Operation 409 'load' 'weights2_load' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln55 = or i12 %shl_ln, i12 1" [backprop.c:55]   --->   Operation 410 'or' 'or_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i12 %or_ln55" [backprop.c:55]   --->   Operation 411 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_1" [backprop.c:55]   --->   Operation 412 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 413 [2/2] (2.26ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [backprop.c:55]   --->   Operation 413 'load' 'weights2_load_1' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 414 [1/1] (0.84ns)   --->   "%store_ln52 = store i7 %add_ln52, i7 %i" [backprop.c:52]   --->   Operation 414 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 415 [1/2] (2.26ns)   --->   "%weights2_load = load i12 %weights2_addr" [backprop.c:55]   --->   Operation 415 'load' 'weights2_load' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 416 [1/2] (2.26ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [backprop.c:55]   --->   Operation 416 'load' 'weights2_load_1' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln55_1 = or i12 %shl_ln, i12 2" [backprop.c:55]   --->   Operation 417 'or' 'or_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i12 %or_ln55_1" [backprop.c:55]   --->   Operation 418 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%weights2_addr_2 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_2" [backprop.c:55]   --->   Operation 419 'getelementptr' 'weights2_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 420 [2/2] (2.26ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [backprop.c:55]   --->   Operation 420 'load' 'weights2_load_2' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln55_2 = or i12 %shl_ln, i12 3" [backprop.c:55]   --->   Operation 421 'or' 'or_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i12 %or_ln55_2" [backprop.c:55]   --->   Operation 422 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%weights2_addr_3 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_3" [backprop.c:55]   --->   Operation 423 'getelementptr' 'weights2_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 424 [2/2] (2.26ns)   --->   "%weights2_load_3 = load i12 %weights2_addr_3" [backprop.c:55]   --->   Operation 424 'load' 'weights2_load_3' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %weights2_load" [backprop.c:55]   --->   Operation 425 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 426 [5/5] (7.14ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load_read" [backprop.c:55]   --->   Operation 426 'dmul' 'mul8_i1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %weights2_load_1" [backprop.c:55]   --->   Operation 427 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 428 [5/5] (7.14ns)   --->   "%mul8_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1_read" [backprop.c:55]   --->   Operation 428 'dmul' 'mul8_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/2] (2.26ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [backprop.c:55]   --->   Operation 429 'load' 'weights2_load_2' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 430 [1/2] (2.26ns)   --->   "%weights2_load_3 = load i12 %weights2_addr_3" [backprop.c:55]   --->   Operation 430 'load' 'weights2_load_3' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln55_3 = or i12 %shl_ln, i12 4" [backprop.c:55]   --->   Operation 431 'or' 'or_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i12 %or_ln55_3" [backprop.c:55]   --->   Operation 432 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%weights2_addr_4 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_4" [backprop.c:55]   --->   Operation 433 'getelementptr' 'weights2_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 434 [2/2] (2.26ns)   --->   "%weights2_load_4 = load i12 %weights2_addr_4" [backprop.c:55]   --->   Operation 434 'load' 'weights2_load_4' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%or_ln55_4 = or i12 %shl_ln, i12 5" [backprop.c:55]   --->   Operation 435 'or' 'or_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i12 %or_ln55_4" [backprop.c:55]   --->   Operation 436 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%weights2_addr_5 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_5" [backprop.c:55]   --->   Operation 437 'getelementptr' 'weights2_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 438 [2/2] (2.26ns)   --->   "%weights2_load_5 = load i12 %weights2_addr_5" [backprop.c:55]   --->   Operation 438 'load' 'weights2_load_5' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 439 [4/5] (7.14ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load_read" [backprop.c:55]   --->   Operation 439 'dmul' 'mul8_i1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [4/5] (7.14ns)   --->   "%mul8_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1_read" [backprop.c:55]   --->   Operation 440 'dmul' 'mul8_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i64 %weights2_load_2" [backprop.c:55]   --->   Operation 441 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 442 [5/5] (7.14ns)   --->   "%mul8_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2_read" [backprop.c:55]   --->   Operation 442 'dmul' 'mul8_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i64 %weights2_load_3" [backprop.c:55]   --->   Operation 443 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 444 [5/5] (7.14ns)   --->   "%mul8_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3_read" [backprop.c:55]   --->   Operation 444 'dmul' 'mul8_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/2] (2.26ns)   --->   "%weights2_load_4 = load i12 %weights2_addr_4" [backprop.c:55]   --->   Operation 445 'load' 'weights2_load_4' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 446 [1/2] (2.26ns)   --->   "%weights2_load_5 = load i12 %weights2_addr_5" [backprop.c:55]   --->   Operation 446 'load' 'weights2_load_5' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln55_5 = or i12 %shl_ln, i12 6" [backprop.c:55]   --->   Operation 447 'or' 'or_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i12 %or_ln55_5" [backprop.c:55]   --->   Operation 448 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%weights2_addr_6 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_6" [backprop.c:55]   --->   Operation 449 'getelementptr' 'weights2_addr_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 450 [2/2] (2.26ns)   --->   "%weights2_load_6 = load i12 %weights2_addr_6" [backprop.c:55]   --->   Operation 450 'load' 'weights2_load_6' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln55_6 = or i12 %shl_ln, i12 7" [backprop.c:55]   --->   Operation 451 'or' 'or_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i12 %or_ln55_6" [backprop.c:55]   --->   Operation 452 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%weights2_addr_7 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_7" [backprop.c:55]   --->   Operation 453 'getelementptr' 'weights2_addr_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 454 [2/2] (2.26ns)   --->   "%weights2_load_7 = load i12 %weights2_addr_7" [backprop.c:55]   --->   Operation 454 'load' 'weights2_load_7' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 455 [3/5] (7.14ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load_read" [backprop.c:55]   --->   Operation 455 'dmul' 'mul8_i1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [3/5] (7.14ns)   --->   "%mul8_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1_read" [backprop.c:55]   --->   Operation 456 'dmul' 'mul8_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [4/5] (7.14ns)   --->   "%mul8_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2_read" [backprop.c:55]   --->   Operation 457 'dmul' 'mul8_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [4/5] (7.14ns)   --->   "%mul8_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3_read" [backprop.c:55]   --->   Operation 458 'dmul' 'mul8_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i64 %weights2_load_4" [backprop.c:55]   --->   Operation 459 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 460 [5/5] (7.14ns)   --->   "%mul8_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4_read" [backprop.c:55]   --->   Operation 460 'dmul' 'mul8_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i64 %weights2_load_5" [backprop.c:55]   --->   Operation 461 'bitcast' 'bitcast_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 462 [5/5] (7.14ns)   --->   "%mul8_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5_read" [backprop.c:55]   --->   Operation 462 'dmul' 'mul8_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/2] (2.26ns)   --->   "%weights2_load_6 = load i12 %weights2_addr_6" [backprop.c:55]   --->   Operation 463 'load' 'weights2_load_6' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 464 [1/2] (2.26ns)   --->   "%weights2_load_7 = load i12 %weights2_addr_7" [backprop.c:55]   --->   Operation 464 'load' 'weights2_load_7' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln55_7 = or i12 %shl_ln, i12 8" [backprop.c:55]   --->   Operation 465 'or' 'or_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i12 %or_ln55_7" [backprop.c:55]   --->   Operation 466 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%weights2_addr_8 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_8" [backprop.c:55]   --->   Operation 467 'getelementptr' 'weights2_addr_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 468 [2/2] (2.26ns)   --->   "%weights2_load_8 = load i12 %weights2_addr_8" [backprop.c:55]   --->   Operation 468 'load' 'weights2_load_8' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%or_ln55_8 = or i12 %shl_ln, i12 9" [backprop.c:55]   --->   Operation 469 'or' 'or_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i12 %or_ln55_8" [backprop.c:55]   --->   Operation 470 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%weights2_addr_9 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_9" [backprop.c:55]   --->   Operation 471 'getelementptr' 'weights2_addr_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 472 [2/2] (2.26ns)   --->   "%weights2_load_9 = load i12 %weights2_addr_9" [backprop.c:55]   --->   Operation 472 'load' 'weights2_load_9' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 473 [2/5] (7.14ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load_read" [backprop.c:55]   --->   Operation 473 'dmul' 'mul8_i1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [2/5] (7.14ns)   --->   "%mul8_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1_read" [backprop.c:55]   --->   Operation 474 'dmul' 'mul8_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [3/5] (7.14ns)   --->   "%mul8_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2_read" [backprop.c:55]   --->   Operation 475 'dmul' 'mul8_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [3/5] (7.14ns)   --->   "%mul8_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3_read" [backprop.c:55]   --->   Operation 476 'dmul' 'mul8_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [4/5] (7.14ns)   --->   "%mul8_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4_read" [backprop.c:55]   --->   Operation 477 'dmul' 'mul8_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [4/5] (7.14ns)   --->   "%mul8_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5_read" [backprop.c:55]   --->   Operation 478 'dmul' 'mul8_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i64 %weights2_load_6" [backprop.c:55]   --->   Operation 479 'bitcast' 'bitcast_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 480 [5/5] (7.14ns)   --->   "%mul8_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6_read" [backprop.c:55]   --->   Operation 480 'dmul' 'mul8_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i64 %weights2_load_7" [backprop.c:55]   --->   Operation 481 'bitcast' 'bitcast_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 482 [5/5] (7.14ns)   --->   "%mul8_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7_read" [backprop.c:55]   --->   Operation 482 'dmul' 'mul8_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/2] (2.26ns)   --->   "%weights2_load_8 = load i12 %weights2_addr_8" [backprop.c:55]   --->   Operation 483 'load' 'weights2_load_8' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 484 [1/2] (2.26ns)   --->   "%weights2_load_9 = load i12 %weights2_addr_9" [backprop.c:55]   --->   Operation 484 'load' 'weights2_load_9' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln55_9 = or i12 %shl_ln, i12 10" [backprop.c:55]   --->   Operation 485 'or' 'or_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i12 %or_ln55_9" [backprop.c:55]   --->   Operation 486 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%weights2_addr_10 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_10" [backprop.c:55]   --->   Operation 487 'getelementptr' 'weights2_addr_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 488 [2/2] (2.26ns)   --->   "%weights2_load_10 = load i12 %weights2_addr_10" [backprop.c:55]   --->   Operation 488 'load' 'weights2_load_10' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln55_10 = or i12 %shl_ln, i12 11" [backprop.c:55]   --->   Operation 489 'or' 'or_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i12 %or_ln55_10" [backprop.c:55]   --->   Operation 490 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%weights2_addr_11 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_11" [backprop.c:55]   --->   Operation 491 'getelementptr' 'weights2_addr_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_6 : Operation 492 [2/2] (2.26ns)   --->   "%weights2_load_11 = load i12 %weights2_addr_11" [backprop.c:55]   --->   Operation 492 'load' 'weights2_load_11' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 493 [1/5] (7.14ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load_read" [backprop.c:55]   --->   Operation 493 'dmul' 'mul8_i1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/5] (7.14ns)   --->   "%mul8_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1_read" [backprop.c:55]   --->   Operation 494 'dmul' 'mul8_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [2/5] (7.14ns)   --->   "%mul8_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2_read" [backprop.c:55]   --->   Operation 495 'dmul' 'mul8_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [2/5] (7.14ns)   --->   "%mul8_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3_read" [backprop.c:55]   --->   Operation 496 'dmul' 'mul8_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 497 [3/5] (7.14ns)   --->   "%mul8_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4_read" [backprop.c:55]   --->   Operation 497 'dmul' 'mul8_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [3/5] (7.14ns)   --->   "%mul8_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5_read" [backprop.c:55]   --->   Operation 498 'dmul' 'mul8_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [4/5] (7.14ns)   --->   "%mul8_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6_read" [backprop.c:55]   --->   Operation 499 'dmul' 'mul8_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [4/5] (7.14ns)   --->   "%mul8_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7_read" [backprop.c:55]   --->   Operation 500 'dmul' 'mul8_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i64 %weights2_load_8" [backprop.c:55]   --->   Operation 501 'bitcast' 'bitcast_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 502 [5/5] (7.14ns)   --->   "%mul8_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8_read" [backprop.c:55]   --->   Operation 502 'dmul' 'mul8_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i64 %weights2_load_9" [backprop.c:55]   --->   Operation 503 'bitcast' 'bitcast_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 504 [5/5] (7.14ns)   --->   "%mul8_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9_read" [backprop.c:55]   --->   Operation 504 'dmul' 'mul8_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/2] (2.26ns)   --->   "%weights2_load_10 = load i12 %weights2_addr_10" [backprop.c:55]   --->   Operation 505 'load' 'weights2_load_10' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 506 [1/2] (2.26ns)   --->   "%weights2_load_11 = load i12 %weights2_addr_11" [backprop.c:55]   --->   Operation 506 'load' 'weights2_load_11' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln55_11 = or i12 %shl_ln, i12 12" [backprop.c:55]   --->   Operation 507 'or' 'or_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i12 %or_ln55_11" [backprop.c:55]   --->   Operation 508 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%weights2_addr_12 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_12" [backprop.c:55]   --->   Operation 509 'getelementptr' 'weights2_addr_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 510 [2/2] (2.26ns)   --->   "%weights2_load_12 = load i12 %weights2_addr_12" [backprop.c:55]   --->   Operation 510 'load' 'weights2_load_12' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln55_12 = or i12 %shl_ln, i12 13" [backprop.c:55]   --->   Operation 511 'or' 'or_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i12 %or_ln55_12" [backprop.c:55]   --->   Operation 512 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%weights2_addr_13 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_13" [backprop.c:55]   --->   Operation 513 'getelementptr' 'weights2_addr_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 514 [2/2] (2.26ns)   --->   "%weights2_load_13 = load i12 %weights2_addr_13" [backprop.c:55]   --->   Operation 514 'load' 'weights2_load_13' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 515 [5/5] (5.86ns)   --->   "%add11_i1 = dadd i64 %mul8_i1, i64 0" [backprop.c:55]   --->   Operation 515 'dadd' 'add11_i1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [1/5] (7.14ns)   --->   "%mul8_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2_read" [backprop.c:55]   --->   Operation 516 'dmul' 'mul8_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 517 [1/5] (7.14ns)   --->   "%mul8_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3_read" [backprop.c:55]   --->   Operation 517 'dmul' 'mul8_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 518 [2/5] (7.14ns)   --->   "%mul8_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4_read" [backprop.c:55]   --->   Operation 518 'dmul' 'mul8_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 519 [2/5] (7.14ns)   --->   "%mul8_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5_read" [backprop.c:55]   --->   Operation 519 'dmul' 'mul8_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [3/5] (7.14ns)   --->   "%mul8_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6_read" [backprop.c:55]   --->   Operation 520 'dmul' 'mul8_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [3/5] (7.14ns)   --->   "%mul8_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7_read" [backprop.c:55]   --->   Operation 521 'dmul' 'mul8_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 522 [4/5] (7.14ns)   --->   "%mul8_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8_read" [backprop.c:55]   --->   Operation 522 'dmul' 'mul8_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 523 [4/5] (7.14ns)   --->   "%mul8_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9_read" [backprop.c:55]   --->   Operation 523 'dmul' 'mul8_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i64 %weights2_load_10" [backprop.c:55]   --->   Operation 524 'bitcast' 'bitcast_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 525 [5/5] (7.14ns)   --->   "%mul8_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10_read" [backprop.c:55]   --->   Operation 525 'dmul' 'mul8_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i64 %weights2_load_11" [backprop.c:55]   --->   Operation 526 'bitcast' 'bitcast_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 527 [5/5] (7.14ns)   --->   "%mul8_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11_read" [backprop.c:55]   --->   Operation 527 'dmul' 'mul8_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/2] (2.26ns)   --->   "%weights2_load_12 = load i12 %weights2_addr_12" [backprop.c:55]   --->   Operation 528 'load' 'weights2_load_12' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 529 [1/2] (2.26ns)   --->   "%weights2_load_13 = load i12 %weights2_addr_13" [backprop.c:55]   --->   Operation 529 'load' 'weights2_load_13' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln55_13 = or i12 %shl_ln, i12 14" [backprop.c:55]   --->   Operation 530 'or' 'or_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i12 %or_ln55_13" [backprop.c:55]   --->   Operation 531 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%weights2_addr_14 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_14" [backprop.c:55]   --->   Operation 532 'getelementptr' 'weights2_addr_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 533 [2/2] (2.26ns)   --->   "%weights2_load_14 = load i12 %weights2_addr_14" [backprop.c:55]   --->   Operation 533 'load' 'weights2_load_14' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln55_14 = or i12 %shl_ln, i12 15" [backprop.c:55]   --->   Operation 534 'or' 'or_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln55_15 = zext i12 %or_ln55_14" [backprop.c:55]   --->   Operation 535 'zext' 'zext_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%weights2_addr_15 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_15" [backprop.c:55]   --->   Operation 536 'getelementptr' 'weights2_addr_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 537 [2/2] (2.26ns)   --->   "%weights2_load_15 = load i12 %weights2_addr_15" [backprop.c:55]   --->   Operation 537 'load' 'weights2_load_15' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 538 [4/5] (5.86ns)   --->   "%add11_i1 = dadd i64 %mul8_i1, i64 0" [backprop.c:55]   --->   Operation 538 'dadd' 'add11_i1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [1/5] (7.14ns)   --->   "%mul8_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4_read" [backprop.c:55]   --->   Operation 539 'dmul' 'mul8_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 540 [1/5] (7.14ns)   --->   "%mul8_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5_read" [backprop.c:55]   --->   Operation 540 'dmul' 'mul8_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 541 [2/5] (7.14ns)   --->   "%mul8_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6_read" [backprop.c:55]   --->   Operation 541 'dmul' 'mul8_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 542 [2/5] (7.14ns)   --->   "%mul8_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7_read" [backprop.c:55]   --->   Operation 542 'dmul' 'mul8_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 543 [3/5] (7.14ns)   --->   "%mul8_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8_read" [backprop.c:55]   --->   Operation 543 'dmul' 'mul8_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 544 [3/5] (7.14ns)   --->   "%mul8_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9_read" [backprop.c:55]   --->   Operation 544 'dmul' 'mul8_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 545 [4/5] (7.14ns)   --->   "%mul8_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10_read" [backprop.c:55]   --->   Operation 545 'dmul' 'mul8_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 546 [4/5] (7.14ns)   --->   "%mul8_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11_read" [backprop.c:55]   --->   Operation 546 'dmul' 'mul8_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i64 %weights2_load_12" [backprop.c:55]   --->   Operation 547 'bitcast' 'bitcast_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 548 [5/5] (7.14ns)   --->   "%mul8_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12_read" [backprop.c:55]   --->   Operation 548 'dmul' 'mul8_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i64 %weights2_load_13" [backprop.c:55]   --->   Operation 549 'bitcast' 'bitcast_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 550 [5/5] (7.14ns)   --->   "%mul8_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13_read" [backprop.c:55]   --->   Operation 550 'dmul' 'mul8_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 551 [1/2] (2.26ns)   --->   "%weights2_load_14 = load i12 %weights2_addr_14" [backprop.c:55]   --->   Operation 551 'load' 'weights2_load_14' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 552 [1/2] (2.26ns)   --->   "%weights2_load_15 = load i12 %weights2_addr_15" [backprop.c:55]   --->   Operation 552 'load' 'weights2_load_15' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%or_ln55_15 = or i12 %shl_ln, i12 16" [backprop.c:55]   --->   Operation 553 'or' 'or_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln55_16 = zext i12 %or_ln55_15" [backprop.c:55]   --->   Operation 554 'zext' 'zext_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%weights2_addr_16 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_16" [backprop.c:55]   --->   Operation 555 'getelementptr' 'weights2_addr_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 556 [2/2] (2.26ns)   --->   "%weights2_load_16 = load i12 %weights2_addr_16" [backprop.c:55]   --->   Operation 556 'load' 'weights2_load_16' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%or_ln55_16 = or i12 %shl_ln, i12 17" [backprop.c:55]   --->   Operation 557 'or' 'or_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln55_17 = zext i12 %or_ln55_16" [backprop.c:55]   --->   Operation 558 'zext' 'zext_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%weights2_addr_17 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_17" [backprop.c:55]   --->   Operation 559 'getelementptr' 'weights2_addr_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 560 [2/2] (2.26ns)   --->   "%weights2_load_17 = load i12 %weights2_addr_17" [backprop.c:55]   --->   Operation 560 'load' 'weights2_load_17' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 561 [3/5] (5.86ns)   --->   "%add11_i1 = dadd i64 %mul8_i1, i64 0" [backprop.c:55]   --->   Operation 561 'dadd' 'add11_i1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 562 [1/5] (7.14ns)   --->   "%mul8_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6_read" [backprop.c:55]   --->   Operation 562 'dmul' 'mul8_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 563 [1/5] (7.14ns)   --->   "%mul8_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7_read" [backprop.c:55]   --->   Operation 563 'dmul' 'mul8_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [2/5] (7.14ns)   --->   "%mul8_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8_read" [backprop.c:55]   --->   Operation 564 'dmul' 'mul8_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 565 [2/5] (7.14ns)   --->   "%mul8_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9_read" [backprop.c:55]   --->   Operation 565 'dmul' 'mul8_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [3/5] (7.14ns)   --->   "%mul8_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10_read" [backprop.c:55]   --->   Operation 566 'dmul' 'mul8_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 567 [3/5] (7.14ns)   --->   "%mul8_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11_read" [backprop.c:55]   --->   Operation 567 'dmul' 'mul8_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [4/5] (7.14ns)   --->   "%mul8_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12_read" [backprop.c:55]   --->   Operation 568 'dmul' 'mul8_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 569 [4/5] (7.14ns)   --->   "%mul8_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13_read" [backprop.c:55]   --->   Operation 569 'dmul' 'mul8_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i64 %weights2_load_14" [backprop.c:55]   --->   Operation 570 'bitcast' 'bitcast_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 571 [5/5] (7.14ns)   --->   "%mul8_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14_read" [backprop.c:55]   --->   Operation 571 'dmul' 'mul8_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i64 %weights2_load_15" [backprop.c:55]   --->   Operation 572 'bitcast' 'bitcast_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 573 [5/5] (7.14ns)   --->   "%mul8_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15_read" [backprop.c:55]   --->   Operation 573 'dmul' 'mul8_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/2] (2.26ns)   --->   "%weights2_load_16 = load i12 %weights2_addr_16" [backprop.c:55]   --->   Operation 574 'load' 'weights2_load_16' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 575 [1/2] (2.26ns)   --->   "%weights2_load_17 = load i12 %weights2_addr_17" [backprop.c:55]   --->   Operation 575 'load' 'weights2_load_17' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln55_17 = or i12 %shl_ln, i12 18" [backprop.c:55]   --->   Operation 576 'or' 'or_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln55_18 = zext i12 %or_ln55_17" [backprop.c:55]   --->   Operation 577 'zext' 'zext_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%weights2_addr_18 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_18" [backprop.c:55]   --->   Operation 578 'getelementptr' 'weights2_addr_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 579 [2/2] (2.26ns)   --->   "%weights2_load_18 = load i12 %weights2_addr_18" [backprop.c:55]   --->   Operation 579 'load' 'weights2_load_18' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%or_ln55_18 = or i12 %shl_ln, i12 19" [backprop.c:55]   --->   Operation 580 'or' 'or_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln55_19 = zext i12 %or_ln55_18" [backprop.c:55]   --->   Operation 581 'zext' 'zext_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%weights2_addr_19 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_19" [backprop.c:55]   --->   Operation 582 'getelementptr' 'weights2_addr_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 583 [2/2] (2.26ns)   --->   "%weights2_load_19 = load i12 %weights2_addr_19" [backprop.c:55]   --->   Operation 583 'load' 'weights2_load_19' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 584 [2/5] (5.86ns)   --->   "%add11_i1 = dadd i64 %mul8_i1, i64 0" [backprop.c:55]   --->   Operation 584 'dadd' 'add11_i1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 585 [1/5] (7.14ns)   --->   "%mul8_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8_read" [backprop.c:55]   --->   Operation 585 'dmul' 'mul8_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 586 [1/5] (7.14ns)   --->   "%mul8_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9_read" [backprop.c:55]   --->   Operation 586 'dmul' 'mul8_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 587 [2/5] (7.14ns)   --->   "%mul8_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10_read" [backprop.c:55]   --->   Operation 587 'dmul' 'mul8_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [2/5] (7.14ns)   --->   "%mul8_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11_read" [backprop.c:55]   --->   Operation 588 'dmul' 'mul8_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 589 [3/5] (7.14ns)   --->   "%mul8_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12_read" [backprop.c:55]   --->   Operation 589 'dmul' 'mul8_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [3/5] (7.14ns)   --->   "%mul8_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13_read" [backprop.c:55]   --->   Operation 590 'dmul' 'mul8_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [4/5] (7.14ns)   --->   "%mul8_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14_read" [backprop.c:55]   --->   Operation 591 'dmul' 'mul8_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [4/5] (7.14ns)   --->   "%mul8_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15_read" [backprop.c:55]   --->   Operation 592 'dmul' 'mul8_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i64 %weights2_load_16" [backprop.c:55]   --->   Operation 593 'bitcast' 'bitcast_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 594 [5/5] (7.14ns)   --->   "%mul8_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16_read" [backprop.c:55]   --->   Operation 594 'dmul' 'mul8_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln55_17 = bitcast i64 %weights2_load_17" [backprop.c:55]   --->   Operation 595 'bitcast' 'bitcast_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 596 [5/5] (7.14ns)   --->   "%mul8_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17_read" [backprop.c:55]   --->   Operation 596 'dmul' 'mul8_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 597 [1/2] (2.26ns)   --->   "%weights2_load_18 = load i12 %weights2_addr_18" [backprop.c:55]   --->   Operation 597 'load' 'weights2_load_18' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 598 [1/2] (2.26ns)   --->   "%weights2_load_19 = load i12 %weights2_addr_19" [backprop.c:55]   --->   Operation 598 'load' 'weights2_load_19' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln55_19 = or i12 %shl_ln, i12 20" [backprop.c:55]   --->   Operation 599 'or' 'or_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln55_20 = zext i12 %or_ln55_19" [backprop.c:55]   --->   Operation 600 'zext' 'zext_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%weights2_addr_20 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_20" [backprop.c:55]   --->   Operation 601 'getelementptr' 'weights2_addr_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 602 [2/2] (2.26ns)   --->   "%weights2_load_20 = load i12 %weights2_addr_20" [backprop.c:55]   --->   Operation 602 'load' 'weights2_load_20' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln55_20 = or i12 %shl_ln, i12 21" [backprop.c:55]   --->   Operation 603 'or' 'or_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln55_21 = zext i12 %or_ln55_20" [backprop.c:55]   --->   Operation 604 'zext' 'zext_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 605 [1/1] (0.00ns)   --->   "%weights2_addr_21 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_21" [backprop.c:55]   --->   Operation 605 'getelementptr' 'weights2_addr_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 606 [2/2] (2.26ns)   --->   "%weights2_load_21 = load i12 %weights2_addr_21" [backprop.c:55]   --->   Operation 606 'load' 'weights2_load_21' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 607 [1/5] (5.86ns)   --->   "%add11_i1 = dadd i64 %mul8_i1, i64 0" [backprop.c:55]   --->   Operation 607 'dadd' 'add11_i1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [1/5] (7.14ns)   --->   "%mul8_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10_read" [backprop.c:55]   --->   Operation 608 'dmul' 'mul8_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 609 [1/5] (7.14ns)   --->   "%mul8_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11_read" [backprop.c:55]   --->   Operation 609 'dmul' 'mul8_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [2/5] (7.14ns)   --->   "%mul8_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12_read" [backprop.c:55]   --->   Operation 610 'dmul' 'mul8_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [2/5] (7.14ns)   --->   "%mul8_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13_read" [backprop.c:55]   --->   Operation 611 'dmul' 'mul8_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 612 [3/5] (7.14ns)   --->   "%mul8_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14_read" [backprop.c:55]   --->   Operation 612 'dmul' 'mul8_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [3/5] (7.14ns)   --->   "%mul8_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15_read" [backprop.c:55]   --->   Operation 613 'dmul' 'mul8_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [4/5] (7.14ns)   --->   "%mul8_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16_read" [backprop.c:55]   --->   Operation 614 'dmul' 'mul8_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [4/5] (7.14ns)   --->   "%mul8_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17_read" [backprop.c:55]   --->   Operation 615 'dmul' 'mul8_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln55_18 = bitcast i64 %weights2_load_18" [backprop.c:55]   --->   Operation 616 'bitcast' 'bitcast_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 617 [5/5] (7.14ns)   --->   "%mul8_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18_read" [backprop.c:55]   --->   Operation 617 'dmul' 'mul8_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%bitcast_ln55_19 = bitcast i64 %weights2_load_19" [backprop.c:55]   --->   Operation 618 'bitcast' 'bitcast_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 619 [5/5] (7.14ns)   --->   "%mul8_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19_read" [backprop.c:55]   --->   Operation 619 'dmul' 'mul8_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 620 [1/2] (2.26ns)   --->   "%weights2_load_20 = load i12 %weights2_addr_20" [backprop.c:55]   --->   Operation 620 'load' 'weights2_load_20' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 621 [1/2] (2.26ns)   --->   "%weights2_load_21 = load i12 %weights2_addr_21" [backprop.c:55]   --->   Operation 621 'load' 'weights2_load_21' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 622 [1/1] (0.00ns)   --->   "%or_ln55_21 = or i12 %shl_ln, i12 22" [backprop.c:55]   --->   Operation 622 'or' 'or_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln55_22 = zext i12 %or_ln55_21" [backprop.c:55]   --->   Operation 623 'zext' 'zext_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (0.00ns)   --->   "%weights2_addr_22 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_22" [backprop.c:55]   --->   Operation 624 'getelementptr' 'weights2_addr_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 625 [2/2] (2.26ns)   --->   "%weights2_load_22 = load i12 %weights2_addr_22" [backprop.c:55]   --->   Operation 625 'load' 'weights2_load_22' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln55_22 = or i12 %shl_ln, i12 23" [backprop.c:55]   --->   Operation 626 'or' 'or_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln55_23 = zext i12 %or_ln55_22" [backprop.c:55]   --->   Operation 627 'zext' 'zext_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%weights2_addr_23 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_23" [backprop.c:55]   --->   Operation 628 'getelementptr' 'weights2_addr_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 629 [2/2] (2.26ns)   --->   "%weights2_load_23 = load i12 %weights2_addr_23" [backprop.c:55]   --->   Operation 629 'load' 'weights2_load_23' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 630 [5/5] (5.86ns)   --->   "%add11_i1_1 = dadd i64 %add11_i1, i64 %mul8_i1_1" [backprop.c:55]   --->   Operation 630 'dadd' 'add11_i1_1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 631 [1/5] (7.14ns)   --->   "%mul8_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12_read" [backprop.c:55]   --->   Operation 631 'dmul' 'mul8_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 632 [1/5] (7.14ns)   --->   "%mul8_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13_read" [backprop.c:55]   --->   Operation 632 'dmul' 'mul8_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 633 [2/5] (7.14ns)   --->   "%mul8_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14_read" [backprop.c:55]   --->   Operation 633 'dmul' 'mul8_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 634 [2/5] (7.14ns)   --->   "%mul8_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15_read" [backprop.c:55]   --->   Operation 634 'dmul' 'mul8_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [3/5] (7.14ns)   --->   "%mul8_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16_read" [backprop.c:55]   --->   Operation 635 'dmul' 'mul8_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 636 [3/5] (7.14ns)   --->   "%mul8_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17_read" [backprop.c:55]   --->   Operation 636 'dmul' 'mul8_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 637 [4/5] (7.14ns)   --->   "%mul8_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18_read" [backprop.c:55]   --->   Operation 637 'dmul' 'mul8_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 638 [4/5] (7.14ns)   --->   "%mul8_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19_read" [backprop.c:55]   --->   Operation 638 'dmul' 'mul8_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%bitcast_ln55_20 = bitcast i64 %weights2_load_20" [backprop.c:55]   --->   Operation 639 'bitcast' 'bitcast_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 640 [5/5] (7.14ns)   --->   "%mul8_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20_read" [backprop.c:55]   --->   Operation 640 'dmul' 'mul8_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln55_21 = bitcast i64 %weights2_load_21" [backprop.c:55]   --->   Operation 641 'bitcast' 'bitcast_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 642 [5/5] (7.14ns)   --->   "%mul8_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21_read" [backprop.c:55]   --->   Operation 642 'dmul' 'mul8_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 643 [1/2] (2.26ns)   --->   "%weights2_load_22 = load i12 %weights2_addr_22" [backprop.c:55]   --->   Operation 643 'load' 'weights2_load_22' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 644 [1/2] (2.26ns)   --->   "%weights2_load_23 = load i12 %weights2_addr_23" [backprop.c:55]   --->   Operation 644 'load' 'weights2_load_23' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln55_23 = or i12 %shl_ln, i12 24" [backprop.c:55]   --->   Operation 645 'or' 'or_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln55_24 = zext i12 %or_ln55_23" [backprop.c:55]   --->   Operation 646 'zext' 'zext_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%weights2_addr_24 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_24" [backprop.c:55]   --->   Operation 647 'getelementptr' 'weights2_addr_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 648 [2/2] (2.26ns)   --->   "%weights2_load_24 = load i12 %weights2_addr_24" [backprop.c:55]   --->   Operation 648 'load' 'weights2_load_24' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%or_ln55_24 = or i12 %shl_ln, i12 25" [backprop.c:55]   --->   Operation 649 'or' 'or_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln55_25 = zext i12 %or_ln55_24" [backprop.c:55]   --->   Operation 650 'zext' 'zext_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%weights2_addr_25 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_25" [backprop.c:55]   --->   Operation 651 'getelementptr' 'weights2_addr_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 652 [2/2] (2.26ns)   --->   "%weights2_load_25 = load i12 %weights2_addr_25" [backprop.c:55]   --->   Operation 652 'load' 'weights2_load_25' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 653 [4/5] (5.86ns)   --->   "%add11_i1_1 = dadd i64 %add11_i1, i64 %mul8_i1_1" [backprop.c:55]   --->   Operation 653 'dadd' 'add11_i1_1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 654 [1/5] (7.14ns)   --->   "%mul8_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14_read" [backprop.c:55]   --->   Operation 654 'dmul' 'mul8_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 655 [1/5] (7.14ns)   --->   "%mul8_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15_read" [backprop.c:55]   --->   Operation 655 'dmul' 'mul8_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 656 [2/5] (7.14ns)   --->   "%mul8_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16_read" [backprop.c:55]   --->   Operation 656 'dmul' 'mul8_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [2/5] (7.14ns)   --->   "%mul8_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17_read" [backprop.c:55]   --->   Operation 657 'dmul' 'mul8_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 658 [3/5] (7.14ns)   --->   "%mul8_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18_read" [backprop.c:55]   --->   Operation 658 'dmul' 'mul8_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 659 [3/5] (7.14ns)   --->   "%mul8_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19_read" [backprop.c:55]   --->   Operation 659 'dmul' 'mul8_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 660 [4/5] (7.14ns)   --->   "%mul8_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20_read" [backprop.c:55]   --->   Operation 660 'dmul' 'mul8_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 661 [4/5] (7.14ns)   --->   "%mul8_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21_read" [backprop.c:55]   --->   Operation 661 'dmul' 'mul8_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln55_22 = bitcast i64 %weights2_load_22" [backprop.c:55]   --->   Operation 662 'bitcast' 'bitcast_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 663 [5/5] (7.14ns)   --->   "%mul8_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22_read" [backprop.c:55]   --->   Operation 663 'dmul' 'mul8_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln55_23 = bitcast i64 %weights2_load_23" [backprop.c:55]   --->   Operation 664 'bitcast' 'bitcast_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 665 [5/5] (7.14ns)   --->   "%mul8_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23_read" [backprop.c:55]   --->   Operation 665 'dmul' 'mul8_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 666 [1/2] (2.26ns)   --->   "%weights2_load_24 = load i12 %weights2_addr_24" [backprop.c:55]   --->   Operation 666 'load' 'weights2_load_24' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 667 [1/2] (2.26ns)   --->   "%weights2_load_25 = load i12 %weights2_addr_25" [backprop.c:55]   --->   Operation 667 'load' 'weights2_load_25' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 668 [1/1] (0.00ns)   --->   "%or_ln55_25 = or i12 %shl_ln, i12 26" [backprop.c:55]   --->   Operation 668 'or' 'or_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln55_26 = zext i12 %or_ln55_25" [backprop.c:55]   --->   Operation 669 'zext' 'zext_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%weights2_addr_26 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_26" [backprop.c:55]   --->   Operation 670 'getelementptr' 'weights2_addr_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 671 [2/2] (2.26ns)   --->   "%weights2_load_26 = load i12 %weights2_addr_26" [backprop.c:55]   --->   Operation 671 'load' 'weights2_load_26' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 672 [1/1] (0.00ns)   --->   "%or_ln55_26 = or i12 %shl_ln, i12 27" [backprop.c:55]   --->   Operation 672 'or' 'or_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln55_27 = zext i12 %or_ln55_26" [backprop.c:55]   --->   Operation 673 'zext' 'zext_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 674 [1/1] (0.00ns)   --->   "%weights2_addr_27 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_27" [backprop.c:55]   --->   Operation 674 'getelementptr' 'weights2_addr_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 675 [2/2] (2.26ns)   --->   "%weights2_load_27 = load i12 %weights2_addr_27" [backprop.c:55]   --->   Operation 675 'load' 'weights2_load_27' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 676 [3/5] (5.86ns)   --->   "%add11_i1_1 = dadd i64 %add11_i1, i64 %mul8_i1_1" [backprop.c:55]   --->   Operation 676 'dadd' 'add11_i1_1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 677 [1/5] (7.14ns)   --->   "%mul8_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16_read" [backprop.c:55]   --->   Operation 677 'dmul' 'mul8_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 678 [1/5] (7.14ns)   --->   "%mul8_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17_read" [backprop.c:55]   --->   Operation 678 'dmul' 'mul8_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 679 [2/5] (7.14ns)   --->   "%mul8_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18_read" [backprop.c:55]   --->   Operation 679 'dmul' 'mul8_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 680 [2/5] (7.14ns)   --->   "%mul8_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19_read" [backprop.c:55]   --->   Operation 680 'dmul' 'mul8_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 681 [3/5] (7.14ns)   --->   "%mul8_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20_read" [backprop.c:55]   --->   Operation 681 'dmul' 'mul8_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [3/5] (7.14ns)   --->   "%mul8_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21_read" [backprop.c:55]   --->   Operation 682 'dmul' 'mul8_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 683 [4/5] (7.14ns)   --->   "%mul8_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22_read" [backprop.c:55]   --->   Operation 683 'dmul' 'mul8_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 684 [4/5] (7.14ns)   --->   "%mul8_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23_read" [backprop.c:55]   --->   Operation 684 'dmul' 'mul8_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln55_24 = bitcast i64 %weights2_load_24" [backprop.c:55]   --->   Operation 685 'bitcast' 'bitcast_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 686 [5/5] (7.14ns)   --->   "%mul8_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24_read" [backprop.c:55]   --->   Operation 686 'dmul' 'mul8_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%bitcast_ln55_25 = bitcast i64 %weights2_load_25" [backprop.c:55]   --->   Operation 687 'bitcast' 'bitcast_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 688 [5/5] (7.14ns)   --->   "%mul8_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25_read" [backprop.c:55]   --->   Operation 688 'dmul' 'mul8_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 689 [1/2] (2.26ns)   --->   "%weights2_load_26 = load i12 %weights2_addr_26" [backprop.c:55]   --->   Operation 689 'load' 'weights2_load_26' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 690 [1/2] (2.26ns)   --->   "%weights2_load_27 = load i12 %weights2_addr_27" [backprop.c:55]   --->   Operation 690 'load' 'weights2_load_27' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%or_ln55_27 = or i12 %shl_ln, i12 28" [backprop.c:55]   --->   Operation 691 'or' 'or_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln55_28 = zext i12 %or_ln55_27" [backprop.c:55]   --->   Operation 692 'zext' 'zext_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.00ns)   --->   "%weights2_addr_28 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_28" [backprop.c:55]   --->   Operation 693 'getelementptr' 'weights2_addr_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 694 [2/2] (2.26ns)   --->   "%weights2_load_28 = load i12 %weights2_addr_28" [backprop.c:55]   --->   Operation 694 'load' 'weights2_load_28' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%or_ln55_28 = or i12 %shl_ln, i12 29" [backprop.c:55]   --->   Operation 695 'or' 'or_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln55_29 = zext i12 %or_ln55_28" [backprop.c:55]   --->   Operation 696 'zext' 'zext_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 697 [1/1] (0.00ns)   --->   "%weights2_addr_29 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_29" [backprop.c:55]   --->   Operation 697 'getelementptr' 'weights2_addr_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 698 [2/2] (2.26ns)   --->   "%weights2_load_29 = load i12 %weights2_addr_29" [backprop.c:55]   --->   Operation 698 'load' 'weights2_load_29' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 699 [2/5] (5.86ns)   --->   "%add11_i1_1 = dadd i64 %add11_i1, i64 %mul8_i1_1" [backprop.c:55]   --->   Operation 699 'dadd' 'add11_i1_1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 700 [1/5] (7.14ns)   --->   "%mul8_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18_read" [backprop.c:55]   --->   Operation 700 'dmul' 'mul8_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 701 [1/5] (7.14ns)   --->   "%mul8_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19_read" [backprop.c:55]   --->   Operation 701 'dmul' 'mul8_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 702 [2/5] (7.14ns)   --->   "%mul8_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20_read" [backprop.c:55]   --->   Operation 702 'dmul' 'mul8_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 703 [2/5] (7.14ns)   --->   "%mul8_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21_read" [backprop.c:55]   --->   Operation 703 'dmul' 'mul8_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 704 [3/5] (7.14ns)   --->   "%mul8_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22_read" [backprop.c:55]   --->   Operation 704 'dmul' 'mul8_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 705 [3/5] (7.14ns)   --->   "%mul8_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23_read" [backprop.c:55]   --->   Operation 705 'dmul' 'mul8_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 706 [4/5] (7.14ns)   --->   "%mul8_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24_read" [backprop.c:55]   --->   Operation 706 'dmul' 'mul8_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 707 [4/5] (7.14ns)   --->   "%mul8_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25_read" [backprop.c:55]   --->   Operation 707 'dmul' 'mul8_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln55_26 = bitcast i64 %weights2_load_26" [backprop.c:55]   --->   Operation 708 'bitcast' 'bitcast_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 709 [5/5] (7.14ns)   --->   "%mul8_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26_read" [backprop.c:55]   --->   Operation 709 'dmul' 'mul8_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln55_27 = bitcast i64 %weights2_load_27" [backprop.c:55]   --->   Operation 710 'bitcast' 'bitcast_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 711 [5/5] (7.14ns)   --->   "%mul8_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27_read" [backprop.c:55]   --->   Operation 711 'dmul' 'mul8_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 712 [1/2] (2.26ns)   --->   "%weights2_load_28 = load i12 %weights2_addr_28" [backprop.c:55]   --->   Operation 712 'load' 'weights2_load_28' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 713 [1/2] (2.26ns)   --->   "%weights2_load_29 = load i12 %weights2_addr_29" [backprop.c:55]   --->   Operation 713 'load' 'weights2_load_29' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln55_29 = or i12 %shl_ln, i12 30" [backprop.c:55]   --->   Operation 714 'or' 'or_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln55_30 = zext i12 %or_ln55_29" [backprop.c:55]   --->   Operation 715 'zext' 'zext_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%weights2_addr_30 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_30" [backprop.c:55]   --->   Operation 716 'getelementptr' 'weights2_addr_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 717 [2/2] (2.26ns)   --->   "%weights2_load_30 = load i12 %weights2_addr_30" [backprop.c:55]   --->   Operation 717 'load' 'weights2_load_30' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln55_30 = or i12 %shl_ln, i12 31" [backprop.c:55]   --->   Operation 718 'or' 'or_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln55_31 = zext i12 %or_ln55_30" [backprop.c:55]   --->   Operation 719 'zext' 'zext_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 720 [1/1] (0.00ns)   --->   "%weights2_addr_31 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_31" [backprop.c:55]   --->   Operation 720 'getelementptr' 'weights2_addr_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 721 [2/2] (2.26ns)   --->   "%weights2_load_31 = load i12 %weights2_addr_31" [backprop.c:55]   --->   Operation 721 'load' 'weights2_load_31' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 722 [1/5] (5.86ns)   --->   "%add11_i1_1 = dadd i64 %add11_i1, i64 %mul8_i1_1" [backprop.c:55]   --->   Operation 722 'dadd' 'add11_i1_1' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 723 [1/5] (7.14ns)   --->   "%mul8_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20_read" [backprop.c:55]   --->   Operation 723 'dmul' 'mul8_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 724 [1/5] (7.14ns)   --->   "%mul8_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21_read" [backprop.c:55]   --->   Operation 724 'dmul' 'mul8_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 725 [2/5] (7.14ns)   --->   "%mul8_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22_read" [backprop.c:55]   --->   Operation 725 'dmul' 'mul8_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [2/5] (7.14ns)   --->   "%mul8_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23_read" [backprop.c:55]   --->   Operation 726 'dmul' 'mul8_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [3/5] (7.14ns)   --->   "%mul8_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24_read" [backprop.c:55]   --->   Operation 727 'dmul' 'mul8_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 728 [3/5] (7.14ns)   --->   "%mul8_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25_read" [backprop.c:55]   --->   Operation 728 'dmul' 'mul8_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 729 [4/5] (7.14ns)   --->   "%mul8_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26_read" [backprop.c:55]   --->   Operation 729 'dmul' 'mul8_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [4/5] (7.14ns)   --->   "%mul8_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27_read" [backprop.c:55]   --->   Operation 730 'dmul' 'mul8_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [1/1] (0.00ns)   --->   "%bitcast_ln55_28 = bitcast i64 %weights2_load_28" [backprop.c:55]   --->   Operation 731 'bitcast' 'bitcast_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 732 [5/5] (7.14ns)   --->   "%mul8_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28_read" [backprop.c:55]   --->   Operation 732 'dmul' 'mul8_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 733 [1/1] (0.00ns)   --->   "%bitcast_ln55_29 = bitcast i64 %weights2_load_29" [backprop.c:55]   --->   Operation 733 'bitcast' 'bitcast_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 734 [5/5] (7.14ns)   --->   "%mul8_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29_read" [backprop.c:55]   --->   Operation 734 'dmul' 'mul8_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 735 [1/2] (2.26ns)   --->   "%weights2_load_30 = load i12 %weights2_addr_30" [backprop.c:55]   --->   Operation 735 'load' 'weights2_load_30' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 736 [1/2] (2.26ns)   --->   "%weights2_load_31 = load i12 %weights2_addr_31" [backprop.c:55]   --->   Operation 736 'load' 'weights2_load_31' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln55_31 = or i12 %shl_ln, i12 32" [backprop.c:55]   --->   Operation 737 'or' 'or_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln55_32 = zext i12 %or_ln55_31" [backprop.c:55]   --->   Operation 738 'zext' 'zext_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%weights2_addr_32 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_32" [backprop.c:55]   --->   Operation 739 'getelementptr' 'weights2_addr_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 740 [2/2] (2.26ns)   --->   "%weights2_load_32 = load i12 %weights2_addr_32" [backprop.c:55]   --->   Operation 740 'load' 'weights2_load_32' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln55_32 = or i12 %shl_ln, i12 33" [backprop.c:55]   --->   Operation 741 'or' 'or_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln55_33 = zext i12 %or_ln55_32" [backprop.c:55]   --->   Operation 742 'zext' 'zext_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (0.00ns)   --->   "%weights2_addr_33 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_33" [backprop.c:55]   --->   Operation 743 'getelementptr' 'weights2_addr_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_17 : Operation 744 [2/2] (2.26ns)   --->   "%weights2_load_33 = load i12 %weights2_addr_33" [backprop.c:55]   --->   Operation 744 'load' 'weights2_load_33' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 745 [5/5] (5.86ns)   --->   "%add11_i1_2 = dadd i64 %add11_i1_1, i64 %mul8_i1_2" [backprop.c:55]   --->   Operation 745 'dadd' 'add11_i1_2' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 746 [1/5] (7.14ns)   --->   "%mul8_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22_read" [backprop.c:55]   --->   Operation 746 'dmul' 'mul8_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 747 [1/5] (7.14ns)   --->   "%mul8_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23_read" [backprop.c:55]   --->   Operation 747 'dmul' 'mul8_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 748 [2/5] (7.14ns)   --->   "%mul8_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24_read" [backprop.c:55]   --->   Operation 748 'dmul' 'mul8_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 749 [2/5] (7.14ns)   --->   "%mul8_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25_read" [backprop.c:55]   --->   Operation 749 'dmul' 'mul8_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 750 [3/5] (7.14ns)   --->   "%mul8_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26_read" [backprop.c:55]   --->   Operation 750 'dmul' 'mul8_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 751 [3/5] (7.14ns)   --->   "%mul8_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27_read" [backprop.c:55]   --->   Operation 751 'dmul' 'mul8_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 752 [4/5] (7.14ns)   --->   "%mul8_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28_read" [backprop.c:55]   --->   Operation 752 'dmul' 'mul8_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 753 [4/5] (7.14ns)   --->   "%mul8_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29_read" [backprop.c:55]   --->   Operation 753 'dmul' 'mul8_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln55_30 = bitcast i64 %weights2_load_30" [backprop.c:55]   --->   Operation 754 'bitcast' 'bitcast_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 755 [5/5] (7.14ns)   --->   "%mul8_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30_read" [backprop.c:55]   --->   Operation 755 'dmul' 'mul8_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln55_31 = bitcast i64 %weights2_load_31" [backprop.c:55]   --->   Operation 756 'bitcast' 'bitcast_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 757 [5/5] (7.14ns)   --->   "%mul8_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31_read" [backprop.c:55]   --->   Operation 757 'dmul' 'mul8_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 758 [1/2] (2.26ns)   --->   "%weights2_load_32 = load i12 %weights2_addr_32" [backprop.c:55]   --->   Operation 758 'load' 'weights2_load_32' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 759 [1/2] (2.26ns)   --->   "%weights2_load_33 = load i12 %weights2_addr_33" [backprop.c:55]   --->   Operation 759 'load' 'weights2_load_33' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%or_ln55_33 = or i12 %shl_ln, i12 34" [backprop.c:55]   --->   Operation 760 'or' 'or_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln55_34 = zext i12 %or_ln55_33" [backprop.c:55]   --->   Operation 761 'zext' 'zext_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%weights2_addr_34 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_34" [backprop.c:55]   --->   Operation 762 'getelementptr' 'weights2_addr_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 763 [2/2] (2.26ns)   --->   "%weights2_load_34 = load i12 %weights2_addr_34" [backprop.c:55]   --->   Operation 763 'load' 'weights2_load_34' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln55_34 = or i12 %shl_ln, i12 35" [backprop.c:55]   --->   Operation 764 'or' 'or_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln55_35 = zext i12 %or_ln55_34" [backprop.c:55]   --->   Operation 765 'zext' 'zext_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 766 [1/1] (0.00ns)   --->   "%weights2_addr_35 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_35" [backprop.c:55]   --->   Operation 766 'getelementptr' 'weights2_addr_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_18 : Operation 767 [2/2] (2.26ns)   --->   "%weights2_load_35 = load i12 %weights2_addr_35" [backprop.c:55]   --->   Operation 767 'load' 'weights2_load_35' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 7.14>
ST_19 : Operation 768 [4/5] (5.86ns)   --->   "%add11_i1_2 = dadd i64 %add11_i1_1, i64 %mul8_i1_2" [backprop.c:55]   --->   Operation 768 'dadd' 'add11_i1_2' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 769 [1/5] (7.14ns)   --->   "%mul8_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24_read" [backprop.c:55]   --->   Operation 769 'dmul' 'mul8_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 770 [1/5] (7.14ns)   --->   "%mul8_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25_read" [backprop.c:55]   --->   Operation 770 'dmul' 'mul8_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 771 [2/5] (7.14ns)   --->   "%mul8_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26_read" [backprop.c:55]   --->   Operation 771 'dmul' 'mul8_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 772 [2/5] (7.14ns)   --->   "%mul8_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27_read" [backprop.c:55]   --->   Operation 772 'dmul' 'mul8_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 773 [3/5] (7.14ns)   --->   "%mul8_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28_read" [backprop.c:55]   --->   Operation 773 'dmul' 'mul8_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 774 [3/5] (7.14ns)   --->   "%mul8_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29_read" [backprop.c:55]   --->   Operation 774 'dmul' 'mul8_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 775 [4/5] (7.14ns)   --->   "%mul8_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30_read" [backprop.c:55]   --->   Operation 775 'dmul' 'mul8_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 776 [4/5] (7.14ns)   --->   "%mul8_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31_read" [backprop.c:55]   --->   Operation 776 'dmul' 'mul8_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 777 [1/1] (0.00ns)   --->   "%bitcast_ln55_32 = bitcast i64 %weights2_load_32" [backprop.c:55]   --->   Operation 777 'bitcast' 'bitcast_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 778 [5/5] (7.14ns)   --->   "%mul8_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32_read" [backprop.c:55]   --->   Operation 778 'dmul' 'mul8_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 779 [1/1] (0.00ns)   --->   "%bitcast_ln55_33 = bitcast i64 %weights2_load_33" [backprop.c:55]   --->   Operation 779 'bitcast' 'bitcast_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 780 [5/5] (7.14ns)   --->   "%mul8_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33_read" [backprop.c:55]   --->   Operation 780 'dmul' 'mul8_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 781 [1/2] (2.26ns)   --->   "%weights2_load_34 = load i12 %weights2_addr_34" [backprop.c:55]   --->   Operation 781 'load' 'weights2_load_34' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 782 [1/2] (2.26ns)   --->   "%weights2_load_35 = load i12 %weights2_addr_35" [backprop.c:55]   --->   Operation 782 'load' 'weights2_load_35' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 783 [1/1] (0.00ns)   --->   "%or_ln55_35 = or i12 %shl_ln, i12 36" [backprop.c:55]   --->   Operation 783 'or' 'or_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln55_36 = zext i12 %or_ln55_35" [backprop.c:55]   --->   Operation 784 'zext' 'zext_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 785 [1/1] (0.00ns)   --->   "%weights2_addr_36 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_36" [backprop.c:55]   --->   Operation 785 'getelementptr' 'weights2_addr_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 786 [2/2] (2.26ns)   --->   "%weights2_load_36 = load i12 %weights2_addr_36" [backprop.c:55]   --->   Operation 786 'load' 'weights2_load_36' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 787 [1/1] (0.00ns)   --->   "%or_ln55_36 = or i12 %shl_ln, i12 37" [backprop.c:55]   --->   Operation 787 'or' 'or_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln55_37 = zext i12 %or_ln55_36" [backprop.c:55]   --->   Operation 788 'zext' 'zext_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 789 [1/1] (0.00ns)   --->   "%weights2_addr_37 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_37" [backprop.c:55]   --->   Operation 789 'getelementptr' 'weights2_addr_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 790 [2/2] (2.26ns)   --->   "%weights2_load_37 = load i12 %weights2_addr_37" [backprop.c:55]   --->   Operation 790 'load' 'weights2_load_37' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 7.14>
ST_20 : Operation 791 [3/5] (5.86ns)   --->   "%add11_i1_2 = dadd i64 %add11_i1_1, i64 %mul8_i1_2" [backprop.c:55]   --->   Operation 791 'dadd' 'add11_i1_2' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [1/5] (7.14ns)   --->   "%mul8_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26_read" [backprop.c:55]   --->   Operation 792 'dmul' 'mul8_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 793 [1/5] (7.14ns)   --->   "%mul8_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27_read" [backprop.c:55]   --->   Operation 793 'dmul' 'mul8_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 794 [2/5] (7.14ns)   --->   "%mul8_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28_read" [backprop.c:55]   --->   Operation 794 'dmul' 'mul8_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 795 [2/5] (7.14ns)   --->   "%mul8_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29_read" [backprop.c:55]   --->   Operation 795 'dmul' 'mul8_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [3/5] (7.14ns)   --->   "%mul8_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30_read" [backprop.c:55]   --->   Operation 796 'dmul' 'mul8_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 797 [3/5] (7.14ns)   --->   "%mul8_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31_read" [backprop.c:55]   --->   Operation 797 'dmul' 'mul8_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 798 [4/5] (7.14ns)   --->   "%mul8_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32_read" [backprop.c:55]   --->   Operation 798 'dmul' 'mul8_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 799 [4/5] (7.14ns)   --->   "%mul8_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33_read" [backprop.c:55]   --->   Operation 799 'dmul' 'mul8_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln55_34 = bitcast i64 %weights2_load_34" [backprop.c:55]   --->   Operation 800 'bitcast' 'bitcast_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 801 [5/5] (7.14ns)   --->   "%mul8_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34_read" [backprop.c:55]   --->   Operation 801 'dmul' 'mul8_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln55_35 = bitcast i64 %weights2_load_35" [backprop.c:55]   --->   Operation 802 'bitcast' 'bitcast_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 803 [5/5] (7.14ns)   --->   "%mul8_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35_read" [backprop.c:55]   --->   Operation 803 'dmul' 'mul8_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 804 [1/2] (2.26ns)   --->   "%weights2_load_36 = load i12 %weights2_addr_36" [backprop.c:55]   --->   Operation 804 'load' 'weights2_load_36' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 805 [1/2] (2.26ns)   --->   "%weights2_load_37 = load i12 %weights2_addr_37" [backprop.c:55]   --->   Operation 805 'load' 'weights2_load_37' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln55_37 = or i12 %shl_ln, i12 38" [backprop.c:55]   --->   Operation 806 'or' 'or_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln55_38 = zext i12 %or_ln55_37" [backprop.c:55]   --->   Operation 807 'zext' 'zext_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%weights2_addr_38 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_38" [backprop.c:55]   --->   Operation 808 'getelementptr' 'weights2_addr_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 809 [2/2] (2.26ns)   --->   "%weights2_load_38 = load i12 %weights2_addr_38" [backprop.c:55]   --->   Operation 809 'load' 'weights2_load_38' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln55_38 = or i12 %shl_ln, i12 39" [backprop.c:55]   --->   Operation 810 'or' 'or_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln55_39 = zext i12 %or_ln55_38" [backprop.c:55]   --->   Operation 811 'zext' 'zext_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "%weights2_addr_39 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_39" [backprop.c:55]   --->   Operation 812 'getelementptr' 'weights2_addr_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 813 [2/2] (2.26ns)   --->   "%weights2_load_39 = load i12 %weights2_addr_39" [backprop.c:55]   --->   Operation 813 'load' 'weights2_load_39' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 7.14>
ST_21 : Operation 814 [2/5] (5.86ns)   --->   "%add11_i1_2 = dadd i64 %add11_i1_1, i64 %mul8_i1_2" [backprop.c:55]   --->   Operation 814 'dadd' 'add11_i1_2' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/5] (7.14ns)   --->   "%mul8_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28_read" [backprop.c:55]   --->   Operation 815 'dmul' 'mul8_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 816 [1/5] (7.14ns)   --->   "%mul8_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29_read" [backprop.c:55]   --->   Operation 816 'dmul' 'mul8_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 817 [2/5] (7.14ns)   --->   "%mul8_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30_read" [backprop.c:55]   --->   Operation 817 'dmul' 'mul8_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 818 [2/5] (7.14ns)   --->   "%mul8_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31_read" [backprop.c:55]   --->   Operation 818 'dmul' 'mul8_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [3/5] (7.14ns)   --->   "%mul8_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32_read" [backprop.c:55]   --->   Operation 819 'dmul' 'mul8_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [3/5] (7.14ns)   --->   "%mul8_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33_read" [backprop.c:55]   --->   Operation 820 'dmul' 'mul8_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 821 [4/5] (7.14ns)   --->   "%mul8_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34_read" [backprop.c:55]   --->   Operation 821 'dmul' 'mul8_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 822 [4/5] (7.14ns)   --->   "%mul8_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35_read" [backprop.c:55]   --->   Operation 822 'dmul' 'mul8_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [1/1] (0.00ns)   --->   "%bitcast_ln55_36 = bitcast i64 %weights2_load_36" [backprop.c:55]   --->   Operation 823 'bitcast' 'bitcast_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 824 [5/5] (7.14ns)   --->   "%mul8_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36_read" [backprop.c:55]   --->   Operation 824 'dmul' 'mul8_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln55_37 = bitcast i64 %weights2_load_37" [backprop.c:55]   --->   Operation 825 'bitcast' 'bitcast_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 826 [5/5] (7.14ns)   --->   "%mul8_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37_read" [backprop.c:55]   --->   Operation 826 'dmul' 'mul8_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 827 [1/2] (2.26ns)   --->   "%weights2_load_38 = load i12 %weights2_addr_38" [backprop.c:55]   --->   Operation 827 'load' 'weights2_load_38' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 828 [1/2] (2.26ns)   --->   "%weights2_load_39 = load i12 %weights2_addr_39" [backprop.c:55]   --->   Operation 828 'load' 'weights2_load_39' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 829 [1/1] (0.00ns)   --->   "%or_ln55_39 = or i12 %shl_ln, i12 40" [backprop.c:55]   --->   Operation 829 'or' 'or_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln55_40 = zext i12 %or_ln55_39" [backprop.c:55]   --->   Operation 830 'zext' 'zext_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 831 [1/1] (0.00ns)   --->   "%weights2_addr_40 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_40" [backprop.c:55]   --->   Operation 831 'getelementptr' 'weights2_addr_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 832 [2/2] (2.26ns)   --->   "%weights2_load_40 = load i12 %weights2_addr_40" [backprop.c:55]   --->   Operation 832 'load' 'weights2_load_40' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln55_40 = or i12 %shl_ln, i12 41" [backprop.c:55]   --->   Operation 833 'or' 'or_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln55_41 = zext i12 %or_ln55_40" [backprop.c:55]   --->   Operation 834 'zext' 'zext_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 835 [1/1] (0.00ns)   --->   "%weights2_addr_41 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_41" [backprop.c:55]   --->   Operation 835 'getelementptr' 'weights2_addr_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 836 [2/2] (2.26ns)   --->   "%weights2_load_41 = load i12 %weights2_addr_41" [backprop.c:55]   --->   Operation 836 'load' 'weights2_load_41' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 837 [1/5] (5.86ns)   --->   "%add11_i1_2 = dadd i64 %add11_i1_1, i64 %mul8_i1_2" [backprop.c:55]   --->   Operation 837 'dadd' 'add11_i1_2' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 838 [1/5] (7.14ns)   --->   "%mul8_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30_read" [backprop.c:55]   --->   Operation 838 'dmul' 'mul8_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 839 [1/5] (7.14ns)   --->   "%mul8_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31_read" [backprop.c:55]   --->   Operation 839 'dmul' 'mul8_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 840 [2/5] (7.14ns)   --->   "%mul8_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32_read" [backprop.c:55]   --->   Operation 840 'dmul' 'mul8_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 841 [2/5] (7.14ns)   --->   "%mul8_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33_read" [backprop.c:55]   --->   Operation 841 'dmul' 'mul8_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 842 [3/5] (7.14ns)   --->   "%mul8_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34_read" [backprop.c:55]   --->   Operation 842 'dmul' 'mul8_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 843 [3/5] (7.14ns)   --->   "%mul8_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35_read" [backprop.c:55]   --->   Operation 843 'dmul' 'mul8_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 844 [4/5] (7.14ns)   --->   "%mul8_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36_read" [backprop.c:55]   --->   Operation 844 'dmul' 'mul8_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 845 [4/5] (7.14ns)   --->   "%mul8_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37_read" [backprop.c:55]   --->   Operation 845 'dmul' 'mul8_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln55_38 = bitcast i64 %weights2_load_38" [backprop.c:55]   --->   Operation 846 'bitcast' 'bitcast_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 847 [5/5] (7.14ns)   --->   "%mul8_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38_read" [backprop.c:55]   --->   Operation 847 'dmul' 'mul8_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln55_39 = bitcast i64 %weights2_load_39" [backprop.c:55]   --->   Operation 848 'bitcast' 'bitcast_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 849 [5/5] (7.14ns)   --->   "%mul8_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39_read" [backprop.c:55]   --->   Operation 849 'dmul' 'mul8_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 850 [1/2] (2.26ns)   --->   "%weights2_load_40 = load i12 %weights2_addr_40" [backprop.c:55]   --->   Operation 850 'load' 'weights2_load_40' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 851 [1/2] (2.26ns)   --->   "%weights2_load_41 = load i12 %weights2_addr_41" [backprop.c:55]   --->   Operation 851 'load' 'weights2_load_41' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 852 [1/1] (0.00ns)   --->   "%or_ln55_41 = or i12 %shl_ln, i12 42" [backprop.c:55]   --->   Operation 852 'or' 'or_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln55_42 = zext i12 %or_ln55_41" [backprop.c:55]   --->   Operation 853 'zext' 'zext_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 854 [1/1] (0.00ns)   --->   "%weights2_addr_42 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_42" [backprop.c:55]   --->   Operation 854 'getelementptr' 'weights2_addr_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 855 [2/2] (2.26ns)   --->   "%weights2_load_42 = load i12 %weights2_addr_42" [backprop.c:55]   --->   Operation 855 'load' 'weights2_load_42' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 856 [1/1] (0.00ns)   --->   "%or_ln55_42 = or i12 %shl_ln, i12 43" [backprop.c:55]   --->   Operation 856 'or' 'or_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln55_43 = zext i12 %or_ln55_42" [backprop.c:55]   --->   Operation 857 'zext' 'zext_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 858 [1/1] (0.00ns)   --->   "%weights2_addr_43 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_43" [backprop.c:55]   --->   Operation 858 'getelementptr' 'weights2_addr_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_22 : Operation 859 [2/2] (2.26ns)   --->   "%weights2_load_43 = load i12 %weights2_addr_43" [backprop.c:55]   --->   Operation 859 'load' 'weights2_load_43' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 860 [5/5] (5.86ns)   --->   "%add11_i1_3 = dadd i64 %add11_i1_2, i64 %mul8_i1_3" [backprop.c:55]   --->   Operation 860 'dadd' 'add11_i1_3' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 861 [1/5] (7.14ns)   --->   "%mul8_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32_read" [backprop.c:55]   --->   Operation 861 'dmul' 'mul8_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 862 [1/5] (7.14ns)   --->   "%mul8_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33_read" [backprop.c:55]   --->   Operation 862 'dmul' 'mul8_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 863 [2/5] (7.14ns)   --->   "%mul8_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34_read" [backprop.c:55]   --->   Operation 863 'dmul' 'mul8_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 864 [2/5] (7.14ns)   --->   "%mul8_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35_read" [backprop.c:55]   --->   Operation 864 'dmul' 'mul8_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 865 [3/5] (7.14ns)   --->   "%mul8_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36_read" [backprop.c:55]   --->   Operation 865 'dmul' 'mul8_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 866 [3/5] (7.14ns)   --->   "%mul8_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37_read" [backprop.c:55]   --->   Operation 866 'dmul' 'mul8_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 867 [4/5] (7.14ns)   --->   "%mul8_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38_read" [backprop.c:55]   --->   Operation 867 'dmul' 'mul8_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 868 [4/5] (7.14ns)   --->   "%mul8_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39_read" [backprop.c:55]   --->   Operation 868 'dmul' 'mul8_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln55_40 = bitcast i64 %weights2_load_40" [backprop.c:55]   --->   Operation 869 'bitcast' 'bitcast_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 870 [5/5] (7.14ns)   --->   "%mul8_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40_read" [backprop.c:55]   --->   Operation 870 'dmul' 'mul8_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln55_41 = bitcast i64 %weights2_load_41" [backprop.c:55]   --->   Operation 871 'bitcast' 'bitcast_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 872 [5/5] (7.14ns)   --->   "%mul8_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41_read" [backprop.c:55]   --->   Operation 872 'dmul' 'mul8_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 873 [1/2] (2.26ns)   --->   "%weights2_load_42 = load i12 %weights2_addr_42" [backprop.c:55]   --->   Operation 873 'load' 'weights2_load_42' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 874 [1/2] (2.26ns)   --->   "%weights2_load_43 = load i12 %weights2_addr_43" [backprop.c:55]   --->   Operation 874 'load' 'weights2_load_43' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln55_43 = or i12 %shl_ln, i12 44" [backprop.c:55]   --->   Operation 875 'or' 'or_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln55_44 = zext i12 %or_ln55_43" [backprop.c:55]   --->   Operation 876 'zext' 'zext_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 877 [1/1] (0.00ns)   --->   "%weights2_addr_44 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_44" [backprop.c:55]   --->   Operation 877 'getelementptr' 'weights2_addr_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 878 [2/2] (2.26ns)   --->   "%weights2_load_44 = load i12 %weights2_addr_44" [backprop.c:55]   --->   Operation 878 'load' 'weights2_load_44' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln55_44 = or i12 %shl_ln, i12 45" [backprop.c:55]   --->   Operation 879 'or' 'or_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln55_45 = zext i12 %or_ln55_44" [backprop.c:55]   --->   Operation 880 'zext' 'zext_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "%weights2_addr_45 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_45" [backprop.c:55]   --->   Operation 881 'getelementptr' 'weights2_addr_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_23 : Operation 882 [2/2] (2.26ns)   --->   "%weights2_load_45 = load i12 %weights2_addr_45" [backprop.c:55]   --->   Operation 882 'load' 'weights2_load_45' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 883 [4/5] (5.86ns)   --->   "%add11_i1_3 = dadd i64 %add11_i1_2, i64 %mul8_i1_3" [backprop.c:55]   --->   Operation 883 'dadd' 'add11_i1_3' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 884 [1/5] (7.14ns)   --->   "%mul8_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34_read" [backprop.c:55]   --->   Operation 884 'dmul' 'mul8_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 885 [1/5] (7.14ns)   --->   "%mul8_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35_read" [backprop.c:55]   --->   Operation 885 'dmul' 'mul8_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 886 [2/5] (7.14ns)   --->   "%mul8_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36_read" [backprop.c:55]   --->   Operation 886 'dmul' 'mul8_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 887 [2/5] (7.14ns)   --->   "%mul8_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37_read" [backprop.c:55]   --->   Operation 887 'dmul' 'mul8_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 888 [3/5] (7.14ns)   --->   "%mul8_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38_read" [backprop.c:55]   --->   Operation 888 'dmul' 'mul8_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 889 [3/5] (7.14ns)   --->   "%mul8_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39_read" [backprop.c:55]   --->   Operation 889 'dmul' 'mul8_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 890 [4/5] (7.14ns)   --->   "%mul8_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40_read" [backprop.c:55]   --->   Operation 890 'dmul' 'mul8_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 891 [4/5] (7.14ns)   --->   "%mul8_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41_read" [backprop.c:55]   --->   Operation 891 'dmul' 'mul8_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 892 [1/1] (0.00ns)   --->   "%bitcast_ln55_42 = bitcast i64 %weights2_load_42" [backprop.c:55]   --->   Operation 892 'bitcast' 'bitcast_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 893 [5/5] (7.14ns)   --->   "%mul8_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42_read" [backprop.c:55]   --->   Operation 893 'dmul' 'mul8_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 894 [1/1] (0.00ns)   --->   "%bitcast_ln55_43 = bitcast i64 %weights2_load_43" [backprop.c:55]   --->   Operation 894 'bitcast' 'bitcast_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 895 [5/5] (7.14ns)   --->   "%mul8_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43_read" [backprop.c:55]   --->   Operation 895 'dmul' 'mul8_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 896 [1/2] (2.26ns)   --->   "%weights2_load_44 = load i12 %weights2_addr_44" [backprop.c:55]   --->   Operation 896 'load' 'weights2_load_44' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 897 [1/2] (2.26ns)   --->   "%weights2_load_45 = load i12 %weights2_addr_45" [backprop.c:55]   --->   Operation 897 'load' 'weights2_load_45' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 898 [1/1] (0.00ns)   --->   "%or_ln55_45 = or i12 %shl_ln, i12 46" [backprop.c:55]   --->   Operation 898 'or' 'or_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln55_46 = zext i12 %or_ln55_45" [backprop.c:55]   --->   Operation 899 'zext' 'zext_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 900 [1/1] (0.00ns)   --->   "%weights2_addr_46 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_46" [backprop.c:55]   --->   Operation 900 'getelementptr' 'weights2_addr_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 901 [2/2] (2.26ns)   --->   "%weights2_load_46 = load i12 %weights2_addr_46" [backprop.c:55]   --->   Operation 901 'load' 'weights2_load_46' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln55_46 = or i12 %shl_ln, i12 47" [backprop.c:55]   --->   Operation 902 'or' 'or_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln55_47 = zext i12 %or_ln55_46" [backprop.c:55]   --->   Operation 903 'zext' 'zext_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 904 [1/1] (0.00ns)   --->   "%weights2_addr_47 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_47" [backprop.c:55]   --->   Operation 904 'getelementptr' 'weights2_addr_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_24 : Operation 905 [2/2] (2.26ns)   --->   "%weights2_load_47 = load i12 %weights2_addr_47" [backprop.c:55]   --->   Operation 905 'load' 'weights2_load_47' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 906 [3/5] (5.86ns)   --->   "%add11_i1_3 = dadd i64 %add11_i1_2, i64 %mul8_i1_3" [backprop.c:55]   --->   Operation 906 'dadd' 'add11_i1_3' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 907 [1/5] (7.14ns)   --->   "%mul8_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36_read" [backprop.c:55]   --->   Operation 907 'dmul' 'mul8_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 908 [1/5] (7.14ns)   --->   "%mul8_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37_read" [backprop.c:55]   --->   Operation 908 'dmul' 'mul8_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 909 [2/5] (7.14ns)   --->   "%mul8_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38_read" [backprop.c:55]   --->   Operation 909 'dmul' 'mul8_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 910 [2/5] (7.14ns)   --->   "%mul8_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39_read" [backprop.c:55]   --->   Operation 910 'dmul' 'mul8_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 911 [3/5] (7.14ns)   --->   "%mul8_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40_read" [backprop.c:55]   --->   Operation 911 'dmul' 'mul8_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 912 [3/5] (7.14ns)   --->   "%mul8_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41_read" [backprop.c:55]   --->   Operation 912 'dmul' 'mul8_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 913 [4/5] (7.14ns)   --->   "%mul8_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42_read" [backprop.c:55]   --->   Operation 913 'dmul' 'mul8_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 914 [4/5] (7.14ns)   --->   "%mul8_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43_read" [backprop.c:55]   --->   Operation 914 'dmul' 'mul8_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln55_44 = bitcast i64 %weights2_load_44" [backprop.c:55]   --->   Operation 915 'bitcast' 'bitcast_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 916 [5/5] (7.14ns)   --->   "%mul8_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44_read" [backprop.c:55]   --->   Operation 916 'dmul' 'mul8_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln55_45 = bitcast i64 %weights2_load_45" [backprop.c:55]   --->   Operation 917 'bitcast' 'bitcast_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 918 [5/5] (7.14ns)   --->   "%mul8_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45_read" [backprop.c:55]   --->   Operation 918 'dmul' 'mul8_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 919 [1/2] (2.26ns)   --->   "%weights2_load_46 = load i12 %weights2_addr_46" [backprop.c:55]   --->   Operation 919 'load' 'weights2_load_46' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 920 [1/2] (2.26ns)   --->   "%weights2_load_47 = load i12 %weights2_addr_47" [backprop.c:55]   --->   Operation 920 'load' 'weights2_load_47' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 921 [1/1] (0.00ns)   --->   "%or_ln55_47 = or i12 %shl_ln, i12 48" [backprop.c:55]   --->   Operation 921 'or' 'or_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln55_48 = zext i12 %or_ln55_47" [backprop.c:55]   --->   Operation 922 'zext' 'zext_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 923 [1/1] (0.00ns)   --->   "%weights2_addr_48 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_48" [backprop.c:55]   --->   Operation 923 'getelementptr' 'weights2_addr_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 924 [2/2] (2.26ns)   --->   "%weights2_load_48 = load i12 %weights2_addr_48" [backprop.c:55]   --->   Operation 924 'load' 'weights2_load_48' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 925 [1/1] (0.00ns)   --->   "%or_ln55_48 = or i12 %shl_ln, i12 49" [backprop.c:55]   --->   Operation 925 'or' 'or_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln55_49 = zext i12 %or_ln55_48" [backprop.c:55]   --->   Operation 926 'zext' 'zext_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 927 [1/1] (0.00ns)   --->   "%weights2_addr_49 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_49" [backprop.c:55]   --->   Operation 927 'getelementptr' 'weights2_addr_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_25 : Operation 928 [2/2] (2.26ns)   --->   "%weights2_load_49 = load i12 %weights2_addr_49" [backprop.c:55]   --->   Operation 928 'load' 'weights2_load_49' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 929 [2/5] (5.86ns)   --->   "%add11_i1_3 = dadd i64 %add11_i1_2, i64 %mul8_i1_3" [backprop.c:55]   --->   Operation 929 'dadd' 'add11_i1_3' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 930 [1/5] (7.14ns)   --->   "%mul8_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38_read" [backprop.c:55]   --->   Operation 930 'dmul' 'mul8_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 931 [1/5] (7.14ns)   --->   "%mul8_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39_read" [backprop.c:55]   --->   Operation 931 'dmul' 'mul8_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 932 [2/5] (7.14ns)   --->   "%mul8_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40_read" [backprop.c:55]   --->   Operation 932 'dmul' 'mul8_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 933 [2/5] (7.14ns)   --->   "%mul8_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41_read" [backprop.c:55]   --->   Operation 933 'dmul' 'mul8_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 934 [3/5] (7.14ns)   --->   "%mul8_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42_read" [backprop.c:55]   --->   Operation 934 'dmul' 'mul8_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 935 [3/5] (7.14ns)   --->   "%mul8_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43_read" [backprop.c:55]   --->   Operation 935 'dmul' 'mul8_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 936 [4/5] (7.14ns)   --->   "%mul8_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44_read" [backprop.c:55]   --->   Operation 936 'dmul' 'mul8_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 937 [4/5] (7.14ns)   --->   "%mul8_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45_read" [backprop.c:55]   --->   Operation 937 'dmul' 'mul8_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln55_46 = bitcast i64 %weights2_load_46" [backprop.c:55]   --->   Operation 938 'bitcast' 'bitcast_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 939 [5/5] (7.14ns)   --->   "%mul8_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46_read" [backprop.c:55]   --->   Operation 939 'dmul' 'mul8_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 940 [1/1] (0.00ns)   --->   "%bitcast_ln55_47 = bitcast i64 %weights2_load_47" [backprop.c:55]   --->   Operation 940 'bitcast' 'bitcast_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 941 [5/5] (7.14ns)   --->   "%mul8_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47_read" [backprop.c:55]   --->   Operation 941 'dmul' 'mul8_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 942 [1/2] (2.26ns)   --->   "%weights2_load_48 = load i12 %weights2_addr_48" [backprop.c:55]   --->   Operation 942 'load' 'weights2_load_48' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 943 [1/2] (2.26ns)   --->   "%weights2_load_49 = load i12 %weights2_addr_49" [backprop.c:55]   --->   Operation 943 'load' 'weights2_load_49' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 944 [1/1] (0.00ns)   --->   "%or_ln55_49 = or i12 %shl_ln, i12 50" [backprop.c:55]   --->   Operation 944 'or' 'or_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln55_50 = zext i12 %or_ln55_49" [backprop.c:55]   --->   Operation 945 'zext' 'zext_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 946 [1/1] (0.00ns)   --->   "%weights2_addr_50 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_50" [backprop.c:55]   --->   Operation 946 'getelementptr' 'weights2_addr_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 947 [2/2] (2.26ns)   --->   "%weights2_load_50 = load i12 %weights2_addr_50" [backprop.c:55]   --->   Operation 947 'load' 'weights2_load_50' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 948 [1/1] (0.00ns)   --->   "%or_ln55_50 = or i12 %shl_ln, i12 51" [backprop.c:55]   --->   Operation 948 'or' 'or_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln55_51 = zext i12 %or_ln55_50" [backprop.c:55]   --->   Operation 949 'zext' 'zext_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 950 [1/1] (0.00ns)   --->   "%weights2_addr_51 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_51" [backprop.c:55]   --->   Operation 950 'getelementptr' 'weights2_addr_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_26 : Operation 951 [2/2] (2.26ns)   --->   "%weights2_load_51 = load i12 %weights2_addr_51" [backprop.c:55]   --->   Operation 951 'load' 'weights2_load_51' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 952 [1/5] (5.86ns)   --->   "%add11_i1_3 = dadd i64 %add11_i1_2, i64 %mul8_i1_3" [backprop.c:55]   --->   Operation 952 'dadd' 'add11_i1_3' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 953 [1/5] (7.14ns)   --->   "%mul8_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40_read" [backprop.c:55]   --->   Operation 953 'dmul' 'mul8_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 954 [1/5] (7.14ns)   --->   "%mul8_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41_read" [backprop.c:55]   --->   Operation 954 'dmul' 'mul8_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 955 [2/5] (7.14ns)   --->   "%mul8_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42_read" [backprop.c:55]   --->   Operation 955 'dmul' 'mul8_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 956 [2/5] (7.14ns)   --->   "%mul8_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43_read" [backprop.c:55]   --->   Operation 956 'dmul' 'mul8_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 957 [3/5] (7.14ns)   --->   "%mul8_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44_read" [backprop.c:55]   --->   Operation 957 'dmul' 'mul8_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 958 [3/5] (7.14ns)   --->   "%mul8_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45_read" [backprop.c:55]   --->   Operation 958 'dmul' 'mul8_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 959 [4/5] (7.14ns)   --->   "%mul8_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46_read" [backprop.c:55]   --->   Operation 959 'dmul' 'mul8_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 960 [4/5] (7.14ns)   --->   "%mul8_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47_read" [backprop.c:55]   --->   Operation 960 'dmul' 'mul8_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 961 [1/1] (0.00ns)   --->   "%bitcast_ln55_48 = bitcast i64 %weights2_load_48" [backprop.c:55]   --->   Operation 961 'bitcast' 'bitcast_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 962 [5/5] (7.14ns)   --->   "%mul8_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48_read" [backprop.c:55]   --->   Operation 962 'dmul' 'mul8_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln55_49 = bitcast i64 %weights2_load_49" [backprop.c:55]   --->   Operation 963 'bitcast' 'bitcast_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 964 [5/5] (7.14ns)   --->   "%mul8_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49_read" [backprop.c:55]   --->   Operation 964 'dmul' 'mul8_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 965 [1/2] (2.26ns)   --->   "%weights2_load_50 = load i12 %weights2_addr_50" [backprop.c:55]   --->   Operation 965 'load' 'weights2_load_50' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 966 [1/2] (2.26ns)   --->   "%weights2_load_51 = load i12 %weights2_addr_51" [backprop.c:55]   --->   Operation 966 'load' 'weights2_load_51' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 967 [1/1] (0.00ns)   --->   "%or_ln55_51 = or i12 %shl_ln, i12 52" [backprop.c:55]   --->   Operation 967 'or' 'or_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln55_52 = zext i12 %or_ln55_51" [backprop.c:55]   --->   Operation 968 'zext' 'zext_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 969 [1/1] (0.00ns)   --->   "%weights2_addr_52 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_52" [backprop.c:55]   --->   Operation 969 'getelementptr' 'weights2_addr_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 970 [2/2] (2.26ns)   --->   "%weights2_load_52 = load i12 %weights2_addr_52" [backprop.c:55]   --->   Operation 970 'load' 'weights2_load_52' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 971 [1/1] (0.00ns)   --->   "%or_ln55_52 = or i12 %shl_ln, i12 53" [backprop.c:55]   --->   Operation 971 'or' 'or_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln55_53 = zext i12 %or_ln55_52" [backprop.c:55]   --->   Operation 972 'zext' 'zext_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 973 [1/1] (0.00ns)   --->   "%weights2_addr_53 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_53" [backprop.c:55]   --->   Operation 973 'getelementptr' 'weights2_addr_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_27 : Operation 974 [2/2] (2.26ns)   --->   "%weights2_load_53 = load i12 %weights2_addr_53" [backprop.c:55]   --->   Operation 974 'load' 'weights2_load_53' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 975 [5/5] (5.86ns)   --->   "%add11_i1_4 = dadd i64 %add11_i1_3, i64 %mul8_i1_4" [backprop.c:55]   --->   Operation 975 'dadd' 'add11_i1_4' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 976 [1/5] (7.14ns)   --->   "%mul8_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42_read" [backprop.c:55]   --->   Operation 976 'dmul' 'mul8_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 977 [1/5] (7.14ns)   --->   "%mul8_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43_read" [backprop.c:55]   --->   Operation 977 'dmul' 'mul8_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 978 [2/5] (7.14ns)   --->   "%mul8_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44_read" [backprop.c:55]   --->   Operation 978 'dmul' 'mul8_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 979 [2/5] (7.14ns)   --->   "%mul8_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45_read" [backprop.c:55]   --->   Operation 979 'dmul' 'mul8_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 980 [3/5] (7.14ns)   --->   "%mul8_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46_read" [backprop.c:55]   --->   Operation 980 'dmul' 'mul8_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 981 [3/5] (7.14ns)   --->   "%mul8_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47_read" [backprop.c:55]   --->   Operation 981 'dmul' 'mul8_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 982 [4/5] (7.14ns)   --->   "%mul8_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48_read" [backprop.c:55]   --->   Operation 982 'dmul' 'mul8_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 983 [4/5] (7.14ns)   --->   "%mul8_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49_read" [backprop.c:55]   --->   Operation 983 'dmul' 'mul8_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln55_50 = bitcast i64 %weights2_load_50" [backprop.c:55]   --->   Operation 984 'bitcast' 'bitcast_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 985 [5/5] (7.14ns)   --->   "%mul8_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50_read" [backprop.c:55]   --->   Operation 985 'dmul' 'mul8_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln55_51 = bitcast i64 %weights2_load_51" [backprop.c:55]   --->   Operation 986 'bitcast' 'bitcast_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 987 [5/5] (7.14ns)   --->   "%mul8_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51_read" [backprop.c:55]   --->   Operation 987 'dmul' 'mul8_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 988 [1/2] (2.26ns)   --->   "%weights2_load_52 = load i12 %weights2_addr_52" [backprop.c:55]   --->   Operation 988 'load' 'weights2_load_52' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 989 [1/2] (2.26ns)   --->   "%weights2_load_53 = load i12 %weights2_addr_53" [backprop.c:55]   --->   Operation 989 'load' 'weights2_load_53' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 990 [1/1] (0.00ns)   --->   "%or_ln55_53 = or i12 %shl_ln, i12 54" [backprop.c:55]   --->   Operation 990 'or' 'or_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln55_54 = zext i12 %or_ln55_53" [backprop.c:55]   --->   Operation 991 'zext' 'zext_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 992 [1/1] (0.00ns)   --->   "%weights2_addr_54 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_54" [backprop.c:55]   --->   Operation 992 'getelementptr' 'weights2_addr_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 993 [2/2] (2.26ns)   --->   "%weights2_load_54 = load i12 %weights2_addr_54" [backprop.c:55]   --->   Operation 993 'load' 'weights2_load_54' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 994 [1/1] (0.00ns)   --->   "%or_ln55_54 = or i12 %shl_ln, i12 55" [backprop.c:55]   --->   Operation 994 'or' 'or_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln55_55 = zext i12 %or_ln55_54" [backprop.c:55]   --->   Operation 995 'zext' 'zext_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 996 [1/1] (0.00ns)   --->   "%weights2_addr_55 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_55" [backprop.c:55]   --->   Operation 996 'getelementptr' 'weights2_addr_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 997 [2/2] (2.26ns)   --->   "%weights2_load_55 = load i12 %weights2_addr_55" [backprop.c:55]   --->   Operation 997 'load' 'weights2_load_55' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 998 [4/5] (5.86ns)   --->   "%add11_i1_4 = dadd i64 %add11_i1_3, i64 %mul8_i1_4" [backprop.c:55]   --->   Operation 998 'dadd' 'add11_i1_4' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 999 [1/5] (7.14ns)   --->   "%mul8_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44_read" [backprop.c:55]   --->   Operation 999 'dmul' 'mul8_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1000 [1/5] (7.14ns)   --->   "%mul8_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45_read" [backprop.c:55]   --->   Operation 1000 'dmul' 'mul8_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1001 [2/5] (7.14ns)   --->   "%mul8_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46_read" [backprop.c:55]   --->   Operation 1001 'dmul' 'mul8_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1002 [2/5] (7.14ns)   --->   "%mul8_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47_read" [backprop.c:55]   --->   Operation 1002 'dmul' 'mul8_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1003 [3/5] (7.14ns)   --->   "%mul8_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48_read" [backprop.c:55]   --->   Operation 1003 'dmul' 'mul8_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1004 [3/5] (7.14ns)   --->   "%mul8_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49_read" [backprop.c:55]   --->   Operation 1004 'dmul' 'mul8_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1005 [4/5] (7.14ns)   --->   "%mul8_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50_read" [backprop.c:55]   --->   Operation 1005 'dmul' 'mul8_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1006 [4/5] (7.14ns)   --->   "%mul8_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51_read" [backprop.c:55]   --->   Operation 1006 'dmul' 'mul8_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1007 [1/1] (0.00ns)   --->   "%bitcast_ln55_52 = bitcast i64 %weights2_load_52" [backprop.c:55]   --->   Operation 1007 'bitcast' 'bitcast_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1008 [5/5] (7.14ns)   --->   "%mul8_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52_read" [backprop.c:55]   --->   Operation 1008 'dmul' 'mul8_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1009 [1/1] (0.00ns)   --->   "%bitcast_ln55_53 = bitcast i64 %weights2_load_53" [backprop.c:55]   --->   Operation 1009 'bitcast' 'bitcast_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1010 [5/5] (7.14ns)   --->   "%mul8_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53_read" [backprop.c:55]   --->   Operation 1010 'dmul' 'mul8_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1011 [1/2] (2.26ns)   --->   "%weights2_load_54 = load i12 %weights2_addr_54" [backprop.c:55]   --->   Operation 1011 'load' 'weights2_load_54' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1012 [1/2] (2.26ns)   --->   "%weights2_load_55 = load i12 %weights2_addr_55" [backprop.c:55]   --->   Operation 1012 'load' 'weights2_load_55' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1013 [1/1] (0.00ns)   --->   "%or_ln55_55 = or i12 %shl_ln, i12 56" [backprop.c:55]   --->   Operation 1013 'or' 'or_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln55_56 = zext i12 %or_ln55_55" [backprop.c:55]   --->   Operation 1014 'zext' 'zext_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1015 [1/1] (0.00ns)   --->   "%weights2_addr_56 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_56" [backprop.c:55]   --->   Operation 1015 'getelementptr' 'weights2_addr_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1016 [2/2] (2.26ns)   --->   "%weights2_load_56 = load i12 %weights2_addr_56" [backprop.c:55]   --->   Operation 1016 'load' 'weights2_load_56' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1017 [1/1] (0.00ns)   --->   "%or_ln55_56 = or i12 %shl_ln, i12 57" [backprop.c:55]   --->   Operation 1017 'or' 'or_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln55_57 = zext i12 %or_ln55_56" [backprop.c:55]   --->   Operation 1018 'zext' 'zext_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1019 [1/1] (0.00ns)   --->   "%weights2_addr_57 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_57" [backprop.c:55]   --->   Operation 1019 'getelementptr' 'weights2_addr_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_29 : Operation 1020 [2/2] (2.26ns)   --->   "%weights2_load_57 = load i12 %weights2_addr_57" [backprop.c:55]   --->   Operation 1020 'load' 'weights2_load_57' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 1021 [3/5] (5.86ns)   --->   "%add11_i1_4 = dadd i64 %add11_i1_3, i64 %mul8_i1_4" [backprop.c:55]   --->   Operation 1021 'dadd' 'add11_i1_4' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1022 [1/5] (7.14ns)   --->   "%mul8_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46_read" [backprop.c:55]   --->   Operation 1022 'dmul' 'mul8_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1023 [1/5] (7.14ns)   --->   "%mul8_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47_read" [backprop.c:55]   --->   Operation 1023 'dmul' 'mul8_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1024 [2/5] (7.14ns)   --->   "%mul8_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48_read" [backprop.c:55]   --->   Operation 1024 'dmul' 'mul8_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1025 [2/5] (7.14ns)   --->   "%mul8_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49_read" [backprop.c:55]   --->   Operation 1025 'dmul' 'mul8_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1026 [3/5] (7.14ns)   --->   "%mul8_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50_read" [backprop.c:55]   --->   Operation 1026 'dmul' 'mul8_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1027 [3/5] (7.14ns)   --->   "%mul8_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51_read" [backprop.c:55]   --->   Operation 1027 'dmul' 'mul8_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1028 [4/5] (7.14ns)   --->   "%mul8_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52_read" [backprop.c:55]   --->   Operation 1028 'dmul' 'mul8_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1029 [4/5] (7.14ns)   --->   "%mul8_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53_read" [backprop.c:55]   --->   Operation 1029 'dmul' 'mul8_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1030 [1/1] (0.00ns)   --->   "%bitcast_ln55_54 = bitcast i64 %weights2_load_54" [backprop.c:55]   --->   Operation 1030 'bitcast' 'bitcast_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1031 [5/5] (7.14ns)   --->   "%mul8_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54_read" [backprop.c:55]   --->   Operation 1031 'dmul' 'mul8_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1032 [1/1] (0.00ns)   --->   "%bitcast_ln55_55 = bitcast i64 %weights2_load_55" [backprop.c:55]   --->   Operation 1032 'bitcast' 'bitcast_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1033 [5/5] (7.14ns)   --->   "%mul8_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55_read" [backprop.c:55]   --->   Operation 1033 'dmul' 'mul8_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1034 [1/2] (2.26ns)   --->   "%weights2_load_56 = load i12 %weights2_addr_56" [backprop.c:55]   --->   Operation 1034 'load' 'weights2_load_56' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1035 [1/2] (2.26ns)   --->   "%weights2_load_57 = load i12 %weights2_addr_57" [backprop.c:55]   --->   Operation 1035 'load' 'weights2_load_57' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1036 [1/1] (0.00ns)   --->   "%or_ln55_57 = or i12 %shl_ln, i12 58" [backprop.c:55]   --->   Operation 1036 'or' 'or_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln55_58 = zext i12 %or_ln55_57" [backprop.c:55]   --->   Operation 1037 'zext' 'zext_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1038 [1/1] (0.00ns)   --->   "%weights2_addr_58 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_58" [backprop.c:55]   --->   Operation 1038 'getelementptr' 'weights2_addr_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1039 [2/2] (2.26ns)   --->   "%weights2_load_58 = load i12 %weights2_addr_58" [backprop.c:55]   --->   Operation 1039 'load' 'weights2_load_58' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1040 [1/1] (0.00ns)   --->   "%or_ln55_58 = or i12 %shl_ln, i12 59" [backprop.c:55]   --->   Operation 1040 'or' 'or_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln55_59 = zext i12 %or_ln55_58" [backprop.c:55]   --->   Operation 1041 'zext' 'zext_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1042 [1/1] (0.00ns)   --->   "%weights2_addr_59 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_59" [backprop.c:55]   --->   Operation 1042 'getelementptr' 'weights2_addr_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 1043 [2/2] (2.26ns)   --->   "%weights2_load_59 = load i12 %weights2_addr_59" [backprop.c:55]   --->   Operation 1043 'load' 'weights2_load_59' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 1044 [2/5] (5.86ns)   --->   "%add11_i1_4 = dadd i64 %add11_i1_3, i64 %mul8_i1_4" [backprop.c:55]   --->   Operation 1044 'dadd' 'add11_i1_4' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1045 [1/5] (7.14ns)   --->   "%mul8_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48_read" [backprop.c:55]   --->   Operation 1045 'dmul' 'mul8_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1046 [1/5] (7.14ns)   --->   "%mul8_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49_read" [backprop.c:55]   --->   Operation 1046 'dmul' 'mul8_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1047 [2/5] (7.14ns)   --->   "%mul8_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50_read" [backprop.c:55]   --->   Operation 1047 'dmul' 'mul8_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1048 [2/5] (7.14ns)   --->   "%mul8_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51_read" [backprop.c:55]   --->   Operation 1048 'dmul' 'mul8_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1049 [3/5] (7.14ns)   --->   "%mul8_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52_read" [backprop.c:55]   --->   Operation 1049 'dmul' 'mul8_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1050 [3/5] (7.14ns)   --->   "%mul8_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53_read" [backprop.c:55]   --->   Operation 1050 'dmul' 'mul8_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1051 [4/5] (7.14ns)   --->   "%mul8_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54_read" [backprop.c:55]   --->   Operation 1051 'dmul' 'mul8_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1052 [4/5] (7.14ns)   --->   "%mul8_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55_read" [backprop.c:55]   --->   Operation 1052 'dmul' 'mul8_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln55_56 = bitcast i64 %weights2_load_56" [backprop.c:55]   --->   Operation 1053 'bitcast' 'bitcast_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1054 [5/5] (7.14ns)   --->   "%mul8_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56_read" [backprop.c:55]   --->   Operation 1054 'dmul' 'mul8_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1055 [1/1] (0.00ns)   --->   "%bitcast_ln55_57 = bitcast i64 %weights2_load_57" [backprop.c:55]   --->   Operation 1055 'bitcast' 'bitcast_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1056 [5/5] (7.14ns)   --->   "%mul8_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57_read" [backprop.c:55]   --->   Operation 1056 'dmul' 'mul8_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1057 [1/2] (2.26ns)   --->   "%weights2_load_58 = load i12 %weights2_addr_58" [backprop.c:55]   --->   Operation 1057 'load' 'weights2_load_58' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1058 [1/2] (2.26ns)   --->   "%weights2_load_59 = load i12 %weights2_addr_59" [backprop.c:55]   --->   Operation 1058 'load' 'weights2_load_59' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1059 [1/1] (0.00ns)   --->   "%or_ln55_59 = or i12 %shl_ln, i12 60" [backprop.c:55]   --->   Operation 1059 'or' 'or_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln55_60 = zext i12 %or_ln55_59" [backprop.c:55]   --->   Operation 1060 'zext' 'zext_ln55_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1061 [1/1] (0.00ns)   --->   "%weights2_addr_60 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_60" [backprop.c:55]   --->   Operation 1061 'getelementptr' 'weights2_addr_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1062 [2/2] (2.26ns)   --->   "%weights2_load_60 = load i12 %weights2_addr_60" [backprop.c:55]   --->   Operation 1062 'load' 'weights2_load_60' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1063 [1/1] (0.00ns)   --->   "%or_ln55_60 = or i12 %shl_ln, i12 61" [backprop.c:55]   --->   Operation 1063 'or' 'or_ln55_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln55_61 = zext i12 %or_ln55_60" [backprop.c:55]   --->   Operation 1064 'zext' 'zext_ln55_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1065 [1/1] (0.00ns)   --->   "%weights2_addr_61 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_61" [backprop.c:55]   --->   Operation 1065 'getelementptr' 'weights2_addr_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_31 : Operation 1066 [2/2] (2.26ns)   --->   "%weights2_load_61 = load i12 %weights2_addr_61" [backprop.c:55]   --->   Operation 1066 'load' 'weights2_load_61' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 1067 [1/5] (5.86ns)   --->   "%add11_i1_4 = dadd i64 %add11_i1_3, i64 %mul8_i1_4" [backprop.c:55]   --->   Operation 1067 'dadd' 'add11_i1_4' <Predicate = (!icmp_ln52)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1068 [1/5] (7.14ns)   --->   "%mul8_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50_read" [backprop.c:55]   --->   Operation 1068 'dmul' 'mul8_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1069 [1/5] (7.14ns)   --->   "%mul8_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51_read" [backprop.c:55]   --->   Operation 1069 'dmul' 'mul8_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1070 [2/5] (7.14ns)   --->   "%mul8_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52_read" [backprop.c:55]   --->   Operation 1070 'dmul' 'mul8_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1071 [2/5] (7.14ns)   --->   "%mul8_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53_read" [backprop.c:55]   --->   Operation 1071 'dmul' 'mul8_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1072 [3/5] (7.14ns)   --->   "%mul8_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54_read" [backprop.c:55]   --->   Operation 1072 'dmul' 'mul8_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1073 [3/5] (7.14ns)   --->   "%mul8_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55_read" [backprop.c:55]   --->   Operation 1073 'dmul' 'mul8_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1074 [4/5] (7.14ns)   --->   "%mul8_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56_read" [backprop.c:55]   --->   Operation 1074 'dmul' 'mul8_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1075 [4/5] (7.14ns)   --->   "%mul8_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57_read" [backprop.c:55]   --->   Operation 1075 'dmul' 'mul8_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln55_58 = bitcast i64 %weights2_load_58" [backprop.c:55]   --->   Operation 1076 'bitcast' 'bitcast_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1077 [5/5] (7.14ns)   --->   "%mul8_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58_read" [backprop.c:55]   --->   Operation 1077 'dmul' 'mul8_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln55_59 = bitcast i64 %weights2_load_59" [backprop.c:55]   --->   Operation 1078 'bitcast' 'bitcast_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1079 [5/5] (7.14ns)   --->   "%mul8_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59_read" [backprop.c:55]   --->   Operation 1079 'dmul' 'mul8_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1080 [1/2] (2.26ns)   --->   "%weights2_load_60 = load i12 %weights2_addr_60" [backprop.c:55]   --->   Operation 1080 'load' 'weights2_load_60' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1081 [1/2] (2.26ns)   --->   "%weights2_load_61 = load i12 %weights2_addr_61" [backprop.c:55]   --->   Operation 1081 'load' 'weights2_load_61' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1082 [1/1] (0.00ns)   --->   "%or_ln55_61 = or i12 %shl_ln, i12 62" [backprop.c:55]   --->   Operation 1082 'or' 'or_ln55_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln55_62 = zext i12 %or_ln55_61" [backprop.c:55]   --->   Operation 1083 'zext' 'zext_ln55_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1084 [1/1] (0.00ns)   --->   "%weights2_addr_62 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_62" [backprop.c:55]   --->   Operation 1084 'getelementptr' 'weights2_addr_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1085 [2/2] (2.26ns)   --->   "%weights2_load_62 = load i12 %weights2_addr_62" [backprop.c:55]   --->   Operation 1085 'load' 'weights2_load_62' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1086 [1/1] (0.00ns)   --->   "%or_ln55_62 = or i12 %shl_ln, i12 63" [backprop.c:55]   --->   Operation 1086 'or' 'or_ln55_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln55_63 = zext i12 %or_ln55_62" [backprop.c:55]   --->   Operation 1087 'zext' 'zext_ln55_63' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1088 [1/1] (0.00ns)   --->   "%weights2_addr_63 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_63" [backprop.c:55]   --->   Operation 1088 'getelementptr' 'weights2_addr_63' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 1089 [2/2] (2.26ns)   --->   "%weights2_load_63 = load i12 %weights2_addr_63" [backprop.c:55]   --->   Operation 1089 'load' 'weights2_load_63' <Predicate = (!icmp_ln52)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 1090 [5/5] (5.86ns)   --->   "%add11_i1_5 = dadd i64 %add11_i1_4, i64 %mul8_i1_5" [backprop.c:55]   --->   Operation 1090 'dadd' 'add11_i1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1091 [1/5] (7.14ns)   --->   "%mul8_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52_read" [backprop.c:55]   --->   Operation 1091 'dmul' 'mul8_i1_51' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1092 [1/5] (7.14ns)   --->   "%mul8_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53_read" [backprop.c:55]   --->   Operation 1092 'dmul' 'mul8_i1_52' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1093 [2/5] (7.14ns)   --->   "%mul8_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54_read" [backprop.c:55]   --->   Operation 1093 'dmul' 'mul8_i1_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1094 [2/5] (7.14ns)   --->   "%mul8_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55_read" [backprop.c:55]   --->   Operation 1094 'dmul' 'mul8_i1_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1095 [3/5] (7.14ns)   --->   "%mul8_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56_read" [backprop.c:55]   --->   Operation 1095 'dmul' 'mul8_i1_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1096 [3/5] (7.14ns)   --->   "%mul8_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57_read" [backprop.c:55]   --->   Operation 1096 'dmul' 'mul8_i1_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1097 [4/5] (7.14ns)   --->   "%mul8_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58_read" [backprop.c:55]   --->   Operation 1097 'dmul' 'mul8_i1_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1098 [4/5] (7.14ns)   --->   "%mul8_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59_read" [backprop.c:55]   --->   Operation 1098 'dmul' 'mul8_i1_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1099 [1/1] (0.00ns)   --->   "%bitcast_ln55_60 = bitcast i64 %weights2_load_60" [backprop.c:55]   --->   Operation 1099 'bitcast' 'bitcast_ln55_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1100 [5/5] (7.14ns)   --->   "%mul8_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60_read" [backprop.c:55]   --->   Operation 1100 'dmul' 'mul8_i1_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1101 [1/1] (0.00ns)   --->   "%bitcast_ln55_61 = bitcast i64 %weights2_load_61" [backprop.c:55]   --->   Operation 1101 'bitcast' 'bitcast_ln55_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1102 [5/5] (7.14ns)   --->   "%mul8_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61_read" [backprop.c:55]   --->   Operation 1102 'dmul' 'mul8_i1_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [1/2] (2.26ns)   --->   "%weights2_load_62 = load i12 %weights2_addr_62" [backprop.c:55]   --->   Operation 1103 'load' 'weights2_load_62' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1104 [1/2] (2.26ns)   --->   "%weights2_load_63 = load i12 %weights2_addr_63" [backprop.c:55]   --->   Operation 1104 'load' 'weights2_load_63' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 1105 [4/5] (5.86ns)   --->   "%add11_i1_5 = dadd i64 %add11_i1_4, i64 %mul8_i1_5" [backprop.c:55]   --->   Operation 1105 'dadd' 'add11_i1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1106 [1/5] (7.14ns)   --->   "%mul8_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54_read" [backprop.c:55]   --->   Operation 1106 'dmul' 'mul8_i1_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1107 [1/5] (7.14ns)   --->   "%mul8_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55_read" [backprop.c:55]   --->   Operation 1107 'dmul' 'mul8_i1_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1108 [2/5] (7.14ns)   --->   "%mul8_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56_read" [backprop.c:55]   --->   Operation 1108 'dmul' 'mul8_i1_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1109 [2/5] (7.14ns)   --->   "%mul8_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57_read" [backprop.c:55]   --->   Operation 1109 'dmul' 'mul8_i1_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1110 [3/5] (7.14ns)   --->   "%mul8_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58_read" [backprop.c:55]   --->   Operation 1110 'dmul' 'mul8_i1_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1111 [3/5] (7.14ns)   --->   "%mul8_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59_read" [backprop.c:55]   --->   Operation 1111 'dmul' 'mul8_i1_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1112 [4/5] (7.14ns)   --->   "%mul8_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60_read" [backprop.c:55]   --->   Operation 1112 'dmul' 'mul8_i1_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1113 [4/5] (7.14ns)   --->   "%mul8_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61_read" [backprop.c:55]   --->   Operation 1113 'dmul' 'mul8_i1_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1114 [1/1] (0.00ns)   --->   "%bitcast_ln55_62 = bitcast i64 %weights2_load_62" [backprop.c:55]   --->   Operation 1114 'bitcast' 'bitcast_ln55_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1115 [5/5] (7.14ns)   --->   "%mul8_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62_read" [backprop.c:55]   --->   Operation 1115 'dmul' 'mul8_i1_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln55_63 = bitcast i64 %weights2_load_63" [backprop.c:55]   --->   Operation 1116 'bitcast' 'bitcast_ln55_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1117 [5/5] (7.14ns)   --->   "%mul8_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63_read" [backprop.c:55]   --->   Operation 1117 'dmul' 'mul8_i1_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 1118 [3/5] (5.86ns)   --->   "%add11_i1_5 = dadd i64 %add11_i1_4, i64 %mul8_i1_5" [backprop.c:55]   --->   Operation 1118 'dadd' 'add11_i1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1119 [1/5] (7.14ns)   --->   "%mul8_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56_read" [backprop.c:55]   --->   Operation 1119 'dmul' 'mul8_i1_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1120 [1/5] (7.14ns)   --->   "%mul8_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57_read" [backprop.c:55]   --->   Operation 1120 'dmul' 'mul8_i1_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1121 [2/5] (7.14ns)   --->   "%mul8_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58_read" [backprop.c:55]   --->   Operation 1121 'dmul' 'mul8_i1_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1122 [2/5] (7.14ns)   --->   "%mul8_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59_read" [backprop.c:55]   --->   Operation 1122 'dmul' 'mul8_i1_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1123 [3/5] (7.14ns)   --->   "%mul8_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60_read" [backprop.c:55]   --->   Operation 1123 'dmul' 'mul8_i1_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1124 [3/5] (7.14ns)   --->   "%mul8_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61_read" [backprop.c:55]   --->   Operation 1124 'dmul' 'mul8_i1_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1125 [4/5] (7.14ns)   --->   "%mul8_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62_read" [backprop.c:55]   --->   Operation 1125 'dmul' 'mul8_i1_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1126 [4/5] (7.14ns)   --->   "%mul8_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63_read" [backprop.c:55]   --->   Operation 1126 'dmul' 'mul8_i1_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 1127 [2/5] (5.86ns)   --->   "%add11_i1_5 = dadd i64 %add11_i1_4, i64 %mul8_i1_5" [backprop.c:55]   --->   Operation 1127 'dadd' 'add11_i1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1128 [1/5] (7.14ns)   --->   "%mul8_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58_read" [backprop.c:55]   --->   Operation 1128 'dmul' 'mul8_i1_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1129 [1/5] (7.14ns)   --->   "%mul8_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59_read" [backprop.c:55]   --->   Operation 1129 'dmul' 'mul8_i1_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1130 [2/5] (7.14ns)   --->   "%mul8_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60_read" [backprop.c:55]   --->   Operation 1130 'dmul' 'mul8_i1_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1131 [2/5] (7.14ns)   --->   "%mul8_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61_read" [backprop.c:55]   --->   Operation 1131 'dmul' 'mul8_i1_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1132 [3/5] (7.14ns)   --->   "%mul8_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62_read" [backprop.c:55]   --->   Operation 1132 'dmul' 'mul8_i1_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1133 [3/5] (7.14ns)   --->   "%mul8_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63_read" [backprop.c:55]   --->   Operation 1133 'dmul' 'mul8_i1_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 1134 [1/5] (5.86ns)   --->   "%add11_i1_5 = dadd i64 %add11_i1_4, i64 %mul8_i1_5" [backprop.c:55]   --->   Operation 1134 'dadd' 'add11_i1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1135 [1/5] (7.14ns)   --->   "%mul8_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60_read" [backprop.c:55]   --->   Operation 1135 'dmul' 'mul8_i1_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1136 [1/5] (7.14ns)   --->   "%mul8_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61_read" [backprop.c:55]   --->   Operation 1136 'dmul' 'mul8_i1_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1137 [2/5] (7.14ns)   --->   "%mul8_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62_read" [backprop.c:55]   --->   Operation 1137 'dmul' 'mul8_i1_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1138 [2/5] (7.14ns)   --->   "%mul8_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63_read" [backprop.c:55]   --->   Operation 1138 'dmul' 'mul8_i1_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.14>
ST_38 : Operation 1139 [5/5] (5.86ns)   --->   "%add11_i1_6 = dadd i64 %add11_i1_5, i64 %mul8_i1_6" [backprop.c:55]   --->   Operation 1139 'dadd' 'add11_i1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1140 [1/5] (7.14ns)   --->   "%mul8_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62_read" [backprop.c:55]   --->   Operation 1140 'dmul' 'mul8_i1_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1141 [1/5] (7.14ns)   --->   "%mul8_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63_read" [backprop.c:55]   --->   Operation 1141 'dmul' 'mul8_i1_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.86>
ST_39 : Operation 1142 [4/5] (5.86ns)   --->   "%add11_i1_6 = dadd i64 %add11_i1_5, i64 %mul8_i1_6" [backprop.c:55]   --->   Operation 1142 'dadd' 'add11_i1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.86>
ST_40 : Operation 1143 [3/5] (5.86ns)   --->   "%add11_i1_6 = dadd i64 %add11_i1_5, i64 %mul8_i1_6" [backprop.c:55]   --->   Operation 1143 'dadd' 'add11_i1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.86>
ST_41 : Operation 1144 [2/5] (5.86ns)   --->   "%add11_i1_6 = dadd i64 %add11_i1_5, i64 %mul8_i1_6" [backprop.c:55]   --->   Operation 1144 'dadd' 'add11_i1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.86>
ST_42 : Operation 1145 [1/5] (5.86ns)   --->   "%add11_i1_6 = dadd i64 %add11_i1_5, i64 %mul8_i1_6" [backprop.c:55]   --->   Operation 1145 'dadd' 'add11_i1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.86>
ST_43 : Operation 1146 [5/5] (5.86ns)   --->   "%add11_i1_7 = dadd i64 %add11_i1_6, i64 %mul8_i1_7" [backprop.c:55]   --->   Operation 1146 'dadd' 'add11_i1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.86>
ST_44 : Operation 1147 [4/5] (5.86ns)   --->   "%add11_i1_7 = dadd i64 %add11_i1_6, i64 %mul8_i1_7" [backprop.c:55]   --->   Operation 1147 'dadd' 'add11_i1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.86>
ST_45 : Operation 1148 [3/5] (5.86ns)   --->   "%add11_i1_7 = dadd i64 %add11_i1_6, i64 %mul8_i1_7" [backprop.c:55]   --->   Operation 1148 'dadd' 'add11_i1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.86>
ST_46 : Operation 1149 [2/5] (5.86ns)   --->   "%add11_i1_7 = dadd i64 %add11_i1_6, i64 %mul8_i1_7" [backprop.c:55]   --->   Operation 1149 'dadd' 'add11_i1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.86>
ST_47 : Operation 1150 [1/5] (5.86ns)   --->   "%add11_i1_7 = dadd i64 %add11_i1_6, i64 %mul8_i1_7" [backprop.c:55]   --->   Operation 1150 'dadd' 'add11_i1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.86>
ST_48 : Operation 1151 [5/5] (5.86ns)   --->   "%add11_i1_8 = dadd i64 %add11_i1_7, i64 %mul8_i1_8" [backprop.c:55]   --->   Operation 1151 'dadd' 'add11_i1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.86>
ST_49 : Operation 1152 [4/5] (5.86ns)   --->   "%add11_i1_8 = dadd i64 %add11_i1_7, i64 %mul8_i1_8" [backprop.c:55]   --->   Operation 1152 'dadd' 'add11_i1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.86>
ST_50 : Operation 1153 [3/5] (5.86ns)   --->   "%add11_i1_8 = dadd i64 %add11_i1_7, i64 %mul8_i1_8" [backprop.c:55]   --->   Operation 1153 'dadd' 'add11_i1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.86>
ST_51 : Operation 1154 [2/5] (5.86ns)   --->   "%add11_i1_8 = dadd i64 %add11_i1_7, i64 %mul8_i1_8" [backprop.c:55]   --->   Operation 1154 'dadd' 'add11_i1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.86>
ST_52 : Operation 1155 [1/5] (5.86ns)   --->   "%add11_i1_8 = dadd i64 %add11_i1_7, i64 %mul8_i1_8" [backprop.c:55]   --->   Operation 1155 'dadd' 'add11_i1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.86>
ST_53 : Operation 1156 [5/5] (5.86ns)   --->   "%add11_i1_9 = dadd i64 %add11_i1_8, i64 %mul8_i1_9" [backprop.c:55]   --->   Operation 1156 'dadd' 'add11_i1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.86>
ST_54 : Operation 1157 [4/5] (5.86ns)   --->   "%add11_i1_9 = dadd i64 %add11_i1_8, i64 %mul8_i1_9" [backprop.c:55]   --->   Operation 1157 'dadd' 'add11_i1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.86>
ST_55 : Operation 1158 [3/5] (5.86ns)   --->   "%add11_i1_9 = dadd i64 %add11_i1_8, i64 %mul8_i1_9" [backprop.c:55]   --->   Operation 1158 'dadd' 'add11_i1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.86>
ST_56 : Operation 1159 [2/5] (5.86ns)   --->   "%add11_i1_9 = dadd i64 %add11_i1_8, i64 %mul8_i1_9" [backprop.c:55]   --->   Operation 1159 'dadd' 'add11_i1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.86>
ST_57 : Operation 1160 [1/5] (5.86ns)   --->   "%add11_i1_9 = dadd i64 %add11_i1_8, i64 %mul8_i1_9" [backprop.c:55]   --->   Operation 1160 'dadd' 'add11_i1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.86>
ST_58 : Operation 1161 [5/5] (5.86ns)   --->   "%add11_i1_s = dadd i64 %add11_i1_9, i64 %mul8_i1_s" [backprop.c:55]   --->   Operation 1161 'dadd' 'add11_i1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.86>
ST_59 : Operation 1162 [4/5] (5.86ns)   --->   "%add11_i1_s = dadd i64 %add11_i1_9, i64 %mul8_i1_s" [backprop.c:55]   --->   Operation 1162 'dadd' 'add11_i1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.86>
ST_60 : Operation 1163 [3/5] (5.86ns)   --->   "%add11_i1_s = dadd i64 %add11_i1_9, i64 %mul8_i1_s" [backprop.c:55]   --->   Operation 1163 'dadd' 'add11_i1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.86>
ST_61 : Operation 1164 [2/5] (5.86ns)   --->   "%add11_i1_s = dadd i64 %add11_i1_9, i64 %mul8_i1_s" [backprop.c:55]   --->   Operation 1164 'dadd' 'add11_i1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.86>
ST_62 : Operation 1165 [1/5] (5.86ns)   --->   "%add11_i1_s = dadd i64 %add11_i1_9, i64 %mul8_i1_s" [backprop.c:55]   --->   Operation 1165 'dadd' 'add11_i1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.86>
ST_63 : Operation 1166 [5/5] (5.86ns)   --->   "%add11_i1_10 = dadd i64 %add11_i1_s, i64 %mul8_i1_10" [backprop.c:55]   --->   Operation 1166 'dadd' 'add11_i1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.86>
ST_64 : Operation 1167 [4/5] (5.86ns)   --->   "%add11_i1_10 = dadd i64 %add11_i1_s, i64 %mul8_i1_10" [backprop.c:55]   --->   Operation 1167 'dadd' 'add11_i1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.86>
ST_65 : Operation 1168 [3/5] (5.86ns)   --->   "%add11_i1_10 = dadd i64 %add11_i1_s, i64 %mul8_i1_10" [backprop.c:55]   --->   Operation 1168 'dadd' 'add11_i1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.86>
ST_66 : Operation 1169 [2/5] (5.86ns)   --->   "%add11_i1_10 = dadd i64 %add11_i1_s, i64 %mul8_i1_10" [backprop.c:55]   --->   Operation 1169 'dadd' 'add11_i1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.86>
ST_67 : Operation 1170 [1/5] (5.86ns)   --->   "%add11_i1_10 = dadd i64 %add11_i1_s, i64 %mul8_i1_10" [backprop.c:55]   --->   Operation 1170 'dadd' 'add11_i1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.86>
ST_68 : Operation 1171 [5/5] (5.86ns)   --->   "%add11_i1_11 = dadd i64 %add11_i1_10, i64 %mul8_i1_11" [backprop.c:55]   --->   Operation 1171 'dadd' 'add11_i1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.86>
ST_69 : Operation 1172 [4/5] (5.86ns)   --->   "%add11_i1_11 = dadd i64 %add11_i1_10, i64 %mul8_i1_11" [backprop.c:55]   --->   Operation 1172 'dadd' 'add11_i1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.86>
ST_70 : Operation 1173 [3/5] (5.86ns)   --->   "%add11_i1_11 = dadd i64 %add11_i1_10, i64 %mul8_i1_11" [backprop.c:55]   --->   Operation 1173 'dadd' 'add11_i1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.86>
ST_71 : Operation 1174 [2/5] (5.86ns)   --->   "%add11_i1_11 = dadd i64 %add11_i1_10, i64 %mul8_i1_11" [backprop.c:55]   --->   Operation 1174 'dadd' 'add11_i1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.86>
ST_72 : Operation 1175 [1/5] (5.86ns)   --->   "%add11_i1_11 = dadd i64 %add11_i1_10, i64 %mul8_i1_11" [backprop.c:55]   --->   Operation 1175 'dadd' 'add11_i1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.86>
ST_73 : Operation 1176 [5/5] (5.86ns)   --->   "%add11_i1_12 = dadd i64 %add11_i1_11, i64 %mul8_i1_12" [backprop.c:55]   --->   Operation 1176 'dadd' 'add11_i1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.86>
ST_74 : Operation 1177 [4/5] (5.86ns)   --->   "%add11_i1_12 = dadd i64 %add11_i1_11, i64 %mul8_i1_12" [backprop.c:55]   --->   Operation 1177 'dadd' 'add11_i1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.86>
ST_75 : Operation 1178 [3/5] (5.86ns)   --->   "%add11_i1_12 = dadd i64 %add11_i1_11, i64 %mul8_i1_12" [backprop.c:55]   --->   Operation 1178 'dadd' 'add11_i1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.86>
ST_76 : Operation 1179 [2/5] (5.86ns)   --->   "%add11_i1_12 = dadd i64 %add11_i1_11, i64 %mul8_i1_12" [backprop.c:55]   --->   Operation 1179 'dadd' 'add11_i1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.86>
ST_77 : Operation 1180 [1/5] (5.86ns)   --->   "%add11_i1_12 = dadd i64 %add11_i1_11, i64 %mul8_i1_12" [backprop.c:55]   --->   Operation 1180 'dadd' 'add11_i1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.86>
ST_78 : Operation 1181 [5/5] (5.86ns)   --->   "%add11_i1_13 = dadd i64 %add11_i1_12, i64 %mul8_i1_13" [backprop.c:55]   --->   Operation 1181 'dadd' 'add11_i1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.86>
ST_79 : Operation 1182 [4/5] (5.86ns)   --->   "%add11_i1_13 = dadd i64 %add11_i1_12, i64 %mul8_i1_13" [backprop.c:55]   --->   Operation 1182 'dadd' 'add11_i1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.86>
ST_80 : Operation 1183 [3/5] (5.86ns)   --->   "%add11_i1_13 = dadd i64 %add11_i1_12, i64 %mul8_i1_13" [backprop.c:55]   --->   Operation 1183 'dadd' 'add11_i1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.86>
ST_81 : Operation 1184 [2/5] (5.86ns)   --->   "%add11_i1_13 = dadd i64 %add11_i1_12, i64 %mul8_i1_13" [backprop.c:55]   --->   Operation 1184 'dadd' 'add11_i1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.86>
ST_82 : Operation 1185 [1/5] (5.86ns)   --->   "%add11_i1_13 = dadd i64 %add11_i1_12, i64 %mul8_i1_13" [backprop.c:55]   --->   Operation 1185 'dadd' 'add11_i1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.86>
ST_83 : Operation 1186 [5/5] (5.86ns)   --->   "%add11_i1_14 = dadd i64 %add11_i1_13, i64 %mul8_i1_14" [backprop.c:55]   --->   Operation 1186 'dadd' 'add11_i1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.86>
ST_84 : Operation 1187 [4/5] (5.86ns)   --->   "%add11_i1_14 = dadd i64 %add11_i1_13, i64 %mul8_i1_14" [backprop.c:55]   --->   Operation 1187 'dadd' 'add11_i1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.86>
ST_85 : Operation 1188 [3/5] (5.86ns)   --->   "%add11_i1_14 = dadd i64 %add11_i1_13, i64 %mul8_i1_14" [backprop.c:55]   --->   Operation 1188 'dadd' 'add11_i1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.86>
ST_86 : Operation 1189 [2/5] (5.86ns)   --->   "%add11_i1_14 = dadd i64 %add11_i1_13, i64 %mul8_i1_14" [backprop.c:55]   --->   Operation 1189 'dadd' 'add11_i1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.86>
ST_87 : Operation 1190 [1/5] (5.86ns)   --->   "%add11_i1_14 = dadd i64 %add11_i1_13, i64 %mul8_i1_14" [backprop.c:55]   --->   Operation 1190 'dadd' 'add11_i1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.86>
ST_88 : Operation 1191 [5/5] (5.86ns)   --->   "%add11_i1_15 = dadd i64 %add11_i1_14, i64 %mul8_i1_15" [backprop.c:55]   --->   Operation 1191 'dadd' 'add11_i1_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.86>
ST_89 : Operation 1192 [4/5] (5.86ns)   --->   "%add11_i1_15 = dadd i64 %add11_i1_14, i64 %mul8_i1_15" [backprop.c:55]   --->   Operation 1192 'dadd' 'add11_i1_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.86>
ST_90 : Operation 1193 [3/5] (5.86ns)   --->   "%add11_i1_15 = dadd i64 %add11_i1_14, i64 %mul8_i1_15" [backprop.c:55]   --->   Operation 1193 'dadd' 'add11_i1_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.86>
ST_91 : Operation 1194 [2/5] (5.86ns)   --->   "%add11_i1_15 = dadd i64 %add11_i1_14, i64 %mul8_i1_15" [backprop.c:55]   --->   Operation 1194 'dadd' 'add11_i1_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.86>
ST_92 : Operation 1195 [1/5] (5.86ns)   --->   "%add11_i1_15 = dadd i64 %add11_i1_14, i64 %mul8_i1_15" [backprop.c:55]   --->   Operation 1195 'dadd' 'add11_i1_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.86>
ST_93 : Operation 1196 [5/5] (5.86ns)   --->   "%add11_i1_16 = dadd i64 %add11_i1_15, i64 %mul8_i1_16" [backprop.c:55]   --->   Operation 1196 'dadd' 'add11_i1_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.86>
ST_94 : Operation 1197 [4/5] (5.86ns)   --->   "%add11_i1_16 = dadd i64 %add11_i1_15, i64 %mul8_i1_16" [backprop.c:55]   --->   Operation 1197 'dadd' 'add11_i1_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.86>
ST_95 : Operation 1198 [3/5] (5.86ns)   --->   "%add11_i1_16 = dadd i64 %add11_i1_15, i64 %mul8_i1_16" [backprop.c:55]   --->   Operation 1198 'dadd' 'add11_i1_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.86>
ST_96 : Operation 1199 [2/5] (5.86ns)   --->   "%add11_i1_16 = dadd i64 %add11_i1_15, i64 %mul8_i1_16" [backprop.c:55]   --->   Operation 1199 'dadd' 'add11_i1_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.86>
ST_97 : Operation 1200 [1/5] (5.86ns)   --->   "%add11_i1_16 = dadd i64 %add11_i1_15, i64 %mul8_i1_16" [backprop.c:55]   --->   Operation 1200 'dadd' 'add11_i1_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.86>
ST_98 : Operation 1201 [5/5] (5.86ns)   --->   "%add11_i1_17 = dadd i64 %add11_i1_16, i64 %mul8_i1_17" [backprop.c:55]   --->   Operation 1201 'dadd' 'add11_i1_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.86>
ST_99 : Operation 1202 [4/5] (5.86ns)   --->   "%add11_i1_17 = dadd i64 %add11_i1_16, i64 %mul8_i1_17" [backprop.c:55]   --->   Operation 1202 'dadd' 'add11_i1_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.86>
ST_100 : Operation 1203 [3/5] (5.86ns)   --->   "%add11_i1_17 = dadd i64 %add11_i1_16, i64 %mul8_i1_17" [backprop.c:55]   --->   Operation 1203 'dadd' 'add11_i1_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.86>
ST_101 : Operation 1204 [2/5] (5.86ns)   --->   "%add11_i1_17 = dadd i64 %add11_i1_16, i64 %mul8_i1_17" [backprop.c:55]   --->   Operation 1204 'dadd' 'add11_i1_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.86>
ST_102 : Operation 1205 [1/5] (5.86ns)   --->   "%add11_i1_17 = dadd i64 %add11_i1_16, i64 %mul8_i1_17" [backprop.c:55]   --->   Operation 1205 'dadd' 'add11_i1_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.86>
ST_103 : Operation 1206 [5/5] (5.86ns)   --->   "%add11_i1_18 = dadd i64 %add11_i1_17, i64 %mul8_i1_18" [backprop.c:55]   --->   Operation 1206 'dadd' 'add11_i1_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.86>
ST_104 : Operation 1207 [4/5] (5.86ns)   --->   "%add11_i1_18 = dadd i64 %add11_i1_17, i64 %mul8_i1_18" [backprop.c:55]   --->   Operation 1207 'dadd' 'add11_i1_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.86>
ST_105 : Operation 1208 [3/5] (5.86ns)   --->   "%add11_i1_18 = dadd i64 %add11_i1_17, i64 %mul8_i1_18" [backprop.c:55]   --->   Operation 1208 'dadd' 'add11_i1_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.86>
ST_106 : Operation 1209 [2/5] (5.86ns)   --->   "%add11_i1_18 = dadd i64 %add11_i1_17, i64 %mul8_i1_18" [backprop.c:55]   --->   Operation 1209 'dadd' 'add11_i1_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.86>
ST_107 : Operation 1210 [1/5] (5.86ns)   --->   "%add11_i1_18 = dadd i64 %add11_i1_17, i64 %mul8_i1_18" [backprop.c:55]   --->   Operation 1210 'dadd' 'add11_i1_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.86>
ST_108 : Operation 1211 [5/5] (5.86ns)   --->   "%add11_i1_19 = dadd i64 %add11_i1_18, i64 %mul8_i1_19" [backprop.c:55]   --->   Operation 1211 'dadd' 'add11_i1_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.86>
ST_109 : Operation 1212 [4/5] (5.86ns)   --->   "%add11_i1_19 = dadd i64 %add11_i1_18, i64 %mul8_i1_19" [backprop.c:55]   --->   Operation 1212 'dadd' 'add11_i1_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.86>
ST_110 : Operation 1213 [3/5] (5.86ns)   --->   "%add11_i1_19 = dadd i64 %add11_i1_18, i64 %mul8_i1_19" [backprop.c:55]   --->   Operation 1213 'dadd' 'add11_i1_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.86>
ST_111 : Operation 1214 [2/5] (5.86ns)   --->   "%add11_i1_19 = dadd i64 %add11_i1_18, i64 %mul8_i1_19" [backprop.c:55]   --->   Operation 1214 'dadd' 'add11_i1_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.86>
ST_112 : Operation 1215 [1/5] (5.86ns)   --->   "%add11_i1_19 = dadd i64 %add11_i1_18, i64 %mul8_i1_19" [backprop.c:55]   --->   Operation 1215 'dadd' 'add11_i1_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.86>
ST_113 : Operation 1216 [5/5] (5.86ns)   --->   "%add11_i1_20 = dadd i64 %add11_i1_19, i64 %mul8_i1_20" [backprop.c:55]   --->   Operation 1216 'dadd' 'add11_i1_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.86>
ST_114 : Operation 1217 [4/5] (5.86ns)   --->   "%add11_i1_20 = dadd i64 %add11_i1_19, i64 %mul8_i1_20" [backprop.c:55]   --->   Operation 1217 'dadd' 'add11_i1_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.86>
ST_115 : Operation 1218 [3/5] (5.86ns)   --->   "%add11_i1_20 = dadd i64 %add11_i1_19, i64 %mul8_i1_20" [backprop.c:55]   --->   Operation 1218 'dadd' 'add11_i1_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.86>
ST_116 : Operation 1219 [2/5] (5.86ns)   --->   "%add11_i1_20 = dadd i64 %add11_i1_19, i64 %mul8_i1_20" [backprop.c:55]   --->   Operation 1219 'dadd' 'add11_i1_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.86>
ST_117 : Operation 1220 [1/5] (5.86ns)   --->   "%add11_i1_20 = dadd i64 %add11_i1_19, i64 %mul8_i1_20" [backprop.c:55]   --->   Operation 1220 'dadd' 'add11_i1_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.86>
ST_118 : Operation 1221 [5/5] (5.86ns)   --->   "%add11_i1_21 = dadd i64 %add11_i1_20, i64 %mul8_i1_21" [backprop.c:55]   --->   Operation 1221 'dadd' 'add11_i1_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.86>
ST_119 : Operation 1222 [4/5] (5.86ns)   --->   "%add11_i1_21 = dadd i64 %add11_i1_20, i64 %mul8_i1_21" [backprop.c:55]   --->   Operation 1222 'dadd' 'add11_i1_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.86>
ST_120 : Operation 1223 [3/5] (5.86ns)   --->   "%add11_i1_21 = dadd i64 %add11_i1_20, i64 %mul8_i1_21" [backprop.c:55]   --->   Operation 1223 'dadd' 'add11_i1_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.86>
ST_121 : Operation 1224 [2/5] (5.86ns)   --->   "%add11_i1_21 = dadd i64 %add11_i1_20, i64 %mul8_i1_21" [backprop.c:55]   --->   Operation 1224 'dadd' 'add11_i1_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.86>
ST_122 : Operation 1225 [1/5] (5.86ns)   --->   "%add11_i1_21 = dadd i64 %add11_i1_20, i64 %mul8_i1_21" [backprop.c:55]   --->   Operation 1225 'dadd' 'add11_i1_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.86>
ST_123 : Operation 1226 [5/5] (5.86ns)   --->   "%add11_i1_22 = dadd i64 %add11_i1_21, i64 %mul8_i1_22" [backprop.c:55]   --->   Operation 1226 'dadd' 'add11_i1_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.86>
ST_124 : Operation 1227 [4/5] (5.86ns)   --->   "%add11_i1_22 = dadd i64 %add11_i1_21, i64 %mul8_i1_22" [backprop.c:55]   --->   Operation 1227 'dadd' 'add11_i1_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.86>
ST_125 : Operation 1228 [3/5] (5.86ns)   --->   "%add11_i1_22 = dadd i64 %add11_i1_21, i64 %mul8_i1_22" [backprop.c:55]   --->   Operation 1228 'dadd' 'add11_i1_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.86>
ST_126 : Operation 1229 [2/5] (5.86ns)   --->   "%add11_i1_22 = dadd i64 %add11_i1_21, i64 %mul8_i1_22" [backprop.c:55]   --->   Operation 1229 'dadd' 'add11_i1_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.86>
ST_127 : Operation 1230 [1/5] (5.86ns)   --->   "%add11_i1_22 = dadd i64 %add11_i1_21, i64 %mul8_i1_22" [backprop.c:55]   --->   Operation 1230 'dadd' 'add11_i1_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.86>
ST_128 : Operation 1231 [5/5] (5.86ns)   --->   "%add11_i1_23 = dadd i64 %add11_i1_22, i64 %mul8_i1_23" [backprop.c:55]   --->   Operation 1231 'dadd' 'add11_i1_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.86>
ST_129 : Operation 1232 [4/5] (5.86ns)   --->   "%add11_i1_23 = dadd i64 %add11_i1_22, i64 %mul8_i1_23" [backprop.c:55]   --->   Operation 1232 'dadd' 'add11_i1_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.86>
ST_130 : Operation 1233 [3/5] (5.86ns)   --->   "%add11_i1_23 = dadd i64 %add11_i1_22, i64 %mul8_i1_23" [backprop.c:55]   --->   Operation 1233 'dadd' 'add11_i1_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.86>
ST_131 : Operation 1234 [2/5] (5.86ns)   --->   "%add11_i1_23 = dadd i64 %add11_i1_22, i64 %mul8_i1_23" [backprop.c:55]   --->   Operation 1234 'dadd' 'add11_i1_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.86>
ST_132 : Operation 1235 [1/5] (5.86ns)   --->   "%add11_i1_23 = dadd i64 %add11_i1_22, i64 %mul8_i1_23" [backprop.c:55]   --->   Operation 1235 'dadd' 'add11_i1_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.86>
ST_133 : Operation 1236 [5/5] (5.86ns)   --->   "%add11_i1_24 = dadd i64 %add11_i1_23, i64 %mul8_i1_24" [backprop.c:55]   --->   Operation 1236 'dadd' 'add11_i1_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.86>
ST_134 : Operation 1237 [4/5] (5.86ns)   --->   "%add11_i1_24 = dadd i64 %add11_i1_23, i64 %mul8_i1_24" [backprop.c:55]   --->   Operation 1237 'dadd' 'add11_i1_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.86>
ST_135 : Operation 1238 [3/5] (5.86ns)   --->   "%add11_i1_24 = dadd i64 %add11_i1_23, i64 %mul8_i1_24" [backprop.c:55]   --->   Operation 1238 'dadd' 'add11_i1_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.86>
ST_136 : Operation 1239 [2/5] (5.86ns)   --->   "%add11_i1_24 = dadd i64 %add11_i1_23, i64 %mul8_i1_24" [backprop.c:55]   --->   Operation 1239 'dadd' 'add11_i1_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.86>
ST_137 : Operation 1240 [1/5] (5.86ns)   --->   "%add11_i1_24 = dadd i64 %add11_i1_23, i64 %mul8_i1_24" [backprop.c:55]   --->   Operation 1240 'dadd' 'add11_i1_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.86>
ST_138 : Operation 1241 [5/5] (5.86ns)   --->   "%add11_i1_25 = dadd i64 %add11_i1_24, i64 %mul8_i1_25" [backprop.c:55]   --->   Operation 1241 'dadd' 'add11_i1_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.86>
ST_139 : Operation 1242 [4/5] (5.86ns)   --->   "%add11_i1_25 = dadd i64 %add11_i1_24, i64 %mul8_i1_25" [backprop.c:55]   --->   Operation 1242 'dadd' 'add11_i1_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.86>
ST_140 : Operation 1243 [3/5] (5.86ns)   --->   "%add11_i1_25 = dadd i64 %add11_i1_24, i64 %mul8_i1_25" [backprop.c:55]   --->   Operation 1243 'dadd' 'add11_i1_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.86>
ST_141 : Operation 1244 [2/5] (5.86ns)   --->   "%add11_i1_25 = dadd i64 %add11_i1_24, i64 %mul8_i1_25" [backprop.c:55]   --->   Operation 1244 'dadd' 'add11_i1_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.86>
ST_142 : Operation 1245 [1/5] (5.86ns)   --->   "%add11_i1_25 = dadd i64 %add11_i1_24, i64 %mul8_i1_25" [backprop.c:55]   --->   Operation 1245 'dadd' 'add11_i1_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.86>
ST_143 : Operation 1246 [5/5] (5.86ns)   --->   "%add11_i1_26 = dadd i64 %add11_i1_25, i64 %mul8_i1_26" [backprop.c:55]   --->   Operation 1246 'dadd' 'add11_i1_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.86>
ST_144 : Operation 1247 [4/5] (5.86ns)   --->   "%add11_i1_26 = dadd i64 %add11_i1_25, i64 %mul8_i1_26" [backprop.c:55]   --->   Operation 1247 'dadd' 'add11_i1_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.86>
ST_145 : Operation 1248 [3/5] (5.86ns)   --->   "%add11_i1_26 = dadd i64 %add11_i1_25, i64 %mul8_i1_26" [backprop.c:55]   --->   Operation 1248 'dadd' 'add11_i1_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.86>
ST_146 : Operation 1249 [2/5] (5.86ns)   --->   "%add11_i1_26 = dadd i64 %add11_i1_25, i64 %mul8_i1_26" [backprop.c:55]   --->   Operation 1249 'dadd' 'add11_i1_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.86>
ST_147 : Operation 1250 [1/5] (5.86ns)   --->   "%add11_i1_26 = dadd i64 %add11_i1_25, i64 %mul8_i1_26" [backprop.c:55]   --->   Operation 1250 'dadd' 'add11_i1_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.86>
ST_148 : Operation 1251 [5/5] (5.86ns)   --->   "%add11_i1_27 = dadd i64 %add11_i1_26, i64 %mul8_i1_27" [backprop.c:55]   --->   Operation 1251 'dadd' 'add11_i1_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.86>
ST_149 : Operation 1252 [4/5] (5.86ns)   --->   "%add11_i1_27 = dadd i64 %add11_i1_26, i64 %mul8_i1_27" [backprop.c:55]   --->   Operation 1252 'dadd' 'add11_i1_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.86>
ST_150 : Operation 1253 [3/5] (5.86ns)   --->   "%add11_i1_27 = dadd i64 %add11_i1_26, i64 %mul8_i1_27" [backprop.c:55]   --->   Operation 1253 'dadd' 'add11_i1_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.86>
ST_151 : Operation 1254 [2/5] (5.86ns)   --->   "%add11_i1_27 = dadd i64 %add11_i1_26, i64 %mul8_i1_27" [backprop.c:55]   --->   Operation 1254 'dadd' 'add11_i1_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.86>
ST_152 : Operation 1255 [1/5] (5.86ns)   --->   "%add11_i1_27 = dadd i64 %add11_i1_26, i64 %mul8_i1_27" [backprop.c:55]   --->   Operation 1255 'dadd' 'add11_i1_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.86>
ST_153 : Operation 1256 [5/5] (5.86ns)   --->   "%add11_i1_28 = dadd i64 %add11_i1_27, i64 %mul8_i1_28" [backprop.c:55]   --->   Operation 1256 'dadd' 'add11_i1_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.86>
ST_154 : Operation 1257 [4/5] (5.86ns)   --->   "%add11_i1_28 = dadd i64 %add11_i1_27, i64 %mul8_i1_28" [backprop.c:55]   --->   Operation 1257 'dadd' 'add11_i1_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.86>
ST_155 : Operation 1258 [3/5] (5.86ns)   --->   "%add11_i1_28 = dadd i64 %add11_i1_27, i64 %mul8_i1_28" [backprop.c:55]   --->   Operation 1258 'dadd' 'add11_i1_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.86>
ST_156 : Operation 1259 [2/5] (5.86ns)   --->   "%add11_i1_28 = dadd i64 %add11_i1_27, i64 %mul8_i1_28" [backprop.c:55]   --->   Operation 1259 'dadd' 'add11_i1_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.86>
ST_157 : Operation 1260 [1/5] (5.86ns)   --->   "%add11_i1_28 = dadd i64 %add11_i1_27, i64 %mul8_i1_28" [backprop.c:55]   --->   Operation 1260 'dadd' 'add11_i1_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 5.86>
ST_158 : Operation 1261 [5/5] (5.86ns)   --->   "%add11_i1_29 = dadd i64 %add11_i1_28, i64 %mul8_i1_29" [backprop.c:55]   --->   Operation 1261 'dadd' 'add11_i1_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.86>
ST_159 : Operation 1262 [4/5] (5.86ns)   --->   "%add11_i1_29 = dadd i64 %add11_i1_28, i64 %mul8_i1_29" [backprop.c:55]   --->   Operation 1262 'dadd' 'add11_i1_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.86>
ST_160 : Operation 1263 [3/5] (5.86ns)   --->   "%add11_i1_29 = dadd i64 %add11_i1_28, i64 %mul8_i1_29" [backprop.c:55]   --->   Operation 1263 'dadd' 'add11_i1_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.86>
ST_161 : Operation 1264 [2/5] (5.86ns)   --->   "%add11_i1_29 = dadd i64 %add11_i1_28, i64 %mul8_i1_29" [backprop.c:55]   --->   Operation 1264 'dadd' 'add11_i1_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.86>
ST_162 : Operation 1265 [1/5] (5.86ns)   --->   "%add11_i1_29 = dadd i64 %add11_i1_28, i64 %mul8_i1_29" [backprop.c:55]   --->   Operation 1265 'dadd' 'add11_i1_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 5.86>
ST_163 : Operation 1266 [5/5] (5.86ns)   --->   "%add11_i1_30 = dadd i64 %add11_i1_29, i64 %mul8_i1_30" [backprop.c:55]   --->   Operation 1266 'dadd' 'add11_i1_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.86>
ST_164 : Operation 1267 [4/5] (5.86ns)   --->   "%add11_i1_30 = dadd i64 %add11_i1_29, i64 %mul8_i1_30" [backprop.c:55]   --->   Operation 1267 'dadd' 'add11_i1_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.86>
ST_165 : Operation 1268 [3/5] (5.86ns)   --->   "%add11_i1_30 = dadd i64 %add11_i1_29, i64 %mul8_i1_30" [backprop.c:55]   --->   Operation 1268 'dadd' 'add11_i1_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.86>
ST_166 : Operation 1269 [2/5] (5.86ns)   --->   "%add11_i1_30 = dadd i64 %add11_i1_29, i64 %mul8_i1_30" [backprop.c:55]   --->   Operation 1269 'dadd' 'add11_i1_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.86>
ST_167 : Operation 1270 [1/5] (5.86ns)   --->   "%add11_i1_30 = dadd i64 %add11_i1_29, i64 %mul8_i1_30" [backprop.c:55]   --->   Operation 1270 'dadd' 'add11_i1_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.86>
ST_168 : Operation 1271 [5/5] (5.86ns)   --->   "%add11_i1_31 = dadd i64 %add11_i1_30, i64 %mul8_i1_31" [backprop.c:55]   --->   Operation 1271 'dadd' 'add11_i1_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.86>
ST_169 : Operation 1272 [4/5] (5.86ns)   --->   "%add11_i1_31 = dadd i64 %add11_i1_30, i64 %mul8_i1_31" [backprop.c:55]   --->   Operation 1272 'dadd' 'add11_i1_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.86>
ST_170 : Operation 1273 [3/5] (5.86ns)   --->   "%add11_i1_31 = dadd i64 %add11_i1_30, i64 %mul8_i1_31" [backprop.c:55]   --->   Operation 1273 'dadd' 'add11_i1_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.86>
ST_171 : Operation 1274 [2/5] (5.86ns)   --->   "%add11_i1_31 = dadd i64 %add11_i1_30, i64 %mul8_i1_31" [backprop.c:55]   --->   Operation 1274 'dadd' 'add11_i1_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.86>
ST_172 : Operation 1275 [1/5] (5.86ns)   --->   "%add11_i1_31 = dadd i64 %add11_i1_30, i64 %mul8_i1_31" [backprop.c:55]   --->   Operation 1275 'dadd' 'add11_i1_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.86>
ST_173 : Operation 1276 [5/5] (5.86ns)   --->   "%add11_i1_32 = dadd i64 %add11_i1_31, i64 %mul8_i1_32" [backprop.c:55]   --->   Operation 1276 'dadd' 'add11_i1_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.86>
ST_174 : Operation 1277 [4/5] (5.86ns)   --->   "%add11_i1_32 = dadd i64 %add11_i1_31, i64 %mul8_i1_32" [backprop.c:55]   --->   Operation 1277 'dadd' 'add11_i1_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.86>
ST_175 : Operation 1278 [3/5] (5.86ns)   --->   "%add11_i1_32 = dadd i64 %add11_i1_31, i64 %mul8_i1_32" [backprop.c:55]   --->   Operation 1278 'dadd' 'add11_i1_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.86>
ST_176 : Operation 1279 [2/5] (5.86ns)   --->   "%add11_i1_32 = dadd i64 %add11_i1_31, i64 %mul8_i1_32" [backprop.c:55]   --->   Operation 1279 'dadd' 'add11_i1_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.86>
ST_177 : Operation 1280 [1/5] (5.86ns)   --->   "%add11_i1_32 = dadd i64 %add11_i1_31, i64 %mul8_i1_32" [backprop.c:55]   --->   Operation 1280 'dadd' 'add11_i1_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.86>
ST_178 : Operation 1281 [5/5] (5.86ns)   --->   "%add11_i1_33 = dadd i64 %add11_i1_32, i64 %mul8_i1_33" [backprop.c:55]   --->   Operation 1281 'dadd' 'add11_i1_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.86>
ST_179 : Operation 1282 [4/5] (5.86ns)   --->   "%add11_i1_33 = dadd i64 %add11_i1_32, i64 %mul8_i1_33" [backprop.c:55]   --->   Operation 1282 'dadd' 'add11_i1_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.86>
ST_180 : Operation 1283 [3/5] (5.86ns)   --->   "%add11_i1_33 = dadd i64 %add11_i1_32, i64 %mul8_i1_33" [backprop.c:55]   --->   Operation 1283 'dadd' 'add11_i1_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.86>
ST_181 : Operation 1284 [2/5] (5.86ns)   --->   "%add11_i1_33 = dadd i64 %add11_i1_32, i64 %mul8_i1_33" [backprop.c:55]   --->   Operation 1284 'dadd' 'add11_i1_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.86>
ST_182 : Operation 1285 [1/5] (5.86ns)   --->   "%add11_i1_33 = dadd i64 %add11_i1_32, i64 %mul8_i1_33" [backprop.c:55]   --->   Operation 1285 'dadd' 'add11_i1_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.86>
ST_183 : Operation 1286 [5/5] (5.86ns)   --->   "%add11_i1_34 = dadd i64 %add11_i1_33, i64 %mul8_i1_34" [backprop.c:55]   --->   Operation 1286 'dadd' 'add11_i1_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.86>
ST_184 : Operation 1287 [4/5] (5.86ns)   --->   "%add11_i1_34 = dadd i64 %add11_i1_33, i64 %mul8_i1_34" [backprop.c:55]   --->   Operation 1287 'dadd' 'add11_i1_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.86>
ST_185 : Operation 1288 [3/5] (5.86ns)   --->   "%add11_i1_34 = dadd i64 %add11_i1_33, i64 %mul8_i1_34" [backprop.c:55]   --->   Operation 1288 'dadd' 'add11_i1_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.86>
ST_186 : Operation 1289 [2/5] (5.86ns)   --->   "%add11_i1_34 = dadd i64 %add11_i1_33, i64 %mul8_i1_34" [backprop.c:55]   --->   Operation 1289 'dadd' 'add11_i1_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.86>
ST_187 : Operation 1290 [1/5] (5.86ns)   --->   "%add11_i1_34 = dadd i64 %add11_i1_33, i64 %mul8_i1_34" [backprop.c:55]   --->   Operation 1290 'dadd' 'add11_i1_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 5.86>
ST_188 : Operation 1291 [5/5] (5.86ns)   --->   "%add11_i1_35 = dadd i64 %add11_i1_34, i64 %mul8_i1_35" [backprop.c:55]   --->   Operation 1291 'dadd' 'add11_i1_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 5.86>
ST_189 : Operation 1292 [4/5] (5.86ns)   --->   "%add11_i1_35 = dadd i64 %add11_i1_34, i64 %mul8_i1_35" [backprop.c:55]   --->   Operation 1292 'dadd' 'add11_i1_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 5.86>
ST_190 : Operation 1293 [3/5] (5.86ns)   --->   "%add11_i1_35 = dadd i64 %add11_i1_34, i64 %mul8_i1_35" [backprop.c:55]   --->   Operation 1293 'dadd' 'add11_i1_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 5.86>
ST_191 : Operation 1294 [2/5] (5.86ns)   --->   "%add11_i1_35 = dadd i64 %add11_i1_34, i64 %mul8_i1_35" [backprop.c:55]   --->   Operation 1294 'dadd' 'add11_i1_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 5.86>
ST_192 : Operation 1295 [1/5] (5.86ns)   --->   "%add11_i1_35 = dadd i64 %add11_i1_34, i64 %mul8_i1_35" [backprop.c:55]   --->   Operation 1295 'dadd' 'add11_i1_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 5.86>
ST_193 : Operation 1296 [5/5] (5.86ns)   --->   "%add11_i1_36 = dadd i64 %add11_i1_35, i64 %mul8_i1_36" [backprop.c:55]   --->   Operation 1296 'dadd' 'add11_i1_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.86>
ST_194 : Operation 1297 [4/5] (5.86ns)   --->   "%add11_i1_36 = dadd i64 %add11_i1_35, i64 %mul8_i1_36" [backprop.c:55]   --->   Operation 1297 'dadd' 'add11_i1_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.86>
ST_195 : Operation 1298 [3/5] (5.86ns)   --->   "%add11_i1_36 = dadd i64 %add11_i1_35, i64 %mul8_i1_36" [backprop.c:55]   --->   Operation 1298 'dadd' 'add11_i1_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.86>
ST_196 : Operation 1299 [2/5] (5.86ns)   --->   "%add11_i1_36 = dadd i64 %add11_i1_35, i64 %mul8_i1_36" [backprop.c:55]   --->   Operation 1299 'dadd' 'add11_i1_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.86>
ST_197 : Operation 1300 [1/5] (5.86ns)   --->   "%add11_i1_36 = dadd i64 %add11_i1_35, i64 %mul8_i1_36" [backprop.c:55]   --->   Operation 1300 'dadd' 'add11_i1_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.86>
ST_198 : Operation 1301 [5/5] (5.86ns)   --->   "%add11_i1_37 = dadd i64 %add11_i1_36, i64 %mul8_i1_37" [backprop.c:55]   --->   Operation 1301 'dadd' 'add11_i1_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.86>
ST_199 : Operation 1302 [4/5] (5.86ns)   --->   "%add11_i1_37 = dadd i64 %add11_i1_36, i64 %mul8_i1_37" [backprop.c:55]   --->   Operation 1302 'dadd' 'add11_i1_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.86>
ST_200 : Operation 1303 [3/5] (5.86ns)   --->   "%add11_i1_37 = dadd i64 %add11_i1_36, i64 %mul8_i1_37" [backprop.c:55]   --->   Operation 1303 'dadd' 'add11_i1_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 5.86>
ST_201 : Operation 1304 [2/5] (5.86ns)   --->   "%add11_i1_37 = dadd i64 %add11_i1_36, i64 %mul8_i1_37" [backprop.c:55]   --->   Operation 1304 'dadd' 'add11_i1_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 5.86>
ST_202 : Operation 1305 [1/5] (5.86ns)   --->   "%add11_i1_37 = dadd i64 %add11_i1_36, i64 %mul8_i1_37" [backprop.c:55]   --->   Operation 1305 'dadd' 'add11_i1_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 5.86>
ST_203 : Operation 1306 [5/5] (5.86ns)   --->   "%add11_i1_38 = dadd i64 %add11_i1_37, i64 %mul8_i1_38" [backprop.c:55]   --->   Operation 1306 'dadd' 'add11_i1_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 5.86>
ST_204 : Operation 1307 [4/5] (5.86ns)   --->   "%add11_i1_38 = dadd i64 %add11_i1_37, i64 %mul8_i1_38" [backprop.c:55]   --->   Operation 1307 'dadd' 'add11_i1_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 5.86>
ST_205 : Operation 1308 [3/5] (5.86ns)   --->   "%add11_i1_38 = dadd i64 %add11_i1_37, i64 %mul8_i1_38" [backprop.c:55]   --->   Operation 1308 'dadd' 'add11_i1_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 5.86>
ST_206 : Operation 1309 [2/5] (5.86ns)   --->   "%add11_i1_38 = dadd i64 %add11_i1_37, i64 %mul8_i1_38" [backprop.c:55]   --->   Operation 1309 'dadd' 'add11_i1_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.86>
ST_207 : Operation 1310 [1/5] (5.86ns)   --->   "%add11_i1_38 = dadd i64 %add11_i1_37, i64 %mul8_i1_38" [backprop.c:55]   --->   Operation 1310 'dadd' 'add11_i1_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 5.86>
ST_208 : Operation 1311 [5/5] (5.86ns)   --->   "%add11_i1_39 = dadd i64 %add11_i1_38, i64 %mul8_i1_39" [backprop.c:55]   --->   Operation 1311 'dadd' 'add11_i1_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.86>
ST_209 : Operation 1312 [4/5] (5.86ns)   --->   "%add11_i1_39 = dadd i64 %add11_i1_38, i64 %mul8_i1_39" [backprop.c:55]   --->   Operation 1312 'dadd' 'add11_i1_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.86>
ST_210 : Operation 1313 [3/5] (5.86ns)   --->   "%add11_i1_39 = dadd i64 %add11_i1_38, i64 %mul8_i1_39" [backprop.c:55]   --->   Operation 1313 'dadd' 'add11_i1_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 5.86>
ST_211 : Operation 1314 [2/5] (5.86ns)   --->   "%add11_i1_39 = dadd i64 %add11_i1_38, i64 %mul8_i1_39" [backprop.c:55]   --->   Operation 1314 'dadd' 'add11_i1_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.86>
ST_212 : Operation 1315 [1/5] (5.86ns)   --->   "%add11_i1_39 = dadd i64 %add11_i1_38, i64 %mul8_i1_39" [backprop.c:55]   --->   Operation 1315 'dadd' 'add11_i1_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 5.86>
ST_213 : Operation 1316 [5/5] (5.86ns)   --->   "%add11_i1_40 = dadd i64 %add11_i1_39, i64 %mul8_i1_40" [backprop.c:55]   --->   Operation 1316 'dadd' 'add11_i1_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.86>
ST_214 : Operation 1317 [4/5] (5.86ns)   --->   "%add11_i1_40 = dadd i64 %add11_i1_39, i64 %mul8_i1_40" [backprop.c:55]   --->   Operation 1317 'dadd' 'add11_i1_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 5.86>
ST_215 : Operation 1318 [3/5] (5.86ns)   --->   "%add11_i1_40 = dadd i64 %add11_i1_39, i64 %mul8_i1_40" [backprop.c:55]   --->   Operation 1318 'dadd' 'add11_i1_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.86>
ST_216 : Operation 1319 [2/5] (5.86ns)   --->   "%add11_i1_40 = dadd i64 %add11_i1_39, i64 %mul8_i1_40" [backprop.c:55]   --->   Operation 1319 'dadd' 'add11_i1_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.86>
ST_217 : Operation 1320 [1/5] (5.86ns)   --->   "%add11_i1_40 = dadd i64 %add11_i1_39, i64 %mul8_i1_40" [backprop.c:55]   --->   Operation 1320 'dadd' 'add11_i1_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 5.86>
ST_218 : Operation 1321 [5/5] (5.86ns)   --->   "%add11_i1_41 = dadd i64 %add11_i1_40, i64 %mul8_i1_41" [backprop.c:55]   --->   Operation 1321 'dadd' 'add11_i1_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 5.86>
ST_219 : Operation 1322 [4/5] (5.86ns)   --->   "%add11_i1_41 = dadd i64 %add11_i1_40, i64 %mul8_i1_41" [backprop.c:55]   --->   Operation 1322 'dadd' 'add11_i1_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 5.86>
ST_220 : Operation 1323 [3/5] (5.86ns)   --->   "%add11_i1_41 = dadd i64 %add11_i1_40, i64 %mul8_i1_41" [backprop.c:55]   --->   Operation 1323 'dadd' 'add11_i1_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 5.86>
ST_221 : Operation 1324 [2/5] (5.86ns)   --->   "%add11_i1_41 = dadd i64 %add11_i1_40, i64 %mul8_i1_41" [backprop.c:55]   --->   Operation 1324 'dadd' 'add11_i1_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 5.86>
ST_222 : Operation 1325 [1/5] (5.86ns)   --->   "%add11_i1_41 = dadd i64 %add11_i1_40, i64 %mul8_i1_41" [backprop.c:55]   --->   Operation 1325 'dadd' 'add11_i1_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 5.86>
ST_223 : Operation 1326 [5/5] (5.86ns)   --->   "%add11_i1_42 = dadd i64 %add11_i1_41, i64 %mul8_i1_42" [backprop.c:55]   --->   Operation 1326 'dadd' 'add11_i1_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 5.86>
ST_224 : Operation 1327 [4/5] (5.86ns)   --->   "%add11_i1_42 = dadd i64 %add11_i1_41, i64 %mul8_i1_42" [backprop.c:55]   --->   Operation 1327 'dadd' 'add11_i1_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 5.86>
ST_225 : Operation 1328 [3/5] (5.86ns)   --->   "%add11_i1_42 = dadd i64 %add11_i1_41, i64 %mul8_i1_42" [backprop.c:55]   --->   Operation 1328 'dadd' 'add11_i1_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 5.86>
ST_226 : Operation 1329 [2/5] (5.86ns)   --->   "%add11_i1_42 = dadd i64 %add11_i1_41, i64 %mul8_i1_42" [backprop.c:55]   --->   Operation 1329 'dadd' 'add11_i1_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 5.86>
ST_227 : Operation 1330 [1/5] (5.86ns)   --->   "%add11_i1_42 = dadd i64 %add11_i1_41, i64 %mul8_i1_42" [backprop.c:55]   --->   Operation 1330 'dadd' 'add11_i1_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 5.86>
ST_228 : Operation 1331 [5/5] (5.86ns)   --->   "%add11_i1_43 = dadd i64 %add11_i1_42, i64 %mul8_i1_43" [backprop.c:55]   --->   Operation 1331 'dadd' 'add11_i1_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 5.86>
ST_229 : Operation 1332 [4/5] (5.86ns)   --->   "%add11_i1_43 = dadd i64 %add11_i1_42, i64 %mul8_i1_43" [backprop.c:55]   --->   Operation 1332 'dadd' 'add11_i1_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 5.86>
ST_230 : Operation 1333 [3/5] (5.86ns)   --->   "%add11_i1_43 = dadd i64 %add11_i1_42, i64 %mul8_i1_43" [backprop.c:55]   --->   Operation 1333 'dadd' 'add11_i1_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 5.86>
ST_231 : Operation 1334 [2/5] (5.86ns)   --->   "%add11_i1_43 = dadd i64 %add11_i1_42, i64 %mul8_i1_43" [backprop.c:55]   --->   Operation 1334 'dadd' 'add11_i1_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 5.86>
ST_232 : Operation 1335 [1/5] (5.86ns)   --->   "%add11_i1_43 = dadd i64 %add11_i1_42, i64 %mul8_i1_43" [backprop.c:55]   --->   Operation 1335 'dadd' 'add11_i1_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 5.86>
ST_233 : Operation 1336 [5/5] (5.86ns)   --->   "%add11_i1_44 = dadd i64 %add11_i1_43, i64 %mul8_i1_44" [backprop.c:55]   --->   Operation 1336 'dadd' 'add11_i1_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 5.86>
ST_234 : Operation 1337 [4/5] (5.86ns)   --->   "%add11_i1_44 = dadd i64 %add11_i1_43, i64 %mul8_i1_44" [backprop.c:55]   --->   Operation 1337 'dadd' 'add11_i1_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 5.86>
ST_235 : Operation 1338 [3/5] (5.86ns)   --->   "%add11_i1_44 = dadd i64 %add11_i1_43, i64 %mul8_i1_44" [backprop.c:55]   --->   Operation 1338 'dadd' 'add11_i1_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 5.86>
ST_236 : Operation 1339 [2/5] (5.86ns)   --->   "%add11_i1_44 = dadd i64 %add11_i1_43, i64 %mul8_i1_44" [backprop.c:55]   --->   Operation 1339 'dadd' 'add11_i1_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 5.86>
ST_237 : Operation 1340 [1/5] (5.86ns)   --->   "%add11_i1_44 = dadd i64 %add11_i1_43, i64 %mul8_i1_44" [backprop.c:55]   --->   Operation 1340 'dadd' 'add11_i1_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 5.86>
ST_238 : Operation 1341 [5/5] (5.86ns)   --->   "%add11_i1_45 = dadd i64 %add11_i1_44, i64 %mul8_i1_45" [backprop.c:55]   --->   Operation 1341 'dadd' 'add11_i1_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 5.86>
ST_239 : Operation 1342 [4/5] (5.86ns)   --->   "%add11_i1_45 = dadd i64 %add11_i1_44, i64 %mul8_i1_45" [backprop.c:55]   --->   Operation 1342 'dadd' 'add11_i1_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 5.86>
ST_240 : Operation 1343 [3/5] (5.86ns)   --->   "%add11_i1_45 = dadd i64 %add11_i1_44, i64 %mul8_i1_45" [backprop.c:55]   --->   Operation 1343 'dadd' 'add11_i1_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 5.86>
ST_241 : Operation 1344 [2/5] (5.86ns)   --->   "%add11_i1_45 = dadd i64 %add11_i1_44, i64 %mul8_i1_45" [backprop.c:55]   --->   Operation 1344 'dadd' 'add11_i1_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 5.86>
ST_242 : Operation 1345 [1/5] (5.86ns)   --->   "%add11_i1_45 = dadd i64 %add11_i1_44, i64 %mul8_i1_45" [backprop.c:55]   --->   Operation 1345 'dadd' 'add11_i1_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 5.86>
ST_243 : Operation 1346 [5/5] (5.86ns)   --->   "%add11_i1_46 = dadd i64 %add11_i1_45, i64 %mul8_i1_46" [backprop.c:55]   --->   Operation 1346 'dadd' 'add11_i1_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 5.86>
ST_244 : Operation 1347 [4/5] (5.86ns)   --->   "%add11_i1_46 = dadd i64 %add11_i1_45, i64 %mul8_i1_46" [backprop.c:55]   --->   Operation 1347 'dadd' 'add11_i1_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 5.86>
ST_245 : Operation 1348 [3/5] (5.86ns)   --->   "%add11_i1_46 = dadd i64 %add11_i1_45, i64 %mul8_i1_46" [backprop.c:55]   --->   Operation 1348 'dadd' 'add11_i1_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 5.86>
ST_246 : Operation 1349 [2/5] (5.86ns)   --->   "%add11_i1_46 = dadd i64 %add11_i1_45, i64 %mul8_i1_46" [backprop.c:55]   --->   Operation 1349 'dadd' 'add11_i1_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 5.86>
ST_247 : Operation 1350 [1/5] (5.86ns)   --->   "%add11_i1_46 = dadd i64 %add11_i1_45, i64 %mul8_i1_46" [backprop.c:55]   --->   Operation 1350 'dadd' 'add11_i1_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 5.86>
ST_248 : Operation 1351 [5/5] (5.86ns)   --->   "%add11_i1_47 = dadd i64 %add11_i1_46, i64 %mul8_i1_47" [backprop.c:55]   --->   Operation 1351 'dadd' 'add11_i1_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 5.86>
ST_249 : Operation 1352 [4/5] (5.86ns)   --->   "%add11_i1_47 = dadd i64 %add11_i1_46, i64 %mul8_i1_47" [backprop.c:55]   --->   Operation 1352 'dadd' 'add11_i1_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 5.86>
ST_250 : Operation 1353 [3/5] (5.86ns)   --->   "%add11_i1_47 = dadd i64 %add11_i1_46, i64 %mul8_i1_47" [backprop.c:55]   --->   Operation 1353 'dadd' 'add11_i1_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 5.86>
ST_251 : Operation 1354 [2/5] (5.86ns)   --->   "%add11_i1_47 = dadd i64 %add11_i1_46, i64 %mul8_i1_47" [backprop.c:55]   --->   Operation 1354 'dadd' 'add11_i1_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 5.86>
ST_252 : Operation 1355 [1/5] (5.86ns)   --->   "%add11_i1_47 = dadd i64 %add11_i1_46, i64 %mul8_i1_47" [backprop.c:55]   --->   Operation 1355 'dadd' 'add11_i1_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 5.86>
ST_253 : Operation 1356 [5/5] (5.86ns)   --->   "%add11_i1_48 = dadd i64 %add11_i1_47, i64 %mul8_i1_48" [backprop.c:55]   --->   Operation 1356 'dadd' 'add11_i1_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 5.86>
ST_254 : Operation 1357 [4/5] (5.86ns)   --->   "%add11_i1_48 = dadd i64 %add11_i1_47, i64 %mul8_i1_48" [backprop.c:55]   --->   Operation 1357 'dadd' 'add11_i1_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 5.86>
ST_255 : Operation 1358 [3/5] (5.86ns)   --->   "%add11_i1_48 = dadd i64 %add11_i1_47, i64 %mul8_i1_48" [backprop.c:55]   --->   Operation 1358 'dadd' 'add11_i1_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 5.86>
ST_256 : Operation 1359 [2/5] (5.86ns)   --->   "%add11_i1_48 = dadd i64 %add11_i1_47, i64 %mul8_i1_48" [backprop.c:55]   --->   Operation 1359 'dadd' 'add11_i1_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 5.86>
ST_257 : Operation 1360 [1/5] (5.86ns)   --->   "%add11_i1_48 = dadd i64 %add11_i1_47, i64 %mul8_i1_48" [backprop.c:55]   --->   Operation 1360 'dadd' 'add11_i1_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 5.86>
ST_258 : Operation 1361 [5/5] (5.86ns)   --->   "%add11_i1_49 = dadd i64 %add11_i1_48, i64 %mul8_i1_49" [backprop.c:55]   --->   Operation 1361 'dadd' 'add11_i1_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 5.86>
ST_259 : Operation 1362 [4/5] (5.86ns)   --->   "%add11_i1_49 = dadd i64 %add11_i1_48, i64 %mul8_i1_49" [backprop.c:55]   --->   Operation 1362 'dadd' 'add11_i1_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 5.86>
ST_260 : Operation 1363 [3/5] (5.86ns)   --->   "%add11_i1_49 = dadd i64 %add11_i1_48, i64 %mul8_i1_49" [backprop.c:55]   --->   Operation 1363 'dadd' 'add11_i1_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 5.86>
ST_261 : Operation 1364 [2/5] (5.86ns)   --->   "%add11_i1_49 = dadd i64 %add11_i1_48, i64 %mul8_i1_49" [backprop.c:55]   --->   Operation 1364 'dadd' 'add11_i1_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 5.86>
ST_262 : Operation 1365 [1/5] (5.86ns)   --->   "%add11_i1_49 = dadd i64 %add11_i1_48, i64 %mul8_i1_49" [backprop.c:55]   --->   Operation 1365 'dadd' 'add11_i1_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 5.86>
ST_263 : Operation 1366 [5/5] (5.86ns)   --->   "%add11_i1_50 = dadd i64 %add11_i1_49, i64 %mul8_i1_50" [backprop.c:55]   --->   Operation 1366 'dadd' 'add11_i1_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 5.86>
ST_264 : Operation 1367 [4/5] (5.86ns)   --->   "%add11_i1_50 = dadd i64 %add11_i1_49, i64 %mul8_i1_50" [backprop.c:55]   --->   Operation 1367 'dadd' 'add11_i1_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 5.86>
ST_265 : Operation 1368 [3/5] (5.86ns)   --->   "%add11_i1_50 = dadd i64 %add11_i1_49, i64 %mul8_i1_50" [backprop.c:55]   --->   Operation 1368 'dadd' 'add11_i1_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 5.86>
ST_266 : Operation 1369 [2/5] (5.86ns)   --->   "%add11_i1_50 = dadd i64 %add11_i1_49, i64 %mul8_i1_50" [backprop.c:55]   --->   Operation 1369 'dadd' 'add11_i1_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 5.86>
ST_267 : Operation 1370 [1/5] (5.86ns)   --->   "%add11_i1_50 = dadd i64 %add11_i1_49, i64 %mul8_i1_50" [backprop.c:55]   --->   Operation 1370 'dadd' 'add11_i1_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 5.86>
ST_268 : Operation 1371 [5/5] (5.86ns)   --->   "%add11_i1_51 = dadd i64 %add11_i1_50, i64 %mul8_i1_51" [backprop.c:55]   --->   Operation 1371 'dadd' 'add11_i1_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 5.86>
ST_269 : Operation 1372 [4/5] (5.86ns)   --->   "%add11_i1_51 = dadd i64 %add11_i1_50, i64 %mul8_i1_51" [backprop.c:55]   --->   Operation 1372 'dadd' 'add11_i1_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 5.86>
ST_270 : Operation 1373 [3/5] (5.86ns)   --->   "%add11_i1_51 = dadd i64 %add11_i1_50, i64 %mul8_i1_51" [backprop.c:55]   --->   Operation 1373 'dadd' 'add11_i1_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 5.86>
ST_271 : Operation 1374 [2/5] (5.86ns)   --->   "%add11_i1_51 = dadd i64 %add11_i1_50, i64 %mul8_i1_51" [backprop.c:55]   --->   Operation 1374 'dadd' 'add11_i1_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 5.86>
ST_272 : Operation 1375 [1/5] (5.86ns)   --->   "%add11_i1_51 = dadd i64 %add11_i1_50, i64 %mul8_i1_51" [backprop.c:55]   --->   Operation 1375 'dadd' 'add11_i1_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 5.86>
ST_273 : Operation 1376 [5/5] (5.86ns)   --->   "%add11_i1_52 = dadd i64 %add11_i1_51, i64 %mul8_i1_52" [backprop.c:55]   --->   Operation 1376 'dadd' 'add11_i1_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 5.86>
ST_274 : Operation 1377 [4/5] (5.86ns)   --->   "%add11_i1_52 = dadd i64 %add11_i1_51, i64 %mul8_i1_52" [backprop.c:55]   --->   Operation 1377 'dadd' 'add11_i1_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 5.86>
ST_275 : Operation 1378 [3/5] (5.86ns)   --->   "%add11_i1_52 = dadd i64 %add11_i1_51, i64 %mul8_i1_52" [backprop.c:55]   --->   Operation 1378 'dadd' 'add11_i1_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 5.86>
ST_276 : Operation 1379 [2/5] (5.86ns)   --->   "%add11_i1_52 = dadd i64 %add11_i1_51, i64 %mul8_i1_52" [backprop.c:55]   --->   Operation 1379 'dadd' 'add11_i1_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 5.86>
ST_277 : Operation 1380 [1/5] (5.86ns)   --->   "%add11_i1_52 = dadd i64 %add11_i1_51, i64 %mul8_i1_52" [backprop.c:55]   --->   Operation 1380 'dadd' 'add11_i1_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 5.86>
ST_278 : Operation 1381 [5/5] (5.86ns)   --->   "%add11_i1_53 = dadd i64 %add11_i1_52, i64 %mul8_i1_53" [backprop.c:55]   --->   Operation 1381 'dadd' 'add11_i1_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 5.86>
ST_279 : Operation 1382 [4/5] (5.86ns)   --->   "%add11_i1_53 = dadd i64 %add11_i1_52, i64 %mul8_i1_53" [backprop.c:55]   --->   Operation 1382 'dadd' 'add11_i1_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 5.86>
ST_280 : Operation 1383 [3/5] (5.86ns)   --->   "%add11_i1_53 = dadd i64 %add11_i1_52, i64 %mul8_i1_53" [backprop.c:55]   --->   Operation 1383 'dadd' 'add11_i1_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 5.86>
ST_281 : Operation 1384 [2/5] (5.86ns)   --->   "%add11_i1_53 = dadd i64 %add11_i1_52, i64 %mul8_i1_53" [backprop.c:55]   --->   Operation 1384 'dadd' 'add11_i1_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 5.86>
ST_282 : Operation 1385 [1/5] (5.86ns)   --->   "%add11_i1_53 = dadd i64 %add11_i1_52, i64 %mul8_i1_53" [backprop.c:55]   --->   Operation 1385 'dadd' 'add11_i1_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 5.86>
ST_283 : Operation 1386 [5/5] (5.86ns)   --->   "%add11_i1_54 = dadd i64 %add11_i1_53, i64 %mul8_i1_54" [backprop.c:55]   --->   Operation 1386 'dadd' 'add11_i1_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 5.86>
ST_284 : Operation 1387 [4/5] (5.86ns)   --->   "%add11_i1_54 = dadd i64 %add11_i1_53, i64 %mul8_i1_54" [backprop.c:55]   --->   Operation 1387 'dadd' 'add11_i1_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 5.86>
ST_285 : Operation 1388 [3/5] (5.86ns)   --->   "%add11_i1_54 = dadd i64 %add11_i1_53, i64 %mul8_i1_54" [backprop.c:55]   --->   Operation 1388 'dadd' 'add11_i1_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 5.86>
ST_286 : Operation 1389 [2/5] (5.86ns)   --->   "%add11_i1_54 = dadd i64 %add11_i1_53, i64 %mul8_i1_54" [backprop.c:55]   --->   Operation 1389 'dadd' 'add11_i1_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 5.86>
ST_287 : Operation 1390 [1/5] (5.86ns)   --->   "%add11_i1_54 = dadd i64 %add11_i1_53, i64 %mul8_i1_54" [backprop.c:55]   --->   Operation 1390 'dadd' 'add11_i1_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 5.86>
ST_288 : Operation 1391 [5/5] (5.86ns)   --->   "%add11_i1_55 = dadd i64 %add11_i1_54, i64 %mul8_i1_55" [backprop.c:55]   --->   Operation 1391 'dadd' 'add11_i1_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 5.86>
ST_289 : Operation 1392 [4/5] (5.86ns)   --->   "%add11_i1_55 = dadd i64 %add11_i1_54, i64 %mul8_i1_55" [backprop.c:55]   --->   Operation 1392 'dadd' 'add11_i1_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 5.86>
ST_290 : Operation 1393 [3/5] (5.86ns)   --->   "%add11_i1_55 = dadd i64 %add11_i1_54, i64 %mul8_i1_55" [backprop.c:55]   --->   Operation 1393 'dadd' 'add11_i1_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 5.86>
ST_291 : Operation 1394 [2/5] (5.86ns)   --->   "%add11_i1_55 = dadd i64 %add11_i1_54, i64 %mul8_i1_55" [backprop.c:55]   --->   Operation 1394 'dadd' 'add11_i1_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 5.86>
ST_292 : Operation 1395 [1/5] (5.86ns)   --->   "%add11_i1_55 = dadd i64 %add11_i1_54, i64 %mul8_i1_55" [backprop.c:55]   --->   Operation 1395 'dadd' 'add11_i1_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 5.86>
ST_293 : Operation 1396 [5/5] (5.86ns)   --->   "%add11_i1_56 = dadd i64 %add11_i1_55, i64 %mul8_i1_56" [backprop.c:55]   --->   Operation 1396 'dadd' 'add11_i1_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 5.86>
ST_294 : Operation 1397 [4/5] (5.86ns)   --->   "%add11_i1_56 = dadd i64 %add11_i1_55, i64 %mul8_i1_56" [backprop.c:55]   --->   Operation 1397 'dadd' 'add11_i1_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 5.86>
ST_295 : Operation 1398 [3/5] (5.86ns)   --->   "%add11_i1_56 = dadd i64 %add11_i1_55, i64 %mul8_i1_56" [backprop.c:55]   --->   Operation 1398 'dadd' 'add11_i1_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 5.86>
ST_296 : Operation 1399 [2/5] (5.86ns)   --->   "%add11_i1_56 = dadd i64 %add11_i1_55, i64 %mul8_i1_56" [backprop.c:55]   --->   Operation 1399 'dadd' 'add11_i1_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1436 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1436 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 297 <SV = 296> <Delay = 5.86>
ST_297 : Operation 1400 [1/5] (5.86ns)   --->   "%add11_i1_56 = dadd i64 %add11_i1_55, i64 %mul8_i1_56" [backprop.c:55]   --->   Operation 1400 'dadd' 'add11_i1_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 5.86>
ST_298 : Operation 1401 [5/5] (5.86ns)   --->   "%add11_i1_57 = dadd i64 %add11_i1_56, i64 %mul8_i1_57" [backprop.c:55]   --->   Operation 1401 'dadd' 'add11_i1_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 5.86>
ST_299 : Operation 1402 [4/5] (5.86ns)   --->   "%add11_i1_57 = dadd i64 %add11_i1_56, i64 %mul8_i1_57" [backprop.c:55]   --->   Operation 1402 'dadd' 'add11_i1_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 5.86>
ST_300 : Operation 1403 [3/5] (5.86ns)   --->   "%add11_i1_57 = dadd i64 %add11_i1_56, i64 %mul8_i1_57" [backprop.c:55]   --->   Operation 1403 'dadd' 'add11_i1_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 5.86>
ST_301 : Operation 1404 [2/5] (5.86ns)   --->   "%add11_i1_57 = dadd i64 %add11_i1_56, i64 %mul8_i1_57" [backprop.c:55]   --->   Operation 1404 'dadd' 'add11_i1_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 5.86>
ST_302 : Operation 1405 [1/5] (5.86ns)   --->   "%add11_i1_57 = dadd i64 %add11_i1_56, i64 %mul8_i1_57" [backprop.c:55]   --->   Operation 1405 'dadd' 'add11_i1_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 5.86>
ST_303 : Operation 1406 [5/5] (5.86ns)   --->   "%add11_i1_58 = dadd i64 %add11_i1_57, i64 %mul8_i1_58" [backprop.c:55]   --->   Operation 1406 'dadd' 'add11_i1_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 5.86>
ST_304 : Operation 1407 [4/5] (5.86ns)   --->   "%add11_i1_58 = dadd i64 %add11_i1_57, i64 %mul8_i1_58" [backprop.c:55]   --->   Operation 1407 'dadd' 'add11_i1_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 5.86>
ST_305 : Operation 1408 [3/5] (5.86ns)   --->   "%add11_i1_58 = dadd i64 %add11_i1_57, i64 %mul8_i1_58" [backprop.c:55]   --->   Operation 1408 'dadd' 'add11_i1_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 5.86>
ST_306 : Operation 1409 [2/5] (5.86ns)   --->   "%add11_i1_58 = dadd i64 %add11_i1_57, i64 %mul8_i1_58" [backprop.c:55]   --->   Operation 1409 'dadd' 'add11_i1_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 5.86>
ST_307 : Operation 1410 [1/5] (5.86ns)   --->   "%add11_i1_58 = dadd i64 %add11_i1_57, i64 %mul8_i1_58" [backprop.c:55]   --->   Operation 1410 'dadd' 'add11_i1_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 5.86>
ST_308 : Operation 1411 [5/5] (5.86ns)   --->   "%add11_i1_59 = dadd i64 %add11_i1_58, i64 %mul8_i1_59" [backprop.c:55]   --->   Operation 1411 'dadd' 'add11_i1_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 5.86>
ST_309 : Operation 1412 [4/5] (5.86ns)   --->   "%add11_i1_59 = dadd i64 %add11_i1_58, i64 %mul8_i1_59" [backprop.c:55]   --->   Operation 1412 'dadd' 'add11_i1_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 5.86>
ST_310 : Operation 1413 [3/5] (5.86ns)   --->   "%add11_i1_59 = dadd i64 %add11_i1_58, i64 %mul8_i1_59" [backprop.c:55]   --->   Operation 1413 'dadd' 'add11_i1_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 5.86>
ST_311 : Operation 1414 [2/5] (5.86ns)   --->   "%add11_i1_59 = dadd i64 %add11_i1_58, i64 %mul8_i1_59" [backprop.c:55]   --->   Operation 1414 'dadd' 'add11_i1_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 5.86>
ST_312 : Operation 1415 [1/5] (5.86ns)   --->   "%add11_i1_59 = dadd i64 %add11_i1_58, i64 %mul8_i1_59" [backprop.c:55]   --->   Operation 1415 'dadd' 'add11_i1_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 5.86>
ST_313 : Operation 1416 [5/5] (5.86ns)   --->   "%add11_i1_60 = dadd i64 %add11_i1_59, i64 %mul8_i1_60" [backprop.c:55]   --->   Operation 1416 'dadd' 'add11_i1_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 5.86>
ST_314 : Operation 1417 [4/5] (5.86ns)   --->   "%add11_i1_60 = dadd i64 %add11_i1_59, i64 %mul8_i1_60" [backprop.c:55]   --->   Operation 1417 'dadd' 'add11_i1_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 5.86>
ST_315 : Operation 1418 [3/5] (5.86ns)   --->   "%add11_i1_60 = dadd i64 %add11_i1_59, i64 %mul8_i1_60" [backprop.c:55]   --->   Operation 1418 'dadd' 'add11_i1_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 5.86>
ST_316 : Operation 1419 [2/5] (5.86ns)   --->   "%add11_i1_60 = dadd i64 %add11_i1_59, i64 %mul8_i1_60" [backprop.c:55]   --->   Operation 1419 'dadd' 'add11_i1_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 5.86>
ST_317 : Operation 1420 [1/5] (5.86ns)   --->   "%add11_i1_60 = dadd i64 %add11_i1_59, i64 %mul8_i1_60" [backprop.c:55]   --->   Operation 1420 'dadd' 'add11_i1_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 5.86>
ST_318 : Operation 1421 [5/5] (5.86ns)   --->   "%add11_i1_61 = dadd i64 %add11_i1_60, i64 %mul8_i1_61" [backprop.c:55]   --->   Operation 1421 'dadd' 'add11_i1_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 5.86>
ST_319 : Operation 1422 [4/5] (5.86ns)   --->   "%add11_i1_61 = dadd i64 %add11_i1_60, i64 %mul8_i1_61" [backprop.c:55]   --->   Operation 1422 'dadd' 'add11_i1_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 5.86>
ST_320 : Operation 1423 [3/5] (5.86ns)   --->   "%add11_i1_61 = dadd i64 %add11_i1_60, i64 %mul8_i1_61" [backprop.c:55]   --->   Operation 1423 'dadd' 'add11_i1_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 5.86>
ST_321 : Operation 1424 [2/5] (5.86ns)   --->   "%add11_i1_61 = dadd i64 %add11_i1_60, i64 %mul8_i1_61" [backprop.c:55]   --->   Operation 1424 'dadd' 'add11_i1_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 5.86>
ST_322 : Operation 1425 [1/5] (5.86ns)   --->   "%add11_i1_61 = dadd i64 %add11_i1_60, i64 %mul8_i1_61" [backprop.c:55]   --->   Operation 1425 'dadd' 'add11_i1_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 5.86>
ST_323 : Operation 1426 [5/5] (5.86ns)   --->   "%add11_i1_62 = dadd i64 %add11_i1_61, i64 %mul8_i1_62" [backprop.c:55]   --->   Operation 1426 'dadd' 'add11_i1_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 5.86>
ST_324 : Operation 1427 [4/5] (5.86ns)   --->   "%add11_i1_62 = dadd i64 %add11_i1_61, i64 %mul8_i1_62" [backprop.c:55]   --->   Operation 1427 'dadd' 'add11_i1_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 5.86>
ST_325 : Operation 1428 [3/5] (5.86ns)   --->   "%add11_i1_62 = dadd i64 %add11_i1_61, i64 %mul8_i1_62" [backprop.c:55]   --->   Operation 1428 'dadd' 'add11_i1_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 5.86>
ST_326 : Operation 1429 [2/5] (5.86ns)   --->   "%add11_i1_62 = dadd i64 %add11_i1_61, i64 %mul8_i1_62" [backprop.c:55]   --->   Operation 1429 'dadd' 'add11_i1_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 5.86>
ST_327 : Operation 1430 [1/5] (5.86ns)   --->   "%add11_i1_62 = dadd i64 %add11_i1_61, i64 %mul8_i1_62" [backprop.c:55]   --->   Operation 1430 'dadd' 'add11_i1_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 2.26>
ST_328 : Operation 1431 [1/1] (0.00ns)   --->   "%i_14_cast31 = zext i7 %i_9" [backprop.c:55]   --->   Operation 1431 'zext' 'i_14_cast31' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1432 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [backprop.c:51]   --->   Operation 1432 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1433 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %i_14_cast31" [backprop.c:53]   --->   Operation 1433 'getelementptr' 'activations2_addr' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1434 [1/1] (2.26ns)   --->   "%store_ln55 = store i64 %add11_i1_62, i6 %activations2_addr" [backprop.c:55]   --->   Operation 1434 'store' 'store_ln55' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_328 : Operation 1435 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [backprop.c:52]   --->   Operation 1435 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i', backprop.c:55) on local variable 'i' [136]  (0 ns)
	'getelementptr' operation ('weights2_addr', backprop.c:55) [149]  (0 ns)
	'load' operation ('weights2_load', backprop.c:55) on array 'weights2' [150]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('weights2_load', backprop.c:55) on array 'weights2' [150]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1', backprop.c:55) [152]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1', backprop.c:55) [152]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1', backprop.c:55) [152]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1', backprop.c:55) [152]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1', backprop.c:55) [152]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_2', backprop.c:55) [166]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_4', backprop.c:55) [180]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_6', backprop.c:55) [194]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_8', backprop.c:55) [208]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_s', backprop.c:55) [222]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_11', backprop.c:55) [236]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_13', backprop.c:55) [250]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_15', backprop.c:55) [264]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_17', backprop.c:55) [278]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_19', backprop.c:55) [292]  (7.15 ns)

 <State 18>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_21', backprop.c:55) [306]  (7.15 ns)

 <State 19>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_23', backprop.c:55) [320]  (7.15 ns)

 <State 20>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_25', backprop.c:55) [334]  (7.15 ns)

 <State 21>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_27', backprop.c:55) [348]  (7.15 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_29', backprop.c:55) [362]  (7.15 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_31', backprop.c:55) [376]  (7.15 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_33', backprop.c:55) [390]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_35', backprop.c:55) [404]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_37', backprop.c:55) [418]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_39', backprop.c:55) [432]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_41', backprop.c:55) [446]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_43', backprop.c:55) [460]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_45', backprop.c:55) [474]  (7.15 ns)

 <State 31>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_47', backprop.c:55) [488]  (7.15 ns)

 <State 32>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_49', backprop.c:55) [502]  (7.15 ns)

 <State 33>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_51', backprop.c:55) [516]  (7.15 ns)

 <State 34>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_53', backprop.c:55) [530]  (7.15 ns)

 <State 35>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_55', backprop.c:55) [544]  (7.15 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_57', backprop.c:55) [558]  (7.15 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_59', backprop.c:55) [572]  (7.15 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i1_61', backprop.c:55) [586]  (7.15 ns)

 <State 39>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_6', backprop.c:55) [195]  (5.87 ns)

 <State 40>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_6', backprop.c:55) [195]  (5.87 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_6', backprop.c:55) [195]  (5.87 ns)

 <State 42>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_6', backprop.c:55) [195]  (5.87 ns)

 <State 43>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_7', backprop.c:55) [202]  (5.87 ns)

 <State 44>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_7', backprop.c:55) [202]  (5.87 ns)

 <State 45>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_7', backprop.c:55) [202]  (5.87 ns)

 <State 46>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_7', backprop.c:55) [202]  (5.87 ns)

 <State 47>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_7', backprop.c:55) [202]  (5.87 ns)

 <State 48>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_8', backprop.c:55) [209]  (5.87 ns)

 <State 49>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_8', backprop.c:55) [209]  (5.87 ns)

 <State 50>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_8', backprop.c:55) [209]  (5.87 ns)

 <State 51>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_8', backprop.c:55) [209]  (5.87 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_8', backprop.c:55) [209]  (5.87 ns)

 <State 53>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_9', backprop.c:55) [216]  (5.87 ns)

 <State 54>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_9', backprop.c:55) [216]  (5.87 ns)

 <State 55>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_9', backprop.c:55) [216]  (5.87 ns)

 <State 56>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_9', backprop.c:55) [216]  (5.87 ns)

 <State 57>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_9', backprop.c:55) [216]  (5.87 ns)

 <State 58>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_s', backprop.c:55) [223]  (5.87 ns)

 <State 59>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_s', backprop.c:55) [223]  (5.87 ns)

 <State 60>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_s', backprop.c:55) [223]  (5.87 ns)

 <State 61>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_s', backprop.c:55) [223]  (5.87 ns)

 <State 62>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_s', backprop.c:55) [223]  (5.87 ns)

 <State 63>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_10', backprop.c:55) [230]  (5.87 ns)

 <State 64>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_10', backprop.c:55) [230]  (5.87 ns)

 <State 65>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_10', backprop.c:55) [230]  (5.87 ns)

 <State 66>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_10', backprop.c:55) [230]  (5.87 ns)

 <State 67>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_10', backprop.c:55) [230]  (5.87 ns)

 <State 68>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_11', backprop.c:55) [237]  (5.87 ns)

 <State 69>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_11', backprop.c:55) [237]  (5.87 ns)

 <State 70>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_11', backprop.c:55) [237]  (5.87 ns)

 <State 71>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_11', backprop.c:55) [237]  (5.87 ns)

 <State 72>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_11', backprop.c:55) [237]  (5.87 ns)

 <State 73>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_12', backprop.c:55) [244]  (5.87 ns)

 <State 74>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_12', backprop.c:55) [244]  (5.87 ns)

 <State 75>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_12', backprop.c:55) [244]  (5.87 ns)

 <State 76>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_12', backprop.c:55) [244]  (5.87 ns)

 <State 77>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_12', backprop.c:55) [244]  (5.87 ns)

 <State 78>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_13', backprop.c:55) [251]  (5.87 ns)

 <State 79>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_13', backprop.c:55) [251]  (5.87 ns)

 <State 80>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_13', backprop.c:55) [251]  (5.87 ns)

 <State 81>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_13', backprop.c:55) [251]  (5.87 ns)

 <State 82>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_13', backprop.c:55) [251]  (5.87 ns)

 <State 83>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_14', backprop.c:55) [258]  (5.87 ns)

 <State 84>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_14', backprop.c:55) [258]  (5.87 ns)

 <State 85>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_14', backprop.c:55) [258]  (5.87 ns)

 <State 86>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_14', backprop.c:55) [258]  (5.87 ns)

 <State 87>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_14', backprop.c:55) [258]  (5.87 ns)

 <State 88>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_15', backprop.c:55) [265]  (5.87 ns)

 <State 89>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_15', backprop.c:55) [265]  (5.87 ns)

 <State 90>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_15', backprop.c:55) [265]  (5.87 ns)

 <State 91>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_15', backprop.c:55) [265]  (5.87 ns)

 <State 92>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_15', backprop.c:55) [265]  (5.87 ns)

 <State 93>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_16', backprop.c:55) [272]  (5.87 ns)

 <State 94>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_16', backprop.c:55) [272]  (5.87 ns)

 <State 95>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_16', backprop.c:55) [272]  (5.87 ns)

 <State 96>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_16', backprop.c:55) [272]  (5.87 ns)

 <State 97>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_16', backprop.c:55) [272]  (5.87 ns)

 <State 98>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_17', backprop.c:55) [279]  (5.87 ns)

 <State 99>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_17', backprop.c:55) [279]  (5.87 ns)

 <State 100>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_17', backprop.c:55) [279]  (5.87 ns)

 <State 101>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_17', backprop.c:55) [279]  (5.87 ns)

 <State 102>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_17', backprop.c:55) [279]  (5.87 ns)

 <State 103>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_18', backprop.c:55) [286]  (5.87 ns)

 <State 104>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_18', backprop.c:55) [286]  (5.87 ns)

 <State 105>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_18', backprop.c:55) [286]  (5.87 ns)

 <State 106>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_18', backprop.c:55) [286]  (5.87 ns)

 <State 107>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_18', backprop.c:55) [286]  (5.87 ns)

 <State 108>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_19', backprop.c:55) [293]  (5.87 ns)

 <State 109>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_19', backprop.c:55) [293]  (5.87 ns)

 <State 110>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_19', backprop.c:55) [293]  (5.87 ns)

 <State 111>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_19', backprop.c:55) [293]  (5.87 ns)

 <State 112>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_19', backprop.c:55) [293]  (5.87 ns)

 <State 113>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_20', backprop.c:55) [300]  (5.87 ns)

 <State 114>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_20', backprop.c:55) [300]  (5.87 ns)

 <State 115>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_20', backprop.c:55) [300]  (5.87 ns)

 <State 116>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_20', backprop.c:55) [300]  (5.87 ns)

 <State 117>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_20', backprop.c:55) [300]  (5.87 ns)

 <State 118>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_21', backprop.c:55) [307]  (5.87 ns)

 <State 119>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_21', backprop.c:55) [307]  (5.87 ns)

 <State 120>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_21', backprop.c:55) [307]  (5.87 ns)

 <State 121>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_21', backprop.c:55) [307]  (5.87 ns)

 <State 122>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_21', backprop.c:55) [307]  (5.87 ns)

 <State 123>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_22', backprop.c:55) [314]  (5.87 ns)

 <State 124>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_22', backprop.c:55) [314]  (5.87 ns)

 <State 125>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_22', backprop.c:55) [314]  (5.87 ns)

 <State 126>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_22', backprop.c:55) [314]  (5.87 ns)

 <State 127>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_22', backprop.c:55) [314]  (5.87 ns)

 <State 128>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_23', backprop.c:55) [321]  (5.87 ns)

 <State 129>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_23', backprop.c:55) [321]  (5.87 ns)

 <State 130>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_23', backprop.c:55) [321]  (5.87 ns)

 <State 131>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_23', backprop.c:55) [321]  (5.87 ns)

 <State 132>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_23', backprop.c:55) [321]  (5.87 ns)

 <State 133>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_24', backprop.c:55) [328]  (5.87 ns)

 <State 134>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_24', backprop.c:55) [328]  (5.87 ns)

 <State 135>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_24', backprop.c:55) [328]  (5.87 ns)

 <State 136>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_24', backprop.c:55) [328]  (5.87 ns)

 <State 137>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_24', backprop.c:55) [328]  (5.87 ns)

 <State 138>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_25', backprop.c:55) [335]  (5.87 ns)

 <State 139>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_25', backprop.c:55) [335]  (5.87 ns)

 <State 140>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_25', backprop.c:55) [335]  (5.87 ns)

 <State 141>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_25', backprop.c:55) [335]  (5.87 ns)

 <State 142>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_25', backprop.c:55) [335]  (5.87 ns)

 <State 143>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_26', backprop.c:55) [342]  (5.87 ns)

 <State 144>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_26', backprop.c:55) [342]  (5.87 ns)

 <State 145>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_26', backprop.c:55) [342]  (5.87 ns)

 <State 146>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_26', backprop.c:55) [342]  (5.87 ns)

 <State 147>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_26', backprop.c:55) [342]  (5.87 ns)

 <State 148>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_27', backprop.c:55) [349]  (5.87 ns)

 <State 149>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_27', backprop.c:55) [349]  (5.87 ns)

 <State 150>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_27', backprop.c:55) [349]  (5.87 ns)

 <State 151>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_27', backprop.c:55) [349]  (5.87 ns)

 <State 152>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_27', backprop.c:55) [349]  (5.87 ns)

 <State 153>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_28', backprop.c:55) [356]  (5.87 ns)

 <State 154>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_28', backprop.c:55) [356]  (5.87 ns)

 <State 155>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_28', backprop.c:55) [356]  (5.87 ns)

 <State 156>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_28', backprop.c:55) [356]  (5.87 ns)

 <State 157>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_28', backprop.c:55) [356]  (5.87 ns)

 <State 158>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_29', backprop.c:55) [363]  (5.87 ns)

 <State 159>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_29', backprop.c:55) [363]  (5.87 ns)

 <State 160>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_29', backprop.c:55) [363]  (5.87 ns)

 <State 161>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_29', backprop.c:55) [363]  (5.87 ns)

 <State 162>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_29', backprop.c:55) [363]  (5.87 ns)

 <State 163>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_30', backprop.c:55) [370]  (5.87 ns)

 <State 164>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_30', backprop.c:55) [370]  (5.87 ns)

 <State 165>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_30', backprop.c:55) [370]  (5.87 ns)

 <State 166>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_30', backprop.c:55) [370]  (5.87 ns)

 <State 167>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_30', backprop.c:55) [370]  (5.87 ns)

 <State 168>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_31', backprop.c:55) [377]  (5.87 ns)

 <State 169>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_31', backprop.c:55) [377]  (5.87 ns)

 <State 170>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_31', backprop.c:55) [377]  (5.87 ns)

 <State 171>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_31', backprop.c:55) [377]  (5.87 ns)

 <State 172>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_31', backprop.c:55) [377]  (5.87 ns)

 <State 173>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_32', backprop.c:55) [384]  (5.87 ns)

 <State 174>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_32', backprop.c:55) [384]  (5.87 ns)

 <State 175>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_32', backprop.c:55) [384]  (5.87 ns)

 <State 176>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_32', backprop.c:55) [384]  (5.87 ns)

 <State 177>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_32', backprop.c:55) [384]  (5.87 ns)

 <State 178>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_33', backprop.c:55) [391]  (5.87 ns)

 <State 179>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_33', backprop.c:55) [391]  (5.87 ns)

 <State 180>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_33', backprop.c:55) [391]  (5.87 ns)

 <State 181>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_33', backprop.c:55) [391]  (5.87 ns)

 <State 182>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_33', backprop.c:55) [391]  (5.87 ns)

 <State 183>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_34', backprop.c:55) [398]  (5.87 ns)

 <State 184>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_34', backprop.c:55) [398]  (5.87 ns)

 <State 185>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_34', backprop.c:55) [398]  (5.87 ns)

 <State 186>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_34', backprop.c:55) [398]  (5.87 ns)

 <State 187>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_34', backprop.c:55) [398]  (5.87 ns)

 <State 188>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_35', backprop.c:55) [405]  (5.87 ns)

 <State 189>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_35', backprop.c:55) [405]  (5.87 ns)

 <State 190>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_35', backprop.c:55) [405]  (5.87 ns)

 <State 191>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_35', backprop.c:55) [405]  (5.87 ns)

 <State 192>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_35', backprop.c:55) [405]  (5.87 ns)

 <State 193>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_36', backprop.c:55) [412]  (5.87 ns)

 <State 194>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_36', backprop.c:55) [412]  (5.87 ns)

 <State 195>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_36', backprop.c:55) [412]  (5.87 ns)

 <State 196>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_36', backprop.c:55) [412]  (5.87 ns)

 <State 197>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_36', backprop.c:55) [412]  (5.87 ns)

 <State 198>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_37', backprop.c:55) [419]  (5.87 ns)

 <State 199>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_37', backprop.c:55) [419]  (5.87 ns)

 <State 200>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_37', backprop.c:55) [419]  (5.87 ns)

 <State 201>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_37', backprop.c:55) [419]  (5.87 ns)

 <State 202>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_37', backprop.c:55) [419]  (5.87 ns)

 <State 203>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_38', backprop.c:55) [426]  (5.87 ns)

 <State 204>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_38', backprop.c:55) [426]  (5.87 ns)

 <State 205>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_38', backprop.c:55) [426]  (5.87 ns)

 <State 206>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_38', backprop.c:55) [426]  (5.87 ns)

 <State 207>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_38', backprop.c:55) [426]  (5.87 ns)

 <State 208>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_39', backprop.c:55) [433]  (5.87 ns)

 <State 209>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_39', backprop.c:55) [433]  (5.87 ns)

 <State 210>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_39', backprop.c:55) [433]  (5.87 ns)

 <State 211>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_39', backprop.c:55) [433]  (5.87 ns)

 <State 212>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_39', backprop.c:55) [433]  (5.87 ns)

 <State 213>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_40', backprop.c:55) [440]  (5.87 ns)

 <State 214>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_40', backprop.c:55) [440]  (5.87 ns)

 <State 215>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_40', backprop.c:55) [440]  (5.87 ns)

 <State 216>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_40', backprop.c:55) [440]  (5.87 ns)

 <State 217>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_40', backprop.c:55) [440]  (5.87 ns)

 <State 218>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_41', backprop.c:55) [447]  (5.87 ns)

 <State 219>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_41', backprop.c:55) [447]  (5.87 ns)

 <State 220>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_41', backprop.c:55) [447]  (5.87 ns)

 <State 221>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_41', backprop.c:55) [447]  (5.87 ns)

 <State 222>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_41', backprop.c:55) [447]  (5.87 ns)

 <State 223>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_42', backprop.c:55) [454]  (5.87 ns)

 <State 224>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_42', backprop.c:55) [454]  (5.87 ns)

 <State 225>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_42', backprop.c:55) [454]  (5.87 ns)

 <State 226>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_42', backprop.c:55) [454]  (5.87 ns)

 <State 227>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_42', backprop.c:55) [454]  (5.87 ns)

 <State 228>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_43', backprop.c:55) [461]  (5.87 ns)

 <State 229>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_43', backprop.c:55) [461]  (5.87 ns)

 <State 230>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_43', backprop.c:55) [461]  (5.87 ns)

 <State 231>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_43', backprop.c:55) [461]  (5.87 ns)

 <State 232>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_43', backprop.c:55) [461]  (5.87 ns)

 <State 233>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_44', backprop.c:55) [468]  (5.87 ns)

 <State 234>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_44', backprop.c:55) [468]  (5.87 ns)

 <State 235>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_44', backprop.c:55) [468]  (5.87 ns)

 <State 236>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_44', backprop.c:55) [468]  (5.87 ns)

 <State 237>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_44', backprop.c:55) [468]  (5.87 ns)

 <State 238>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_45', backprop.c:55) [475]  (5.87 ns)

 <State 239>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_45', backprop.c:55) [475]  (5.87 ns)

 <State 240>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_45', backprop.c:55) [475]  (5.87 ns)

 <State 241>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_45', backprop.c:55) [475]  (5.87 ns)

 <State 242>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_45', backprop.c:55) [475]  (5.87 ns)

 <State 243>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_46', backprop.c:55) [482]  (5.87 ns)

 <State 244>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_46', backprop.c:55) [482]  (5.87 ns)

 <State 245>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_46', backprop.c:55) [482]  (5.87 ns)

 <State 246>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_46', backprop.c:55) [482]  (5.87 ns)

 <State 247>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_46', backprop.c:55) [482]  (5.87 ns)

 <State 248>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_47', backprop.c:55) [489]  (5.87 ns)

 <State 249>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_47', backprop.c:55) [489]  (5.87 ns)

 <State 250>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_47', backprop.c:55) [489]  (5.87 ns)

 <State 251>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_47', backprop.c:55) [489]  (5.87 ns)

 <State 252>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_47', backprop.c:55) [489]  (5.87 ns)

 <State 253>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_48', backprop.c:55) [496]  (5.87 ns)

 <State 254>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_48', backprop.c:55) [496]  (5.87 ns)

 <State 255>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_48', backprop.c:55) [496]  (5.87 ns)

 <State 256>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_48', backprop.c:55) [496]  (5.87 ns)

 <State 257>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_48', backprop.c:55) [496]  (5.87 ns)

 <State 258>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_49', backprop.c:55) [503]  (5.87 ns)

 <State 259>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_49', backprop.c:55) [503]  (5.87 ns)

 <State 260>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_49', backprop.c:55) [503]  (5.87 ns)

 <State 261>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_49', backprop.c:55) [503]  (5.87 ns)

 <State 262>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_49', backprop.c:55) [503]  (5.87 ns)

 <State 263>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_50', backprop.c:55) [510]  (5.87 ns)

 <State 264>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_50', backprop.c:55) [510]  (5.87 ns)

 <State 265>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_50', backprop.c:55) [510]  (5.87 ns)

 <State 266>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_50', backprop.c:55) [510]  (5.87 ns)

 <State 267>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_50', backprop.c:55) [510]  (5.87 ns)

 <State 268>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_51', backprop.c:55) [517]  (5.87 ns)

 <State 269>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_51', backprop.c:55) [517]  (5.87 ns)

 <State 270>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_51', backprop.c:55) [517]  (5.87 ns)

 <State 271>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_51', backprop.c:55) [517]  (5.87 ns)

 <State 272>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_51', backprop.c:55) [517]  (5.87 ns)

 <State 273>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_52', backprop.c:55) [524]  (5.87 ns)

 <State 274>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_52', backprop.c:55) [524]  (5.87 ns)

 <State 275>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_52', backprop.c:55) [524]  (5.87 ns)

 <State 276>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_52', backprop.c:55) [524]  (5.87 ns)

 <State 277>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_52', backprop.c:55) [524]  (5.87 ns)

 <State 278>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_53', backprop.c:55) [531]  (5.87 ns)

 <State 279>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_53', backprop.c:55) [531]  (5.87 ns)

 <State 280>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_53', backprop.c:55) [531]  (5.87 ns)

 <State 281>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_53', backprop.c:55) [531]  (5.87 ns)

 <State 282>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_53', backprop.c:55) [531]  (5.87 ns)

 <State 283>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_54', backprop.c:55) [538]  (5.87 ns)

 <State 284>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_54', backprop.c:55) [538]  (5.87 ns)

 <State 285>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_54', backprop.c:55) [538]  (5.87 ns)

 <State 286>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_54', backprop.c:55) [538]  (5.87 ns)

 <State 287>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_54', backprop.c:55) [538]  (5.87 ns)

 <State 288>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_55', backprop.c:55) [545]  (5.87 ns)

 <State 289>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_55', backprop.c:55) [545]  (5.87 ns)

 <State 290>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_55', backprop.c:55) [545]  (5.87 ns)

 <State 291>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_55', backprop.c:55) [545]  (5.87 ns)

 <State 292>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_55', backprop.c:55) [545]  (5.87 ns)

 <State 293>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_56', backprop.c:55) [552]  (5.87 ns)

 <State 294>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_56', backprop.c:55) [552]  (5.87 ns)

 <State 295>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_56', backprop.c:55) [552]  (5.87 ns)

 <State 296>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_56', backprop.c:55) [552]  (5.87 ns)

 <State 297>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_56', backprop.c:55) [552]  (5.87 ns)

 <State 298>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_57', backprop.c:55) [559]  (5.87 ns)

 <State 299>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_57', backprop.c:55) [559]  (5.87 ns)

 <State 300>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_57', backprop.c:55) [559]  (5.87 ns)

 <State 301>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_57', backprop.c:55) [559]  (5.87 ns)

 <State 302>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_57', backprop.c:55) [559]  (5.87 ns)

 <State 303>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_58', backprop.c:55) [566]  (5.87 ns)

 <State 304>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_58', backprop.c:55) [566]  (5.87 ns)

 <State 305>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_58', backprop.c:55) [566]  (5.87 ns)

 <State 306>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_58', backprop.c:55) [566]  (5.87 ns)

 <State 307>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_58', backprop.c:55) [566]  (5.87 ns)

 <State 308>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_59', backprop.c:55) [573]  (5.87 ns)

 <State 309>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_59', backprop.c:55) [573]  (5.87 ns)

 <State 310>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_59', backprop.c:55) [573]  (5.87 ns)

 <State 311>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_59', backprop.c:55) [573]  (5.87 ns)

 <State 312>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_59', backprop.c:55) [573]  (5.87 ns)

 <State 313>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_60', backprop.c:55) [580]  (5.87 ns)

 <State 314>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_60', backprop.c:55) [580]  (5.87 ns)

 <State 315>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_60', backprop.c:55) [580]  (5.87 ns)

 <State 316>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_60', backprop.c:55) [580]  (5.87 ns)

 <State 317>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_60', backprop.c:55) [580]  (5.87 ns)

 <State 318>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_61', backprop.c:55) [587]  (5.87 ns)

 <State 319>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_61', backprop.c:55) [587]  (5.87 ns)

 <State 320>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_61', backprop.c:55) [587]  (5.87 ns)

 <State 321>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_61', backprop.c:55) [587]  (5.87 ns)

 <State 322>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_61', backprop.c:55) [587]  (5.87 ns)

 <State 323>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_62', backprop.c:55) [594]  (5.87 ns)

 <State 324>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_62', backprop.c:55) [594]  (5.87 ns)

 <State 325>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_62', backprop.c:55) [594]  (5.87 ns)

 <State 326>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_62', backprop.c:55) [594]  (5.87 ns)

 <State 327>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i1_62', backprop.c:55) [594]  (5.87 ns)

 <State 328>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('activations2_addr', backprop.c:53) [145]  (0 ns)
	'store' operation ('store_ln55', backprop.c:55) of variable 'add11_i1_62', backprop.c:55 on array 'activations2' [595]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
