

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Wed Apr 17 23:19:26 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_225     |k2c_dot_1     |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_fu_246  |k2c_bias_add  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + k2c_dense_label0  |    0|    0|         8|          4|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	5  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_flatten)
	4  / (exitcond_flatten)
7 --> 
	8  / true
8 --> 
	16  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 17 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 18 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.64ns)   --->   "%tmp_43 = add i64 %input_ndim_read_2, -1" [../C-Code-Original/include/k2c_core_layers.c:59]   --->   Operation 21 'add' 'tmp_43' <Predicate = (!tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_43, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:64]   --->   Operation 22 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_66 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 23 'partselect' 'tmp_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.45ns)   --->   "%icmp = icmp ne i63 %tmp_66, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 24 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 25 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 26 'load' 'outrows' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 27 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 28 'load' 'outcols' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 29 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 30 'load' 'innerdim' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_43, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:64]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 100, [2622 x float]* %bias_array, i64 100)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 100, [2622 x float]* %bias_array, i64 100)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 33 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:68]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 8.01>
ST_5 : Operation 36 [1/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 36 'load' 'outrows' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 37 [1/1] (0.54ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 37 'select' 'outrows2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 38 'load' 'outcols' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 39 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 40 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 41 'load' 'innerdim' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 42 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 43 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 44 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 2> <Delay = 5.73>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 47 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_13, %4 ]"   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 50 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 51 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.45ns)   --->   "%exitcond14 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 53 'icmp' 'exitcond14' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.54ns)   --->   "%j_mid2 = select i1 %exitcond14, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 54 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.64ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 55 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.54ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond14, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 56 'select' 'outrowidx_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 57 'trunc' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.11ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_68, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 58 'mul' 'outrowidx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (3.55ns)   --->   "%inneridx_mid2 = mul i13 %tmp_69, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 59 'mul' 'inneridx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.55> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 60 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 61 'trunc' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 62 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 63 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 64 [1/1] (2.44ns)   --->   "%tmp_44 = add i13 %tmp_72, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 64 'add' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %tmp_44 to i64" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 65 'zext' 'tmp_44_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_44_cast" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 66 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 67 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.53>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str34)" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 68 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 69 'load' 'bias_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 70 [1/1] (1.76ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 71 [1/1] (0.95ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 4> <Delay = 6.66>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_45 = phi float [ %bias_array_load, %.reset ], [ %tmp_50, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 72 'phi' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 73 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 74 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.64ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 75 'add' 'k_4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 77 'trunc' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 78 'trunc' 'tmp_74' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.27ns)   --->   "%tmp_46 = add i13 %tmp_74, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 79 'add' 'tmp_46' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i13 %tmp_46 to i64" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 80 'zext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_46_cast" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 81 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 82 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 83 [1/1] (3.53ns)   --->   "%tmp_47 = mul i20 %tmp_67, %tmp_73" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 83 'mul' 'tmp_47' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (1.36ns)   --->   "%tmp_48 = add i20 %tmp_47, %tmp_71" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 84 'add' 'tmp_48' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i20 %tmp_48 to i64" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 85 'zext' 'tmp_48_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_48_cast" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 86 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 87 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 88 [1/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 88 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 89 [1/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 89 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 10 <SV = 6> <Delay = 8.46>
ST_10 : Operation 90 [2/2] (8.46ns)   --->   "%tmp_49 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 90 'fmul' 'tmp_49' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 8.46>
ST_11 : Operation 91 [1/2] (8.46ns)   --->   "%tmp_49 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 91 'fmul' 'tmp_49' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.77>
ST_12 : Operation 92 [4/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 92 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 6.77>
ST_13 : Operation 93 [3/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 93 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 6.77>
ST_14 : Operation 94 [2/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 94 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 8.53>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str236) nounwind" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 95 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str236)" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 96 'specregionbegin' 'tmp_51' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 97 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:51]   --->   Operation 98 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 99 [1/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 99 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (1.76ns)   --->   "store float %tmp_50, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 100 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str236, i32 %tmp_51)" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 101 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 102 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.64>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str34, i32 %tmp_s)" [../C-Code-Original/include/k2c_core_layers.c:54]   --->   Operation 103 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (1.64ns)   --->   "%j_13 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 104 'add' 'j_13' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_numel_read_2  (read             ) [ 00100000000000000]
input_ndim_read_2   (read             ) [ 00100000000000000]
tmp                 (icmp             ) [ 01111111111111111]
StgValue_20         (br               ) [ 00000000000000000]
tmp_43              (add              ) [ 00100000000000000]
tmp_66              (partselect       ) [ 00000000000000000]
icmp                (icmp             ) [ 00000100000000000]
input_shape_addr    (getelementptr    ) [ 00000100000000000]
kernel_shape_addr   (getelementptr    ) [ 00000100000000000]
kernel_shape_addr_1 (getelementptr    ) [ 00000100000000000]
StgValue_31         (call             ) [ 00000000000000000]
StgValue_33         (call             ) [ 00000000000000000]
StgValue_34         (br               ) [ 00000000000000000]
StgValue_35         (ret              ) [ 00000000000000000]
outrows             (load             ) [ 00000000000000000]
outrows2            (select           ) [ 00000000000000000]
outcols             (load             ) [ 00000011111111111]
tmp_67              (trunc            ) [ 00000011111111111]
tmp_68              (trunc            ) [ 00000011111111111]
innerdim            (load             ) [ 00000011111111111]
tmp_69              (trunc            ) [ 00000011111111111]
cast                (zext             ) [ 00000000000000000]
cast1               (zext             ) [ 00000000000000000]
bound               (mul              ) [ 00000011111111111]
StgValue_46         (br               ) [ 00000111111111111]
indvar_flatten      (phi              ) [ 00000010000000000]
i                   (phi              ) [ 00000010000000000]
j                   (phi              ) [ 00000010000000000]
exitcond_flatten    (icmp             ) [ 00000011111111111]
indvar_flatten_next (add              ) [ 00000111111111111]
StgValue_52         (br               ) [ 00000000000000000]
exitcond14          (icmp             ) [ 00000000000000000]
j_mid2              (select           ) [ 00000001111111111]
i_s                 (add              ) [ 00000000000000000]
outrowidx_mid2_v_v  (select           ) [ 00000111111111111]
tmp_70              (trunc            ) [ 00000000000000000]
outrowidx_mid2      (mul              ) [ 00000000000000000]
inneridx_mid2       (mul              ) [ 00000001111111110]
tmp_71              (trunc            ) [ 00000001111111110]
tmp_72              (trunc            ) [ 00000000000000000]
bias_array_addr     (getelementptr    ) [ 00000001000000000]
tmp_44              (add              ) [ 00000000000000000]
tmp_44_cast         (zext             ) [ 00000000000000000]
output_array_addr   (getelementptr    ) [ 00000001111111110]
StgValue_67         (br               ) [ 00000000000000000]
tmp_s               (specregionbegin  ) [ 00000000111111111]
bias_array_load     (load             ) [ 00000011111111111]
StgValue_70         (store            ) [ 00000000000000000]
StgValue_71         (br               ) [ 00000011111111111]
tmp_45              (phi              ) [ 00000000111111110]
k                   (phi              ) [ 00000000100000000]
exitcond            (icmp             ) [ 00000011111111111]
k_4                 (add              ) [ 00000011111111111]
StgValue_76         (br               ) [ 00000000000000000]
tmp_73              (trunc            ) [ 00000000000000000]
tmp_74              (trunc            ) [ 00000000000000000]
tmp_46              (add              ) [ 00000000000000000]
tmp_46_cast         (zext             ) [ 00000000000000000]
input_array_addr    (getelementptr    ) [ 00000000010000000]
tmp_47              (mul              ) [ 00000000000000000]
tmp_48              (add              ) [ 00000000000000000]
tmp_48_cast         (zext             ) [ 00000000000000000]
kernel_array_addr   (getelementptr    ) [ 00000000010000000]
input_array_load    (load             ) [ 00000000001100000]
kernel_array_load   (load             ) [ 00000000001100000]
tmp_49              (fmul             ) [ 00000000111111110]
StgValue_95         (specloopname     ) [ 00000000000000000]
tmp_51              (specregionbegin  ) [ 00000000000000000]
StgValue_97         (speclooptripcount) [ 00000000000000000]
StgValue_98         (specpipeline     ) [ 00000000000000000]
tmp_50              (fadd             ) [ 00000011111111111]
StgValue_100        (store            ) [ 00000000000000000]
empty               (specregionend    ) [ 00000000000000000]
StgValue_102        (br               ) [ 00000011111111111]
empty_49            (specregionend    ) [ 00000000000000000]
j_13                (add              ) [ 00000111111111111]
StgValue_105        (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fwork">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="input_numel_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_ndim_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_shape_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_shape_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="0"/>
<pin id="117" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_shape_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="bias_array_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_array_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="13" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/7 StgValue_100/15 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_array_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="13" slack="0"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_array_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="20" slack="0"/>
<pin id="162" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="19" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/8 "/>
</bind>
</comp>

<comp id="171" class="1005" name="indvar_flatten_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="1"/>
<pin id="173" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="128" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="64" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="j_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="64" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_45_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="4"/>
<pin id="206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_45 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_45_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="k_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="64" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_k2c_dot_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="64" slack="0"/>
<pin id="230" dir="0" index="4" bw="64" slack="0"/>
<pin id="231" dir="0" index="5" bw="64" slack="0"/>
<pin id="232" dir="0" index="6" bw="32" slack="0"/>
<pin id="233" dir="0" index="7" bw="64" slack="0"/>
<pin id="234" dir="0" index="8" bw="64" slack="0"/>
<pin id="235" dir="0" index="9" bw="32" slack="0"/>
<pin id="236" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_k2c_bias_add_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="0" index="4" bw="8" slack="0"/>
<pin id="252" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="4"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_50/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_49/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_43_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_66_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="63" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="63" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="outrows2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_67_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_68_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_69_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cast1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bound_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="exitcond_flatten_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="0"/>
<pin id="332" dir="0" index="1" bw="128" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="indvar_flatten_next_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="128" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond14_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_mid2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="64" slack="0"/>
<pin id="350" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="outrowidx_mid2_v_v_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="64" slack="0"/>
<pin id="365" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_70_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_71_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_72_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_44_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="exitcond_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="3"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="k_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_73_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_74_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_46_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="0"/>
<pin id="406" dir="0" index="1" bw="13" slack="2"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_46_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_47_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="20" slack="3"/>
<pin id="416" dir="0" index="1" bw="20" slack="0"/>
<pin id="417" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_48_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="20" slack="0"/>
<pin id="421" dir="0" index="1" bw="20" slack="2"/>
<pin id="422" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_48_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="20" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="j_13_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="3"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_13/16 "/>
</bind>
</comp>

<comp id="434" class="1007" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="1"/>
<pin id="436" dir="0" index="1" bw="13" slack="0"/>
<pin id="437" dir="0" index="2" bw="13" slack="0"/>
<pin id="438" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/6 tmp_44/6 "/>
</bind>
</comp>

<comp id="442" class="1007" name="inneridx_mid2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="1"/>
<pin id="444" dir="0" index="1" bw="13" slack="0"/>
<pin id="445" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/6 "/>
</bind>
</comp>

<comp id="447" class="1005" name="input_numel_read_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="input_ndim_read_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="3"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_43_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="466" class="1005" name="icmp_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="471" class="1005" name="input_shape_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="1"/>
<pin id="473" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="kernel_shape_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="kernel_shape_addr_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="1"/>
<pin id="483" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="outcols_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_67_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="20" slack="3"/>
<pin id="493" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_68_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="1"/>
<pin id="498" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="501" class="1005" name="innerdim_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="3"/>
<pin id="503" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_69_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="1"/>
<pin id="508" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="511" class="1005" name="bound_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="1"/>
<pin id="513" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_next_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="128" slack="0"/>
<pin id="521" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="524" class="1005" name="j_mid2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="3"/>
<pin id="526" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="outrowidx_mid2_v_v_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="534" class="1005" name="inneridx_mid2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="2"/>
<pin id="536" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_71_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="20" slack="2"/>
<pin id="541" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="544" class="1005" name="bias_array_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="output_array_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="bias_array_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="exitcond_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="563" class="1005" name="k_4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="568" class="1005" name="input_array_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="1"/>
<pin id="570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="kernel_array_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="1"/>
<pin id="575" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="input_array_load_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_array_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="kernel_array_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_49_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_50_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="598" class="1005" name="j_13_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="126" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="72" pin="2"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="66" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="225" pin=9"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="262"><net_src comp="258" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="263"><net_src comp="204" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="272"><net_src comp="72" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="72" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="2"/><net_sink comp="225" pin=8"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="72" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="86" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="100" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="100" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="100" pin="7"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="297" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="100" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="175" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="175" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="197" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="197" pin="4"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="186" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="341" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="186" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="346" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="346" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="389"><net_src comp="218" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="218" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="218" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="218" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="418"><net_src comp="396" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="433"><net_src comp="36" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="369" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="377" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="446"><net_src comp="369" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="66" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="455"><net_src comp="72" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="460"><net_src comp="268" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="274" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="225" pin=8"/></net>

<net id="469"><net_src comp="291" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="474"><net_src comp="78" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="479"><net_src comp="92" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="484"><net_src comp="106" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="489"><net_src comp="100" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="494"><net_src comp="304" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="499"><net_src comp="308" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="504"><net_src comp="100" pin="7"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="509"><net_src comp="312" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="514"><net_src comp="324" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="522"><net_src comp="335" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="527"><net_src comp="346" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="532"><net_src comp="361" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="537"><net_src comp="442" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="542"><net_src comp="373" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="547"><net_src comp="119" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="552"><net_src comp="132" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="557"><net_src comp="126" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="562"><net_src comp="385" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="390" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="571"><net_src comp="145" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="576"><net_src comp="158" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="581"><net_src comp="152" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="586"><net_src comp="165" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="591"><net_src comp="264" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="596"><net_src comp="258" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="601"><net_src comp="429" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="197" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 3 4 7 15 }
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense : output_array | {3 4 }
	Port: k2c_dense : input_array | {1 2 8 9 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 5 }
	Port: k2c_dense : kernel_array | {1 2 8 9 }
	Port: k2c_dense : kernel_shape | {1 2 5 }
	Port: k2c_dense : bias_array | {3 4 6 7 }
	Port: k2c_dense : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_20 : 1
		StgValue_22 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
	State 4
	State 5
		outrows2 : 1
		tmp_67 : 1
		tmp_68 : 1
		tmp_69 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 6
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_52 : 2
		exitcond14 : 1
		j_mid2 : 2
		i_s : 1
		outrowidx_mid2_v_v : 2
		tmp_70 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_71 : 3
		tmp_72 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_44 : 5
		tmp_44_cast : 6
		output_array_addr : 7
	State 7
		StgValue_70 : 1
	State 8
		exitcond : 1
		k_4 : 1
		StgValue_76 : 2
		tmp_73 : 1
		tmp_74 : 1
		tmp_46 : 2
		tmp_46_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_47 : 2
		tmp_48 : 3
		tmp_48_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		StgValue_100 : 1
		empty : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_k2c_dot_1_fu_225     |    0    |    28   | 30.3147 |  23595  |  16689  |
|          |    grp_k2c_bias_add_fu_246    |    0    |    2    |   4.76  |   712   |   479   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_43_fu_274         |    0    |    0    |    0    |    0    |    71   |
|          |   indvar_flatten_next_fu_335  |    0    |    0    |    0    |    0    |   135   |
|          |           i_s_fu_355          |    0    |    0    |    0    |    0    |    71   |
|    add   |           k_4_fu_390          |    0    |    0    |    0    |    0    |    71   |
|          |         tmp_46_fu_404         |    0    |    0    |    0    |    0    |    20   |
|          |         tmp_48_fu_419         |    0    |    0    |    0    |    0    |    27   |
|          |          j_13_fu_429          |    0    |    0    |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_258          |    0    |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fmul   |           grp_fu_264          |    0    |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        outrows2_fu_297        |    0    |    0    |    0    |    0    |    64   |
|  select  |         j_mid2_fu_346         |    0    |    0    |    0    |    0    |    64   |
|          |   outrowidx_mid2_v_v_fu_361   |    0    |    0    |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_268          |    0    |    0    |    0    |    0    |    29   |
|          |          icmp_fu_291          |    0    |    0    |    0    |    0    |    29   |
|   icmp   |    exitcond_flatten_fu_330    |    0    |    0    |    0    |    0    |    50   |
|          |       exitcond14_fu_341       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_fu_385        |    0    |    0    |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          bound_fu_324         |    0    |    10   |    0    |    0    |    45   |
|    mul   |         tmp_47_fu_414         |    0    |    1    |    0    |    0    |    10   |
|          |      inneridx_mid2_fu_442     |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_434          |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   | input_numel_read_2_read_fu_66 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_2_read_fu_72 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|partselect|         tmp_66_fu_281         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_67_fu_304         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_68_fu_308         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_69_fu_312         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_70_fu_369         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_71_fu_373         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_72_fu_377         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_396         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_74_fu_400         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          cast_fu_316          |    0    |    0    |    0    |    0    |    0    |
|          |          cast1_fu_320         |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_44_cast_fu_381      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_409      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_48_cast_fu_424      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    48   | 35.0747 |  24662  |  18396  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_544  |   12   |
|  bias_array_load_reg_554  |   32   |
|       bound_reg_511       |   128  |
|      exitcond_reg_559     |    1   |
|         i_reg_182         |   64   |
|        icmp_reg_466       |    1   |
|indvar_flatten_next_reg_519|   128  |
|   indvar_flatten_reg_171  |   128  |
|      innerdim_reg_501     |   64   |
|   inneridx_mid2_reg_534   |   13   |
|  input_array_addr_reg_568 |   12   |
|  input_array_load_reg_578 |   32   |
| input_ndim_read_2_reg_452 |   64   |
| input_numel_read_2_reg_447|   64   |
|  input_shape_addr_reg_471 |    3   |
|        j_13_reg_598       |   64   |
|       j_mid2_reg_524      |   64   |
|         j_reg_193         |   64   |
|        k_4_reg_563        |   64   |
|         k_reg_214         |   64   |
| kernel_array_addr_reg_573 |   19   |
| kernel_array_load_reg_583 |   32   |
|kernel_shape_addr_1_reg_481|    3   |
| kernel_shape_addr_reg_476 |    3   |
|      outcols_reg_486      |   64   |
| output_array_addr_reg_549 |   12   |
| outrowidx_mid2_v_v_reg_529|   64   |
|       tmp_43_reg_461      |   64   |
|       tmp_45_reg_204      |   32   |
|       tmp_49_reg_588      |   32   |
|       tmp_50_reg_593      |   32   |
|       tmp_67_reg_491      |   20   |
|       tmp_68_reg_496      |   13   |
|       tmp_69_reg_506      |   13   |
|       tmp_71_reg_539      |   20   |
|        tmp_reg_457        |    1   |
+---------------------------+--------+
|           Total           |  1490  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_86   |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_100  |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_100  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_126  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_139  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_152  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_165  |  p0  |   2  |  19  |   38   ||    9    |
| grp_k2c_dot_1_fu_225 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_1_fu_225 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_1_fu_225 |  p8  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   546  ||   9.52  ||    90   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   48   |   35   |  24662 |  18396 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    9   |    -   |   90   |
|  Register |    -   |    -   |    -   |  1490  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   44   |  26152 |  18486 |
+-----------+--------+--------+--------+--------+--------+
