// Seed: 4210244015
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  assign id_1 = 1'd0;
  logic id_5;
  logic id_6;
  reg   id_7;
  logic id_8;
  always @(posedge id_0)
    #1
      if (1) begin
        SystemTFIdentifier(1);
      end else id_7 <= #1 1;
  logic id_9;
endmodule
