#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5998f33c36e0 .scope module, "calculadora_tb" "calculadora_tb" 2 1;
 .timescale 0 0;
P_0x5998f338cc50 .param/l "W" 1 2 3, +C4<00000000000000000000000001000000>;
v0x5998f33fc930_0 .var "clock", 0 0;
v0x5998f33fc9f0_0 .net "data", 63 0, L_0x5998f340eae0;  1 drivers
v0x5998f33fcab0_0 .var "opera", 0 0;
v0x5998f33fcb80_0 .var "read", 4 0;
v0x5998f33fcc50_0 .var "reset", 0 0;
S_0x5998f33c4720 .scope module, "dut" "calculadora" 2 9, 3 1 0, S_0x5998f33c36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "opera";
    .port_info 3 /INPUT 5 "read";
    .port_info 4 /OUTPUT 64 "data";
P_0x5998f3393580 .param/l "W" 0 3 2, +C4<00000000000000000000000001000000>;
L_0x5998f340e450 .functor BUFZ 64, L_0x5998f33fcfd0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5998f340e940 .functor BUFZ 1, v0x5998f33fcab0_0, C4<0>, C4<0>, C4<0>;
L_0x5998f340ebc0 .functor BUFZ 64, L_0x5998f340d9e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5998f340f220 .functor BUFZ 4, v0x5998f33fc150_0, C4<0000>, C4<0000>, C4<0000>;
v0x5998f33fafa0_0 .net "A", 63 0, L_0x5998f340ebc0;  1 drivers
v0x5998f33fb080_0 .net "ALUctl", 3 0, L_0x5998f340f220;  1 drivers
v0x5998f33fb150_0 .net "ALUout", 63 0, L_0x5998f33fcfd0;  1 drivers
v0x5998f33fb250_0 .net "B", 63 0, L_0x5998f340f090;  1 drivers
v0x5998f33fb320_0 .net "Data1", 63 0, L_0x5998f340d9e0;  1 drivers
v0x5998f33fb3c0_0 .net "Data2", 63 0, L_0x5998f340e060;  1 drivers
v0x5998f33fb490_0 .net "Overflow", 0 0, L_0x5998f33fd090;  1 drivers
v0x5998f33fb560_0 .net "Read1", 4 0, L_0x5998f340e5b0;  1 drivers
v0x5998f33fb630_0 .net "Read2", 4 0, L_0x5998f340e780;  1 drivers
v0x5998f33fb700_0 .net "RegWrite", 0 0, L_0x5998f340e940;  1 drivers
v0x5998f33fb7d0_0 .net "WriteData", 63 0, L_0x5998f340e450;  1 drivers
v0x5998f33fb8a0_0 .net "WriteReg", 4 0, L_0x5998f340e310;  1 drivers
v0x5998f33fb970_0 .net "Zero", 0 0, L_0x5998f340d320;  1 drivers
v0x5998f33fba40_0 .net *"_ivl_17", 0 0, L_0x5998f340e9b0;  1 drivers
o0x7022d9bc8b58 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5998f33fbae0_0 name=_ivl_18
v0x5998f33fbb80_0 .net *"_ivl_25", 0 0, L_0x5998f340ed10;  1 drivers
v0x5998f33fbc20_0 .net *"_ivl_27", 0 0, L_0x5998f340edb0;  1 drivers
v0x5998f33fbce0_0 .net *"_ivl_29", 11 0, L_0x5998f340eea0;  1 drivers
v0x5998f33fbdc0_0 .net *"_ivl_30", 63 0, L_0x5998f340ef40;  1 drivers
L_0x7022d9b7f3c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fbea0_0 .net *"_ivl_33", 51 0, L_0x7022d9b7f3c0;  1 drivers
v0x5998f33fbf80_0 .net *"_ivl_9", 4 0, L_0x5998f340e510;  1 drivers
v0x5998f33fc060_0 .net "address_rom", 3 0, v0x5998f33fc600_0;  1 drivers
v0x5998f33fc150_0 .var "alu_operation", 3 0;
v0x5998f33fc210_0 .net "clock", 0 0, v0x5998f33fc930_0;  1 drivers
v0x5998f33fc2e0_0 .net "data", 63 0, L_0x5998f340eae0;  alias, 1 drivers
v0x5998f33fc3a0_0 .net "data_rom", 31 0, L_0x5998f340f2e0;  1 drivers
L_0x7022d9b7f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5998f33fc490_0 .net "oe_rom", 0 0, L_0x7022d9b7f378;  1 drivers
v0x5998f33fc560_0 .net "opera", 0 0, v0x5998f33fcab0_0;  1 drivers
v0x5998f33fc600_0 .var "prog_count", 3 0;
v0x5998f33fc6c0_0 .net "read", 4 0, v0x5998f33fcb80_0;  1 drivers
v0x5998f33fc7a0_0 .net "reset", 0 0, v0x5998f33fcc50_0;  1 drivers
E_0x5998f33b8d30 .event posedge, v0x5998f33fc560_0;
E_0x5998f33b8150 .event anyedge, v0x5998f33f91e0_0;
E_0x5998f3380f10 .event posedge, v0x5998f33fc7a0_0;
L_0x5998f340e310 .part L_0x5998f340f2e0, 7, 5;
L_0x5998f340e510 .part L_0x5998f340f2e0, 15, 5;
L_0x5998f340e5b0 .functor MUXZ 5, v0x5998f33fcb80_0, L_0x5998f340e510, v0x5998f33fcab0_0, C4<>;
L_0x5998f340e780 .part L_0x5998f340f2e0, 20, 5;
L_0x5998f340e9b0 .reduce/nor v0x5998f33fcab0_0;
L_0x5998f340eae0 .functor MUXZ 64, o0x7022d9bc8b58, L_0x5998f340d9e0, L_0x5998f340e9b0, C4<>;
L_0x5998f340ed10 .part L_0x5998f340f2e0, 5, 1;
L_0x5998f340edb0 .reduce/nor L_0x5998f340ed10;
L_0x5998f340eea0 .part L_0x5998f340f2e0, 20, 12;
L_0x5998f340ef40 .concat [ 12 52 0 0], L_0x5998f340eea0, L_0x7022d9b7f3c0;
L_0x5998f340f090 .functor MUXZ 64, L_0x5998f340e060, L_0x5998f340ef40, L_0x5998f340edb0, C4<>;
S_0x5998f33c5670 .scope module, "calc" "alu" 3 24, 3 132 0, S_0x5998f33c4720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "ALUout";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Zero";
P_0x5998f33dbd60 .param/l "ADD" 1 3 143, C4<0010>;
P_0x5998f33dbda0 .param/l "AND" 1 3 141, C4<0000>;
P_0x5998f33dbde0 .param/l "LESSTHAN" 1 3 145, C4<0111>;
P_0x5998f33dbe20 .param/l "NOR" 1 3 146, C4<1100>;
P_0x5998f33dbe60 .param/l "OR" 1 3 142, C4<0001>;
P_0x5998f33dbea0 .param/l "SUB" 1 3 144, C4<0110>;
P_0x5998f33dbee0 .param/l "W" 0 3 133, +C4<00000000000000000000000001000000>;
L_0x5998f33fcfd0 .functor BUFZ 64, v0x5998f33f8bb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5998f33fd090 .functor BUFZ 1, v0x5998f33f8af0_0, C4<0>, C4<0>, C4<0>;
v0x5998f33b23e0_0 .net "A", 63 0, L_0x5998f340ebc0;  alias, 1 drivers
v0x5998f33bef90_0 .net "ALUctl", 3 0, L_0x5998f340f220;  alias, 1 drivers
v0x5998f33c5050_0 .net "ALUout", 63 0, L_0x5998f33fcfd0;  alias, 1 drivers
v0x5998f338b790_0 .net "B", 63 0, L_0x5998f340f090;  alias, 1 drivers
v0x5998f338bab0_0 .net "Overflow", 0 0, L_0x5998f33fd090;  alias, 1 drivers
v0x5998f33f86d0_0 .net "Zero", 0 0, L_0x5998f340d320;  alias, 1 drivers
L_0x7022d9b7f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5998f33f8790_0 .net/2u *"_ivl_10", 0 0, L_0x7022d9b7f0f0;  1 drivers
L_0x7022d9b7f060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33f8870_0 .net/2u *"_ivl_4", 63 0, L_0x7022d9b7f060;  1 drivers
v0x5998f33f8950_0 .net *"_ivl_6", 0 0, L_0x5998f340d1b0;  1 drivers
L_0x7022d9b7f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5998f33f8a10_0 .net/2u *"_ivl_8", 0 0, L_0x7022d9b7f0a8;  1 drivers
v0x5998f33f8af0_0 .var "reg_overflow", 0 0;
v0x5998f33f8bb0_0 .var "resultado", 63 0;
E_0x5998f33db340 .event anyedge, v0x5998f338b790_0, v0x5998f33b23e0_0, v0x5998f33bef90_0;
L_0x5998f340d1b0 .cmp/eq 64, v0x5998f33f8bb0_0, L_0x7022d9b7f060;
L_0x5998f340d320 .functor MUXZ 1, L_0x7022d9b7f0f0, L_0x7022d9b7f0a8, L_0x5998f340d1b0, C4<>;
S_0x5998f33c7310 .scope module, "mem" "rom" 3 13, 4 1 0, S_0x5998f33c4720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /OUTPUT 32 "data";
P_0x5998f3382e10 .param/l "L" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x5998f3382e50 .param/l "W" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x5998f340f2e0 .functor BUFT 32, L_0x5998f33fcd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5998f33f8e60_0 .net *"_ivl_0", 31 0, L_0x5998f33fcd40;  1 drivers
v0x5998f33f8f60_0 .net *"_ivl_2", 5 0, L_0x5998f33fce40;  1 drivers
L_0x7022d9b7f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5998f33f9040_0 .net *"_ivl_5", 1 0, L_0x7022d9b7f018;  1 drivers
v0x5998f33f9100_0 .net "address", 3 0, v0x5998f33fc600_0;  alias, 1 drivers
v0x5998f33f91e0_0 .net "data", 31 0, L_0x5998f340f2e0;  alias, 1 drivers
v0x5998f33f9310 .array "mem", 0 15, 31 0;
v0x5998f33f93d0_0 .net "oe", 0 0, L_0x7022d9b7f378;  alias, 1 drivers
L_0x5998f33fcd40 .array/port v0x5998f33f9310, L_0x5998f33fce40;
L_0x5998f33fce40 .concat [ 4 2 0 0], v0x5998f33fc600_0, L_0x7022d9b7f018;
S_0x5998f33f9510 .scope module, "regs" "registerfile" 3 38, 3 109 0, S_0x5998f33c4720;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read1";
    .port_info 1 /INPUT 5 "Read2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 64 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 64 "Data1";
    .port_info 6 /OUTPUT 64 "Data2";
    .port_info 7 /INPUT 1 "clock";
P_0x5998f33f96f0 .param/l "W" 0 3 110, +C4<00000000000000000000000001000000>;
v0x5998f33f9900_0 .net "Data1", 63 0, L_0x5998f340d9e0;  alias, 1 drivers
v0x5998f33f99e0_0 .net "Data2", 63 0, L_0x5998f340e060;  alias, 1 drivers
v0x5998f33f9ac0_0 .net "Read1", 4 0, L_0x5998f340e5b0;  alias, 1 drivers
v0x5998f33f9bb0_0 .net "Read2", 4 0, L_0x5998f340e780;  alias, 1 drivers
v0x5998f33f9c90_0 .net "RegWrite", 0 0, L_0x5998f340e940;  alias, 1 drivers
v0x5998f33f9da0_0 .net "WriteData", 63 0, L_0x5998f340e450;  alias, 1 drivers
v0x5998f33f9e80_0 .net "WriteReg", 4 0, L_0x5998f340e310;  alias, 1 drivers
v0x5998f33f9f60_0 .net *"_ivl_0", 31 0, L_0x5998f340d500;  1 drivers
v0x5998f33fa040_0 .net *"_ivl_10", 63 0, L_0x5998f340d7d0;  1 drivers
v0x5998f33fa120_0 .net *"_ivl_12", 6 0, L_0x5998f340d870;  1 drivers
L_0x7022d9b7f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa200_0 .net *"_ivl_15", 1 0, L_0x7022d9b7f210;  1 drivers
v0x5998f33fa2e0_0 .net *"_ivl_18", 31 0, L_0x5998f340dbc0;  1 drivers
L_0x7022d9b7f258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa3c0_0 .net *"_ivl_21", 26 0, L_0x7022d9b7f258;  1 drivers
L_0x7022d9b7f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa4a0_0 .net/2u *"_ivl_22", 31 0, L_0x7022d9b7f2a0;  1 drivers
v0x5998f33fa580_0 .net *"_ivl_24", 0 0, L_0x5998f340dd40;  1 drivers
L_0x7022d9b7f2e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa640_0 .net/2u *"_ivl_26", 63 0, L_0x7022d9b7f2e8;  1 drivers
v0x5998f33fa720_0 .net *"_ivl_28", 63 0, L_0x5998f340de30;  1 drivers
L_0x7022d9b7f138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa800_0 .net *"_ivl_3", 26 0, L_0x7022d9b7f138;  1 drivers
v0x5998f33fa8e0_0 .net *"_ivl_30", 6 0, L_0x5998f340df20;  1 drivers
L_0x7022d9b7f330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5998f33fa9c0_0 .net *"_ivl_33", 1 0, L_0x7022d9b7f330;  1 drivers
L_0x7022d9b7f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33faaa0_0 .net/2u *"_ivl_4", 31 0, L_0x7022d9b7f180;  1 drivers
v0x5998f33fab80_0 .net *"_ivl_6", 0 0, L_0x5998f340d690;  1 drivers
L_0x7022d9b7f1c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5998f33fac40_0 .net/2u *"_ivl_8", 63 0, L_0x7022d9b7f1c8;  1 drivers
v0x5998f33fad20_0 .net "clock", 0 0, v0x5998f33fc930_0;  alias, 1 drivers
v0x5998f33fade0 .array "registers", 0 31, 63 0;
E_0x5998f33d9f40 .event posedge, v0x5998f33fad20_0;
L_0x5998f340d500 .concat [ 5 27 0 0], L_0x5998f340e5b0, L_0x7022d9b7f138;
L_0x5998f340d690 .cmp/eq 32, L_0x5998f340d500, L_0x7022d9b7f180;
L_0x5998f340d7d0 .array/port v0x5998f33fade0, L_0x5998f340d870;
L_0x5998f340d870 .concat [ 5 2 0 0], L_0x5998f340e5b0, L_0x7022d9b7f210;
L_0x5998f340d9e0 .functor MUXZ 64, L_0x5998f340d7d0, L_0x7022d9b7f1c8, L_0x5998f340d690, C4<>;
L_0x5998f340dbc0 .concat [ 5 27 0 0], L_0x5998f340e780, L_0x7022d9b7f258;
L_0x5998f340dd40 .cmp/eq 32, L_0x5998f340dbc0, L_0x7022d9b7f2a0;
L_0x5998f340de30 .array/port v0x5998f33fade0, L_0x5998f340df20;
L_0x5998f340df20 .concat [ 5 2 0 0], L_0x5998f340e780, L_0x7022d9b7f330;
L_0x5998f340e060 .functor MUXZ 64, L_0x5998f340de30, L_0x7022d9b7f2e8, L_0x5998f340dd40, C4<>;
    .scope S_0x5998f33c7310;
T_0 ;
    %vpi_call 4 14 "$readmemh", "rom.hex", v0x5998f33f9310, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5998f33c5670;
T_1 ;
    %wait E_0x5998f33db340;
    %load/vec4 v0x5998f33bef90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %and;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %or;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %add;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %load/vec4 v0x5998f33b23e0_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v0x5998f338b790_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x5998f33f8bb0_0;
    %parti/s 1, 63, 7;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/1 T_1.9, 8;
    %load/vec4 v0x5998f33b23e0_0;
    %parti/s 1, 63, 7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.13, 11;
    %load/vec4 v0x5998f338b790_0;
    %parti/s 1, 63, 7;
    %and;
T_1.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.12, 10;
    %load/vec4 v0x5998f33f8bb0_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %and;
T_1.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.9;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5998f33f8af0_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5998f33f8af0_0, 0, 1;
T_1.8 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %sub;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %load/vec4 v0x5998f33b23e0_0;
    %parti/s 1, 63, 7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.18, 10;
    %load/vec4 v0x5998f338b790_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %and;
T_1.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v0x5998f33f8bb0_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/1 T_1.16, 8;
    %load/vec4 v0x5998f33b23e0_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.20, 11;
    %load/vec4 v0x5998f338b790_0;
    %parti/s 1, 63, 7;
    %and;
T_1.20;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.19, 10;
    %load/vec4 v0x5998f33f8bb0_0;
    %parti/s 1, 63, 7;
    %and;
T_1.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.16;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5998f33f8af0_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5998f33f8af0_0, 0, 1;
T_1.15 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 64;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5998f33b23e0_0;
    %load/vec4 v0x5998f338b790_0;
    %or;
    %inv;
    %store/vec4 v0x5998f33f8bb0_0, 0, 64;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5998f33f9510;
T_2 ;
    %wait E_0x5998f33d9f40;
    %load/vec4 v0x5998f33f9c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5998f33f9e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5998f33f9da0_0;
    %load/vec4 v0x5998f33f9e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5998f33fade0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5998f33c4720;
T_3 ;
    %wait E_0x5998f3380f10;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5998f33fc600_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5998f33c4720;
T_4 ;
    %wait E_0x5998f33b8150;
    %load/vec4 v0x5998f33fc3a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5998f33fc3a0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5998f33fc3a0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5998f33fc3a0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5998f33fc150_0, 0;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5998f33c4720;
T_5 ;
    %wait E_0x5998f33b8d30;
    %load/vec4 v0x5998f33fc600_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5998f33fc600_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5998f33c36e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5998f33fc930_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5998f33c36e0;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc930_0;
    %inv;
    %store/vec4 v0x5998f33fc930_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5998f33c36e0;
T_8 ;
    %vpi_call 2 14 "$dumpfile", "calculadora_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5998f33c36e0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcc50_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcc50_0, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 3, 0, 64;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 28 "$display", "Acerto: RF[%d] = %d, esperado 3.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 30 "$display", "Erro: RF[%d] = %d, esperado 3.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 5, 0, 64;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 35 "$display", "Acerto: RF[%d] = %d, esperado 5.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 37 "$display", "Erro: RF[%d] = %d, esperado 5.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 6, 0, 64;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 2 42 "$display", "Acerto: RF[%d] = %d, esperado 6.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call 2 44 "$display", "Erro: RF[%d] = %d, esperado 6.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 6, 0, 64;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 49 "$display", "Acerto: RF[%d] = %d, esperado 6.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 51 "$display", "Erro: RF[%d] = %d, esperado 6.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 8, 0, 64;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 2 56 "$display", "Acerto: RF[%d] = %d, esperado 8.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call 2 58 "$display", "Erro: RF[%d] = %d, esperado 8.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_8.10, 4;
    %vpi_call 2 63 "$display", "Acerto: RF[%d] = %d, esperado 0.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call 2 65 "$display", "Erro: RF[%d] = %d, esperado 0.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 1036, 0, 64;
    %jmp/0xz  T_8.12, 4;
    %vpi_call 2 70 "$display", "Acerto: RF[%d] = %d, esperado 1036.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call 2 72 "$display", "Erro: RF[%d] = %d, esperado 1036.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 1039, 0, 64;
    %jmp/0xz  T_8.14, 4;
    %vpi_call 2 77 "$display", "Acerto: RF[%d] = %d, esperado 1039.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call 2 79 "$display", "Erro: RF[%d] = %d, esperado 1039.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 4, 0, 64;
    %jmp/0xz  T_8.16, 4;
    %vpi_call 2 84 "$display", "Acerto: RF[%d] = %d, esperado 4.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call 2 86 "$display", "Erro: RF[%d] = %d, esperado 4.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 36, 0, 64;
    %jmp/0xz  T_8.18, 4;
    %vpi_call 2 91 "$display", "Acerto: RF[%d] = %d, esperado 36.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call 2 93 "$display", "Erro: RF[%d] = %d, esperado 36.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_8.20, 4;
    %vpi_call 2 98 "$display", "Acerto: RF[%d] = %d, esperado 0.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call 2 100 "$display", "Erro: RF[%d] = %d, esperado 0.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 4, 0, 64;
    %jmp/0xz  T_8.22, 4;
    %vpi_call 2 105 "$display", "Acerto: RF[%d] = %d, esperado 4.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call 2 107 "$display", "Erro: RF[%d] = %d, esperado 4.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 42, 0, 64;
    %jmp/0xz  T_8.24, 4;
    %vpi_call 2 112 "$display", "Acerto: RF[%d] = %d, esperado 42.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.25;
T_8.24 ;
    %vpi_call 2 114 "$display", "Erro: RF[%d] = %d, esperado 42.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 51, 0, 64;
    %jmp/0xz  T_8.26, 4;
    %vpi_call 2 119 "$display", "Acerto: RF[%d] = %d, esperado 51.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.27;
T_8.26 ;
    %vpi_call 2 121 "$display", "Erro: RF[%d] = %d, esperado 51.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 9, 0, 64;
    %jmp/0xz  T_8.28, 4;
    %vpi_call 2 126 "$display", "Acerto: RF[%d] = %d, esperado 9.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.29;
T_8.28 ;
    %vpi_call 2 128 "$display", "Erro: RF[%d] = %d, esperado 9.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5998f33fcab0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x5998f33fcb80_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5998f33fc9f0_0;
    %cmpi/e 1040, 0, 64;
    %jmp/0xz  T_8.30, 4;
    %vpi_call 2 133 "$display", "Acerto: RF[%d] = %d, esperado 1040.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
    %jmp T_8.31;
T_8.30 ;
    %vpi_call 2 135 "$display", "Erro: RF[%d] = %d, esperado 1040.", v0x5998f33fcb80_0, v0x5998f33fc9f0_0 {0 0 0};
T_8.31 ;
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "calculadora_tb_ricardo.v";
    "calculadora.v";
    "rom.v";
