{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576661186800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576661186800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 17:26:26 2019 " "Processing started: Wed Dec 18 17:26:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576661186800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661186800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661186800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576661187238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576661187238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.v" "" { Text "F:/Single-cycle CPU/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196704 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regfile.v " "Can't analyze file -- file regfile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576661196704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.v" "" { Text "F:/Single-cycle CPU/cpu/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "F:/Single-cycle CPU/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "F:/Single-cycle CPU/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "cpu/dffe32.v" "" { Text "F:/Single-cycle CPU/cpu/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/Single-cycle CPU/cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cpu_control_single.v(18) " "Verilog HDL Declaration warning at cpu_control_single.v(18): \"type\" is SystemVerilog-2005 keyword" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_control_single.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control_single " "Found entity 1: cpu_control_single" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "F:/Single-cycle CPU/instructionmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernelmem.v 1 1 " "Found 1 design units, including 1 entities, in source file kernelmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernelmem " "Found entity 1: kernelmem" {  } { { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file turn7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn7seg " "Found entity 1: turn7seg" {  } { { "turn7seg.v" "" { Text "F:/Single-cycle CPU/turn7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/Single-cycle CPU/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmem " "Found entity 1: clockmem" {  } { { "clockmem.v" "" { Text "F:/Single-cycle CPU/clockmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file ledrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledrmem " "Found entity 1: ledrmem" {  } { { "ledrmem.v" "" { Text "F:/Single-cycle CPU/ledrmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardmem.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardmem " "Found entity 1: keyboardmem" {  } { { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/e_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/e_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_clock " "Found entity 1: e_clock" {  } { { "clock/e_clock.v" "" { Text "F:/Single-cycle CPU/clock/e_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/num2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/num2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 num2ascii " "Found entity 1: num2ascii" {  } { { "clock/num2ascii.v" "" { Text "F:/Single-cycle CPU/clock/num2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga/vga_top.v" "" { Text "F:/Single-cycle CPU/vga/vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga/vga_display.v" "" { Text "F:/Single-cycle CPU/vga/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "vga/vga_font.v" "" { Text "F:/Single-cycle CPU/vga/vga_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp08.v(68) " "Verilog HDL information at exp08.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "temp-debug/exp08.v" "" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/exp08.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/exp08.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp08 " "Found entity 1: exp08" {  } { { "temp-debug/exp08.v" "" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "temp-debug/ps2_keyboard.v" "" { Text "F:/Single-cycle CPU/temp-debug/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sa cpu.v(32) " "Verilog HDL Implicit Net warning at cpu.v(32): created implicit net for \"sa\"" {  } { { "cpu/cpu.v" "" { Text "F:/Single-cycle CPU/cpu/cpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp12.v 1 1 " "Using design file exp12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp12 " "Found entity 1: exp12" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661196860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp12 " "Elaborating entity \"exp12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_hand exp12.v(108) " "Verilog HDL or VHDL warning at exp12.v(108): object \"cpuclk_hand\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyboard_enable exp12.v(136) " "Verilog HDL or VHDL warning at exp12.v(136): object \"keyboard_enable\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyboard_addr exp12.v(137) " "Verilog HDL or VHDL warning at exp12.v(137): object \"keyboard_addr\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "keyboardmemout_cpu exp12.v(138) " "Verilog HDL warning at exp12.v(138): object keyboardmemout_cpu used but never assigned" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 138 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in exp12.v(229) " "Verilog HDL or VHDL warning at exp12.v(229): object \"in\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_debug exp12.v(232) " "Verilog HDL or VHDL warning at exp12.v(232): object \"cpuclk_debug\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp12.v(101) " "Verilog HDL assignment warning at exp12.v(101): truncated value with size 32 to match size of target (4)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_enable exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"ledrmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_addr exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"ledrmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_enable exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"kernelmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_enable exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"clockmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_enable exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"vga_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memout exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"memout\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_addr exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"clockmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_addr exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"vga_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_addr exp12.v(177) " "Verilog HDL Always Construct warning at exp12.v(177): inferring latch(es) for variable \"kernelmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc exp12.v(252) " "Verilog HDL Always Construct warning at exp12.v(252): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyboardmemout_cpu 0 exp12.v(138) " "Net \"keyboardmemout_cpu\" at exp12.v(138) has no driver or initial value, using a default initial value '0'" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1..0\] exp12.v(21) " "Output port \"LEDR\[1..0\]\" at exp12.v(21) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 exp12.v(26) " "Output port \"HEX2\" at exp12.v(26) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 exp12.v(27) " "Output port \"HEX3\" at exp12.v(27) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 exp12.v(28) " "Output port \"HEX4\" at exp12.v(28) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 exp12.v(29) " "Output port \"HEX5\" at exp12.v(29) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR exp12.v(32) " "Output port \"DRAM_ADDR\" at exp12.v(32) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA exp12.v(33) " "Output port \"DRAM_BA\" at exp12.v(33) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N exp12.v(34) " "Output port \"DRAM_CAS_N\" at exp12.v(34) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE exp12.v(35) " "Output port \"DRAM_CKE\" at exp12.v(35) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK exp12.v(36) " "Output port \"DRAM_CLK\" at exp12.v(36) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N exp12.v(37) " "Output port \"DRAM_CS_N\" at exp12.v(37) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM exp12.v(39) " "Output port \"DRAM_LDQM\" at exp12.v(39) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N exp12.v(40) " "Output port \"DRAM_RAS_N\" at exp12.v(40) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM exp12.v(41) " "Output port \"DRAM_UDQM\" at exp12.v(41) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N exp12.v(42) " "Output port \"DRAM_WE_N\" at exp12.v(42) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N exp12.v(48) " "Output port \"TD_RESET_N\" at exp12.v(48) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT exp12.v(65) " "Output port \"AUD_DACDAT\" at exp12.v(65) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK exp12.v(67) " "Output port \"AUD_XCK\" at exp12.v(67) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST exp12.v(76) " "Output port \"ADC_CONVST\" at exp12.v(76) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN exp12.v(77) " "Output port \"ADC_DIN\" at exp12.v(77) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK exp12.v(79) " "Output port \"ADC_SCLK\" at exp12.v(79) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK exp12.v(82) " "Output port \"FPGA_I2C_SCLK\" at exp12.v(82) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD exp12.v(88) " "Output port \"IRDA_TXD\" at exp12.v(88) has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[0\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[0\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[1\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[1\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[2\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[2\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[3\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[3\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[4\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[4\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[5\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[5\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[6\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[6\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[7\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[7\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[8\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[8\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[9\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[9\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[10\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[10\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[11\] exp12.v(177) " "Inferred latch for \"kernelmem_addr\[11\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[0\] exp12.v(177) " "Inferred latch for \"vga_addr\[0\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[1\] exp12.v(177) " "Inferred latch for \"vga_addr\[1\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[2\] exp12.v(177) " "Inferred latch for \"vga_addr\[2\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[3\] exp12.v(177) " "Inferred latch for \"vga_addr\[3\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[4\] exp12.v(177) " "Inferred latch for \"vga_addr\[4\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[5\] exp12.v(177) " "Inferred latch for \"vga_addr\[5\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[6\] exp12.v(177) " "Inferred latch for \"vga_addr\[6\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[7\] exp12.v(177) " "Inferred latch for \"vga_addr\[7\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[8\] exp12.v(177) " "Inferred latch for \"vga_addr\[8\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[9\] exp12.v(177) " "Inferred latch for \"vga_addr\[9\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_addr exp12.v(177) " "Inferred latch for \"clockmem_addr\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[0\] exp12.v(177) " "Inferred latch for \"memout\[0\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[1\] exp12.v(177) " "Inferred latch for \"memout\[1\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[2\] exp12.v(177) " "Inferred latch for \"memout\[2\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[3\] exp12.v(177) " "Inferred latch for \"memout\[3\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[4\] exp12.v(177) " "Inferred latch for \"memout\[4\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[5\] exp12.v(177) " "Inferred latch for \"memout\[5\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[6\] exp12.v(177) " "Inferred latch for \"memout\[6\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[7\] exp12.v(177) " "Inferred latch for \"memout\[7\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[8\] exp12.v(177) " "Inferred latch for \"memout\[8\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[9\] exp12.v(177) " "Inferred latch for \"memout\[9\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[10\] exp12.v(177) " "Inferred latch for \"memout\[10\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[11\] exp12.v(177) " "Inferred latch for \"memout\[11\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[12\] exp12.v(177) " "Inferred latch for \"memout\[12\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[13\] exp12.v(177) " "Inferred latch for \"memout\[13\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[14\] exp12.v(177) " "Inferred latch for \"memout\[14\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[15\] exp12.v(177) " "Inferred latch for \"memout\[15\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[16\] exp12.v(177) " "Inferred latch for \"memout\[16\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[17\] exp12.v(177) " "Inferred latch for \"memout\[17\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[18\] exp12.v(177) " "Inferred latch for \"memout\[18\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[19\] exp12.v(177) " "Inferred latch for \"memout\[19\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[20\] exp12.v(177) " "Inferred latch for \"memout\[20\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[21\] exp12.v(177) " "Inferred latch for \"memout\[21\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196860 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[22\] exp12.v(177) " "Inferred latch for \"memout\[22\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[23\] exp12.v(177) " "Inferred latch for \"memout\[23\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[24\] exp12.v(177) " "Inferred latch for \"memout\[24\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[25\] exp12.v(177) " "Inferred latch for \"memout\[25\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[26\] exp12.v(177) " "Inferred latch for \"memout\[26\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[27\] exp12.v(177) " "Inferred latch for \"memout\[27\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[28\] exp12.v(177) " "Inferred latch for \"memout\[28\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[29\] exp12.v(177) " "Inferred latch for \"memout\[29\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[30\] exp12.v(177) " "Inferred latch for \"memout\[30\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[31\] exp12.v(177) " "Inferred latch for \"memout\[31\]\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_enable exp12.v(177) " "Inferred latch for \"vga_enable\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_enable exp12.v(177) " "Inferred latch for \"clockmem_enable\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_enable exp12.v(177) " "Inferred latch for \"kernelmem_enable\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_addr exp12.v(177) " "Inferred latch for \"ledrmem_addr\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_enable exp12.v(177) " "Inferred latch for \"ledrmem_enable\" at exp12.v(177)" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661196876 "|exp12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:c1 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:c1\"" {  } { { "exp12.v" "c1" { Text "F:/Single-cycle CPU/exp12.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_clock e_clock:ec " "Elaborating entity \"e_clock\" for hierarchy \"e_clock:ec\"" {  } { { "exp12.v" "ec" { Text "F:/Single-cycle CPU/exp12.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(30) " "Verilog HDL assignment warning at e_clock.v(30): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/Single-cycle CPU/clock/e_clock.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(33) " "Verilog HDL assignment warning at e_clock.v(33): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/Single-cycle CPU/clock/e_clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(36) " "Verilog HDL assignment warning at e_clock.v(36): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/Single-cycle CPU/clock/e_clock.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(39) " "Verilog HDL assignment warning at e_clock.v(39): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/Single-cycle CPU/clock/e_clock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|e_clock:ec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2ascii e_clock:ec\|num2ascii:i0 " "Elaborating entity \"num2ascii\" for hierarchy \"e_clock:ec\|num2ascii:i0\"" {  } { { "clock/e_clock.v" "i0" { Text "F:/Single-cycle CPU/clock/e_clock.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp08 exp08:debug " "Elaborating entity \"exp08\" for hierarchy \"exp08:debug\"" {  } { { "exp12.v" "debug" { Text "F:/Single-cycle CPU/exp12.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count exp08.v(53) " "Verilog HDL or VHDL warning at exp08.v(53): object \"count\" assigned a value but never read" {  } { { "temp-debug/exp08.v" "" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp08.v(76) " "Verilog HDL assignment warning at exp08.v(76): truncated value with size 32 to match size of target (8)" {  } { { "temp-debug/exp08.v" "" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard exp08:debug\|ps2_keyboard:p " "Elaborating entity \"ps2_keyboard\" for hierarchy \"exp08:debug\|ps2_keyboard:p\"" {  } { { "temp-debug/exp08.v" "p" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram exp08:debug\|ram:r " "Elaborating entity \"ram\" for hierarchy \"exp08:debug\|ram:r\"" {  } { { "temp-debug/exp08.v" "r" { Text "F:/Single-cycle CPU/temp-debug/exp08.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CapsLock ram.v(17) " "Verilog HDL Always Construct warning at ram.v(17): variable \"CapsLock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(18) " "Verilog HDL Always Construct warning at ram.v(18): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(19) " "Verilog HDL Always Construct warning at ram.v(19): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(21) " "Verilog HDL Always Construct warning at ram.v(21): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(24) " "Verilog HDL Always Construct warning at ram.v(24): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576661196907 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ram.v(5) " "Net \"ram.data_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576661196923 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ram.v(5) " "Net \"ram.waddr_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576661196923 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ram.v(5) " "Net \"ram.we_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576661196923 "|exp12|exp08:debug|ram:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top vga_top:v " "Elaborating entity \"vga_top\" for hierarchy \"vga_top:v\"" {  } { { "exp12.v" "v" { Text "F:/Single-cycle CPU/exp12.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen vga_top:v\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"vga_top:v\|clkgen:my_vgaclk\"" {  } { { "vga/vga_top.v" "my_vgaclk" { Text "F:/Single-cycle CPU/vga/vga_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_top:v\|vga_ctrl:v1 " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_top:v\|vga_ctrl:v1\"" {  } { { "vga/vga_top.v" "v1" { Text "F:/Single-cycle CPU/vga/vga_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_ctrl.v(53) " "Verilog HDL assignment warning at vga_ctrl.v(53): truncated value with size 32 to match size of target (7)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ctrl.v(57) " "Verilog HDL assignment warning at vga_ctrl.v(57): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(78) " "Verilog HDL assignment warning at vga_ctrl.v(78): truncated value with size 32 to match size of target (10)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_ctrl.v(81) " "Verilog HDL assignment warning at vga_ctrl.v(81): truncated value with size 32 to match size of target (5)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ctrl.v(85) " "Verilog HDL assignment warning at vga_ctrl.v(85): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/Single-cycle CPU/vga/vga_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_top:v\|vga_display:v2 " "Elaborating entity \"vga_display\" for hierarchy \"vga_top:v\|vga_display:v2\"" {  } { { "vga/vga_top.v" "v2" { Text "F:/Single-cycle CPU/vga/vga_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font vga_top:v\|vga_display:v2\|vga_font:read " "Elaborating entity \"vga_font\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\"" {  } { { "vga/vga_display.v" "read" { Text "F:/Single-cycle CPU/vga/vga_display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\"" {  } { { "vga/vga_font.v" "altsyncram_component" { Text "F:/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\"" {  } { { "vga/vga_font.v" "" { Text "F:/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661196985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_font.mif " "Parameter \"init_file\" = \"vga_font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661196985 ""}  } { { "vga/vga_font.v" "" { Text "F:/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661196985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apf1 " "Found entity 1: altsyncram_apf1" {  } { { "db/altsyncram_apf1.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_apf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661197032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_apf1 vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\|altsyncram_apf1:auto_generated " "Elaborating entity \"altsyncram_apf1\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\|altsyncram_apf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:sc " "Elaborating entity \"cpu\" for hierarchy \"cpu:sc\"" {  } { { "exp12.v" "sc" { Text "F:/Single-cycle CPU/exp12.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control_single cpu:sc\|cpu_control_single:control " "Elaborating entity \"cpu_control_single\" for hierarchy \"cpu:sc\|cpu_control_single:control\"" {  } { { "cpu/cpu.v" "control" { Text "F:/Single-cycle CPU/cpu/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 cpu:sc\|dffe32:ip " "Elaborating entity \"dffe32\" for hierarchy \"cpu:sc\|dffe32:ip\"" {  } { { "cpu/cpu.v" "ip" { Text "F:/Single-cycle CPU/cpu/cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x32.v 1 1 " "Using design file mux2x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "F:/Single-cycle CPU/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576661197064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 cpu:sc\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"cpu:sc\|mux2x32:alu_b\"" {  } { { "cpu/cpu.v" "alu_b" { Text "F:/Single-cycle CPU/cpu/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 cpu:sc\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"cpu:sc\|mux2x5:reg_wn\"" {  } { { "cpu/cpu.v" "reg_wn" { Text "F:/Single-cycle CPU/cpu/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 cpu:sc\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"cpu:sc\|mux4x32:nextpc\"" {  } { { "cpu/cpu.v" "nextpc" { Text "F:/Single-cycle CPU/cpu/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:sc\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"cpu:sc\|regfile:rf\"" {  } { { "cpu/cpu.v" "rf" { Text "F:/Single-cycle CPU/cpu/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:sc\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"cpu:sc\|alu:al_unit\"" {  } { { "cpu/cpu.v" "al_unit" { Text "F:/Single-cycle CPU/cpu/cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmem instructionmem:instmem " "Elaborating entity \"instructionmem\" for hierarchy \"instructionmem:instmem\"" {  } { { "exp12.v" "instmem" { Text "F:/Single-cycle CPU/exp12.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "altsyncram_component" { Text "F:/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "" { Text "F:/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmem:instmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmem:instmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst.mif " "Parameter \"init_file\" = \"inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197095 ""}  } { { "instructionmem.v" "" { Text "F:/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661197095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5od1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5od1 " "Found entity 1: altsyncram_5od1" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_5od1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661197142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5od1 instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated " "Elaborating entity \"altsyncram_5od1\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernelmem kernelmem:kemem " "Elaborating entity \"kernelmem\" for hierarchy \"kernelmem:kemem\"" {  } { { "exp12.v" "kemem" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "altsyncram_component" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelmem:kemem\|altsyncram:altsyncram_component " "Instantiated megafunction \"kernelmem:kemem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197173 ""}  } { { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661197173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24i2 " "Found entity 1: altsyncram_24i2" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661197220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_24i2 kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated " "Elaborating entity \"altsyncram_24i2\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmem clockmem:cmem " "Elaborating entity \"clockmem\" for hierarchy \"clockmem:cmem\"" {  } { { "exp12.v" "cmem" { Text "F:/Single-cycle CPU/exp12.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clockmem:cmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "altsyncram_component" { Text "F:/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmem:cmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "" { Text "F:/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmem:cmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"clockmem:cmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197235 ""}  } { { "clockmem.v" "" { Text "F:/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661197235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0i2 " "Found entity 1: altsyncram_k0i2" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661197282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0i2 clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated " "Elaborating entity \"altsyncram_k0i2\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledrmem ledrmem:lmem " "Elaborating entity \"ledrmem\" for hierarchy \"ledrmem:lmem\"" {  } { { "exp12.v" "lmem" { Text "F:/Single-cycle CPU/exp12.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardmem keyboardmem:kbmem " "Elaborating entity \"keyboardmem\" for hierarchy \"keyboardmem:kbmem\"" {  } { { "exp12.v" "kbmem" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamem vgamem:vmem " "Elaborating entity \"vgamem\" for hierarchy \"vgamem:vmem\"" {  } { { "exp12.v" "vmem" { Text "F:/Single-cycle CPU/exp12.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgamem:vmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgamem:vmem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "altsyncram_component" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgamem:vmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgamem:vmem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgamem:vmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgamem:vmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 960 " "Parameter \"numwords_a\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 960 " "Parameter \"numwords_b\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661197345 ""}  } { { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661197345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eai2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eai2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eai2 " "Found entity 1: altsyncram_eai2" {  } { { "db/altsyncram_eai2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_eai2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661197392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661197392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eai2 vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated " "Elaborating entity \"altsyncram_eai2\" for hierarchy \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn7seg turn7seg:tpc1 " "Elaborating entity \"turn7seg\" for hierarchy \"turn7seg:tpc1\"" {  } { { "exp12.v" "tpc1" { Text "F:/Single-cycle CPU/exp12.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661197392 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[8\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[9\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[10\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[11\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[12\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[13\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[14\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[15\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[16\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[17\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[18\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[19\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[20\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[21\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[22\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[23\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[24\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 977 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[25\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1016 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[26\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[27\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[28\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[29\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[30\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1211 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[31\] " "Synthesized away node \"keyboardmem:kbmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "keyboardmem.v" "" { Text "F:/Single-cycle CPU/keyboardmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661197657 "|exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576661197657 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576661197657 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "exp08:debug\|ps2_keyboard:p\|fifo_rtl_0 " "Inferred RAM node \"exp08:debug\|ps2_keyboard:p\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576661198001 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "exp08:debug\|ps2_keyboard:p\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"exp08:debug\|ps2_keyboard:p\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576661199422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576661199422 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576661199422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp08:debug\|ps2_keyboard:p\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"exp08:debug\|ps2_keyboard:p\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661199454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp08:debug\|ps2_keyboard:p\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"exp08:debug\|ps2_keyboard:p\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576661199454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576661199454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576661199485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661199485 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576661199844 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576661199875 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1576661199875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[2\] " "Latch memout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[3\] " "Latch memout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[4\] " "Latch memout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[19\] " "Latch memout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[20\] " "Latch memout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[21\] " "Latch memout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[22\] " "Latch memout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[0\] " "Latch memout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[1\] " "Latch memout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[23\] " "Latch memout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[24\] " "Latch memout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[25\] " "Latch memout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[26\] " "Latch memout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[27\] " "Latch memout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[28\] " "Latch memout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[29\] " "Latch memout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[30\] " "Latch memout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[31\] " "Latch memout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[11\] " "Latch memout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[12\] " "Latch memout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[13\] " "Latch memout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[14\] " "Latch memout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[7\] " "Latch memout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[8\] " "Latch memout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[9\] " "Latch memout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[10\] " "Latch memout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[15\] " "Latch memout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[16\] " "Latch memout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[17\] " "Latch memout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[18\] " "Latch memout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[5\] " "Latch memout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[6\] " "Latch memout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_enable " "Latch vga_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[0\] " "Latch vga_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[1\] " "Latch vga_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[2\] " "Latch vga_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[3\] " "Latch vga_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[4\] " "Latch vga_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[5\] " "Latch vga_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[6\] " "Latch vga_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[7\] " "Latch vga_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[8\] " "Latch vga_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[9\] " "Latch vga_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledrmem_enable " "Latch ledrmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 128 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledrmem_addr " "Latch ledrmem_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_enable " "Latch kernelmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[0\] " "Latch kernelmem_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[1\] " "Latch kernelmem_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[2\] " "Latch kernelmem_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[3\] " "Latch kernelmem_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[4\] " "Latch kernelmem_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 177 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clockmem_enable " "Latch clockmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clockmem_addr " "Latch clockmem_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[3\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576661199891 ""}  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576661199891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576661201734 "|exp12|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576661201734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576661201890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[7\] " "Synthesized away node \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_eai2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_eai2.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661204702 "|exp12|vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[15\] " "Synthesized away node \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_eai2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_eai2.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661204702 "|exp12|vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[23\] " "Synthesized away node \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_eai2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_eai2.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661204702 "|exp12|vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[31\] " "Synthesized away node \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_eai2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_eai2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_eai2.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vgamem.v" "" { Text "F:/Single-cycle CPU/vgamem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661204702 "|exp12|vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576661204702 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576661204702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576661204749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Single-cycle CPU/exp12.map.smsg " "Generated suppressed messages file F:/Single-cycle CPU/exp12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661204937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576661205280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576661205280 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 164 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205390 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "exp12.v" "" { Text "F:/Single-cycle CPU/exp12.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576661205515 "|exp12|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576661205515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3382 " "Implemented 3382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576661205530 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576661205530 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576661205530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3030 " "Implemented 3030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576661205530 ""} { "Info" "ICUT_CUT_TM_RAMS" "184 " "Implemented 184 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576661205530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576661205530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 350 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 350 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576661205577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 17:26:45 2019 " "Processing ended: Wed Dec 18 17:26:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576661205577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576661205577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576661205577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576661205577 ""}
