vhdl xil_defaultlib  \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_trigger_module_0_0/src/ctr_32b/sim/ctr_32b.vhd" \
"../../../bd/ADC_BLOCK/ipshared/4f13/src/trigger_module.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_trigger_module_0_0/sim/ADC_BLOCK_trigger_module_0_0.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_adc_demux_0_0/sim/ADC_BLOCK_adc_demux_0_0.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_axi_gpio_0_0/sim/ADC_BLOCK_axi_gpio_0_0.vhd" \
"../../../bd/ADC_BLOCK/ip/ADC_BLOCK_axi_gpio_0_1/sim/ADC_BLOCK_axi_gpio_0_1.vhd" \
"../../../bd/ADC_BLOCK/sim/ADC_BLOCK.vhd" \

nosort
