// Seed: 1306716929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  id_6(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1'd0),
      .id_5(""),
      .id_6(id_3 - id_1),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  );
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input logic id_6,
    output supply1 id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10
);
  wire id_12 = 1;
  always force id_2 = id_6;
  module_0(
      id_12, id_12, id_12, id_12
  );
endmodule
