\documentclass[conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}

%additional packages
%\usepackage[ngerman]{babel}
\usepackage[utf8]{inputenc} 
\usepackage{hyperref} 
\usepackage{url}   
%%fuer abkuerzungen begin
\usepackage[acronym,hyperfirst = false]{glossaries}
\glsdisablehyper
%\usepackage[acronym,acronymlists={main, abbreviationlist},shortcuts,toc,description,footnote]{glossaries}
\newglossary[clg]{abbreviationlist}{cyi}{cyg}{List of Abbreviations}
\newglossary[slg]{symbolslist}{syi}{syg}{Symbols}
\renewcommand{\firstacronymfont}[1]{\emph{#1}}
\renewcommand*{\glspostdescription}{}	% Punkt am Ende jeder Beschreibung entfernen
\renewcommand*{\acrnameformat}[2]{#2 (\acronymfont{#1})}	% Langform der Akronyme
\makeglossaries
\date{\today}
\input{glossary}
%%fuer abkuerzungen end 

        
\begin{document}

\title{Paper Title *TODO edit*}

\author{\IEEEauthorblockN{1\textsuperscript{st} Given Name Surname}
\IEEEauthorblockA{\textit{Faculity of Computer Science and Mathematics} \\
\textit{OTH Regensburg}\\
Regensburg, Germany \\
name.surname@st.oth-regensburg.de}
%\and
%\IEEEauthorblockN{2\textsuperscript{nd} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
%\and
%\IEEEauthorblockN{3\textsuperscript{rd} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
%\and
%\IEEEauthorblockN{4\textsuperscript{th} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
%\and
%\IEEEauthorblockN{5\textsuperscript{th} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
%\and
%\IEEEauthorblockN{6\textsuperscript{th} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
}

\maketitle

\begin{abstract}
text
\end{abstract}

\begin{IEEEkeywords}
keyword1, keyowrd2
\end{IEEEkeywords}

\section{Introduction}
\label{ref:introduction}
	\subsection{Overview}
	\subsection{Motivation}
	\subsection{Goal}

\section{Background}
\label{ref:background}
	\subsection{Instruction Set Architectures}
	\subsection{RISC}
	\subsection{ARM}
	text
	\subsection{RISC-V}
	text

\section{Concept and Methods}
\label{ref:concept}
	\subsection{Business Models}
	Who develops the CPU cores, how can you get access to them? Who supports chip manufacturers in designing a chip with that CPU core?
	\subsection{Complexity}
	To compare the both \glspl{ISA} (RISC-V and ARMv8), which are the main components in this paper. I will base the argumentation on the amount of Instructions, the different modes of addressing and the complexitiy (how many different things are claryfied) in the manuel of each \gls{ISA}. 
ARM: - 64 bit registers or 32-bit registers. 3 basic architecture profiles (Application profil, real-time profil, microcontroller profil\cite{ArmManual} S. 36
	- supports more than only one Instruction set (A64, A32, T32)\cite{ArmManual}
	- AARCH64 (31 registers, ... supports only A64 instruction set) \cite{ArmManual}S. 37-38 compare to 64 bit version of RISC-V if there is one??
	- Aarch32 (A32 and T32 two instruction sets) \cite{ArmManual} S. 37- 38 compare to 32-bit version of RISC-V if there is one??
	- A bit of system registers, supported dataTypes, .. S. 39, 40fff.
	- Instructions starts on \cite{ArmManual} S. 222
	- Processor States \cite{ArmManual} S. 107f
	How many instructions are there? How complex does that make the implementation of a core?
	\subsection{Performance}
	What are the differences in code size? Can we accurately compare the execution speed of both ISAs?
	\subsection{Extensibility}
	What instruction set extensions are there for both ISAs? Who can develop new extensions?
	\subsection{Ecosystem}
	Which compilers support ARM and RISC-V? Which operating systems and libraries?


\section{Discussion}
\label{ref:discussion}
	\subsection{ARM}
	What are the advantages of ARM compared to RISC-V?
	\subsection{RISC-V}
	What are the advantages of RISC-V compared to ARM?
	\subsection{Future directions and challenges}
	How can we more accurately measure performance differences between ARM and RISC-V and how do ISA extensions affect performance?

\section{Conclusion and Outlook}
\label{ref:conclusion}
	\subsection{Summary of results}
	\subsection{Accuracy of results}
	\subsection{Future directions}

\subsection{Literaturverzeichnis}
Die Quellen befinden sich in der Datei \textit{biblography.bib}. 
Meine Quellen sind:l \cite{50years}, \cite{ArmManual}, \cite{hennessy2012computer}, \cite{WisconsinMadison2016} \cite{drechsler2020enhanced}, \cite{Asanovic2016}, \cite{IEEE2018} \cite{Dirvin2019}, \cite{Bandic2019}.

\bibliographystyle{IEEEtran}
\bibliography{bibliography}

\end{document}
