// Seed: 2203453890
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wire id_7 = id_7, id_8;
endmodule
macromodule module_2 (
    output uwire id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  wand  id_3
);
  logic id_5;
  ;
  wire id_6;
  wire [-1 : -1] id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
