*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:32:58 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>

*** Copyright (c) 2010-2014, Fondazione Bruno Kessler

*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado

*** This version of NuSMV is linked to the MiniSat SAT solver. 
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson

-- specification !(EF (State_acc = 0 & EX (Event_acc = 1 & EX (State_acc = 2 & EX (Event_acc = 2 & EX State_acc = 0)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 1.1 <-
    Counter = 0
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 1.2 <-
    Event_velocity = 3
    Event_acc = 1
  -> State: 1.3 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 0
    State_acc = 2
  -> State: 1.4 <-
    Event_acc = 2
  -> State: 1.5 <-
    Event_acc = 0
    State_acc = 0
-- specification !(EF (State_acc = 0 & EX (Event_acc = 1 & EX (State_acc = 2 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 2.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 2.2 <-
    Event_velocity = 3
    Event_acc = 1
  -> State: 2.3 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 0
    State_acc = 2
  -> State: 2.4 <-
    Event_acc = 3
  -> State: 2.5 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 0 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 4 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 3.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 3.2 <-
    Event_velocity = 3
  -> State: 3.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
    Event_acc = 3
  -> State: 3.4 <-
    Cond_other = 0
    Event_other = 1
    Event_acc = 0
    State_acc = 1
  -> State: 3.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 2
  -> State: 3.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 3.7 <-
    Cond_other = 0
    Event_other = 2
    Event_acc = 3
  -> State: 3.8 <-
    Event_velocity = 1
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 3.9 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 5
    Event_acc = 2
  -> State: 3.10 <-
    Event_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 0
  -> State: 3.11 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 6
    Event_acc = 3
  -> State: 3.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 1
  -> State: 3.13 <-
    Event_acc = 4
  -> State: 3.14 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 0 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 5 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 4.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 4.2 <-
    Event_velocity = 3
  -> State: 4.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
  -> State: 4.4 <-
    Cond_other = 0
    Event_other = 1
  -> State: 4.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 3
  -> State: 4.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 4.7 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 2
    Event_acc = 2
  -> State: 4.8 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 4.9 <-
    Event_velocity = 2
    Cond_other = 0
    Event_other = 5
    Event_acc = 3
  -> State: 4.10 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 1
  -> State: 4.11 <-
    Event_other = 6
    Event_acc = 5
  -> State: 4.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 0 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 1 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 5.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 5.2 <-
    Event_velocity = 3
    Event_acc = 3
  -> State: 5.3 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 0
    State_acc = 1
  -> State: 5.4 <-
    Event_acc = 1
  -> State: 5.5 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 0 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 2 & EX State_acc = 0)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 6.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 6.2 <-
    Event_velocity = 3
    Event_acc = 3
  -> State: 6.3 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 0
    State_acc = 1
  -> State: 6.4 <-
    Event_acc = 2
  -> State: 6.5 <-
    Event_acc = 0
    State_acc = 0
-- specification !(EF (State_acc = 1 & EX (Event_acc = 4 & EX (State_acc = 2 & EX (Event_acc = 2 & EX State_acc = 0)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 7.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 7.2 <-
    Event_velocity = 3
  -> State: 7.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
    Event_acc = 3
  -> State: 7.4 <-
    Cond_other = 0
    Event_other = 1
    Event_acc = 0
    State_acc = 1
  -> State: 7.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 2
  -> State: 7.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 7.7 <-
    Cond_other = 0
    Event_other = 2
    Event_acc = 3
  -> State: 7.8 <-
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 7.9 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 5
    Event_acc = 2
  -> State: 7.10 <-
    Event_velocity = 0
    State_velocity = 0
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 0
  -> State: 7.11 <-
    Event_velocity = 2
    Event_other = 6
    Event_acc = 3
  -> State: 7.12 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 1
  -> State: 7.13 <-
    Event_acc = 4
  -> State: 7.14 <-
    Event_acc = 0
    State_acc = 2
  -> State: 7.15 <-
    Event_acc = 2
  -> State: 7.16 <-
    Event_acc = 0
    State_acc = 0
-- specification !(EF (State_acc = 1 & EX (Event_acc = 4 & EX (State_acc = 2 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 8.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 8.2 <-
    Event_velocity = 3
  -> State: 8.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
    Event_acc = 3
  -> State: 8.4 <-
    Cond_other = 0
    Event_other = 1
    Event_acc = 0
    State_acc = 1
  -> State: 8.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 2
  -> State: 8.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 8.7 <-
    Cond_other = 0
    Event_other = 2
    Event_acc = 3
  -> State: 8.8 <-
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 8.9 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 5
    Event_acc = 2
  -> State: 8.10 <-
    Event_velocity = 0
    State_velocity = 0
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 0
  -> State: 8.11 <-
    Event_velocity = 2
    Event_other = 6
    Event_acc = 3
  -- Loop starts here
  -> State: 8.12 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 1
  -> State: 8.13 <-
    Event_acc = 4
  -> State: 8.14 <-
    Event_acc = 0
    State_acc = 2
  -> State: 8.15 <-
    Event_acc = 3
  -> State: 8.16 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 1 & EX (Event_acc = 5 & EX (State_acc = 2 & EX (Event_acc = 2 & EX State_acc = 0)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 9.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 9.2 <-
    Event_velocity = 3
  -> State: 9.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
  -> State: 9.4 <-
    Cond_other = 0
    Event_other = 1
  -> State: 9.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 3
  -> State: 9.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 9.7 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 2
    Event_acc = 2
  -> State: 9.8 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 9.9 <-
    Event_velocity = 2
    Cond_other = 0
    Event_other = 5
    Event_acc = 3
  -> State: 9.10 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 1
  -> State: 9.11 <-
    Event_other = 6
    Event_acc = 5
  -> State: 9.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 2
  -> State: 9.13 <-
    Event_acc = 2
  -> State: 9.14 <-
    Event_acc = 0
    State_acc = 0
-- specification !(EF (State_acc = 1 & EX (Event_acc = 5 & EX (State_acc = 2 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 10.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 10.2 <-
    Event_velocity = 3
  -> State: 10.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
  -> State: 10.4 <-
    Cond_other = 0
    Event_other = 1
  -> State: 10.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 3
  -> State: 10.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 10.7 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 2
    Event_acc = 2
  -> State: 10.8 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 10.9 <-
    Event_velocity = 2
    Cond_other = 0
    Event_other = 5
    Event_acc = 3
  -> State: 10.10 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 1
  -> State: 10.11 <-
    Event_other = 6
    Event_acc = 5
  -> State: 10.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 2
  -> State: 10.13 <-
    Event_acc = 3
  -> State: 10.14 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 1 & EX (Event_acc = 1 & EX (State_acc = 2 & EX (Event_acc = 2 & EX State_acc = 0)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 11.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 11.2 <-
    Event_acc = 3
  -> State: 11.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 1
  -> State: 11.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 1
  -> State: 11.5 <-
    Event_acc = 0
    State_acc = 2
  -> State: 11.6 <-
    Event_acc = 2
  -> State: 11.7 <-
    Event_acc = 0
    State_acc = 0
-- specification !(EF (State_acc = 1 & EX (Event_acc = 1 & EX (State_acc = 2 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 12.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 12.2 <-
    Event_acc = 3
  -> State: 12.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 1
  -> State: 12.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 1
  -> State: 12.5 <-
    Event_acc = 0
    State_acc = 2
  -> State: 12.6 <-
    Event_acc = 3
  -> State: 12.7 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 1 & EX (Event_acc = 2 & EX (State_acc = 0 & EX (Event_acc = 1 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 13.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 13.2 <-
    Event_acc = 3
  -> State: 13.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 1
  -> State: 13.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 2
  -> State: 13.5 <-
    Event_acc = 0
    State_acc = 0
  -> State: 13.6 <-
    Event_acc = 1
  -> State: 13.7 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 1 & EX (Event_acc = 2 & EX (State_acc = 0 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 14.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 14.2 <-
    Event_acc = 3
  -> State: 14.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 1
  -> State: 14.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 2
  -> State: 14.5 <-
    Event_acc = 0
    State_acc = 0
  -> State: 14.6 <-
    Event_acc = 3
  -> State: 14.7 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 2 & EX (Event_acc = 2 & EX (State_acc = 0 & EX (Event_acc = 1 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 15.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 15.2 <-
    Event_acc = 1
  -> State: 15.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 2
  -> State: 15.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 2
  -> State: 15.5 <-
    Event_acc = 0
    State_acc = 0
  -> State: 15.6 <-
    Event_acc = 1
  -> State: 15.7 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 2 & EX (Event_acc = 2 & EX (State_acc = 0 & EX (Event_acc = 3 & EX State_acc = 1)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 16.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 16.2 <-
    Event_acc = 1
  -> State: 16.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 2
  -> State: 16.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 2
  -> State: 16.5 <-
    Event_acc = 0
    State_acc = 0
  -> State: 16.6 <-
    Event_acc = 3
  -> State: 16.7 <-
    Event_acc = 0
    State_acc = 1
-- specification !(EF (State_acc = 2 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 4 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 17.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 17.2 <-
    Event_velocity = 3
  -> State: 17.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
    Event_acc = 3
  -> State: 17.4 <-
    Cond_other = 0
    Event_other = 1
    Event_acc = 0
    State_acc = 1
  -> State: 17.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 2
  -> State: 17.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 0
  -> State: 17.7 <-
    Cond_other = 0
    Event_other = 2
    Event_acc = 3
  -> State: 17.8 <-
    Event_velocity = 1
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 17.9 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 5
    Event_acc = 1
  -> State: 17.10 <-
    Event_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 2
  -> State: 17.11 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 6
    Event_acc = 3
  -> State: 17.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 1
  -> State: 17.13 <-
    Event_acc = 4
  -> State: 17.14 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 2 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 5 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 18.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 18.2 <-
    Event_velocity = 3
  -> State: 18.3 <-
    Event_velocity = 0
    State_velocity = 1
    Cond_other = 1
  -> State: 18.4 <-
    Cond_other = 0
    Event_other = 1
  -> State: 18.5 <-
    Event_other = 0
    State_other = 1
    Event_acc = 3
  -> State: 18.6 <-
    Cond_other = 2
    Event_acc = 0
    State_acc = 1
  -> State: 18.7 <-
    Event_velocity = 1
    Cond_other = 0
    Event_other = 2
    Event_acc = 1
  -> State: 18.8 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 3
    Event_other = 0
    State_other = 2
    Event_acc = 0
    State_acc = 2
  -> State: 18.9 <-
    Event_velocity = 2
    Cond_other = 0
    Event_other = 5
    Event_acc = 3
  -> State: 18.10 <-
    Event_velocity = 0
    State_velocity = 2
    Event_other = 0
    State_other = 3
    Event_acc = 0
    State_acc = 1
  -> State: 18.11 <-
    Event_other = 6
    Event_acc = 5
  -> State: 18.12 <-
    Event_other = 0
    State_other = 4
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 2 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 1 & EX State_acc = 2)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 19.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 19.2 <-
    Event_acc = 1
  -> State: 19.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 2
  -> State: 19.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 3
  -> State: 19.5 <-
    Event_acc = 0
    State_acc = 1
  -> State: 19.6 <-
    Event_acc = 1
  -> State: 19.7 <-
    Event_acc = 0
    State_acc = 2
-- specification !(EF (State_acc = 2 & EX (Event_acc = 3 & EX (State_acc = 1 & EX (Event_acc = 2 & EX (State_acc = 0 & Event_acc = 0))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample 
Trace Type: Counterexample 
  -> State: 20.1 <-
    Event_velocity = 0
    State_velocity = 0
    Cond_other = 0
    Event_other = 0
    State_other = 0
    Event_acc = 0
    State_acc = 0
  -> State: 20.2 <-
    Event_acc = 1
  -> State: 20.3 <-
    Event_velocity = 3
    Event_acc = 0
    State_acc = 2
  -> State: 20.4 <-
    Event_velocity = 0
    State_velocity = 1
    Event_acc = 3
  -> State: 20.5 <-
    Event_acc = 0
    State_acc = 1
  -> State: 20.6 <-
    Event_acc = 2
  -> State: 20.7 <-
    Event_acc = 0
    State_acc = 0
