============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 15 2024  04:41:25 pm
  Module:                 jollof_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Instance                        Module             Cells  Cell Area  Net Area   Total Area     Wireload       
-------------------------------------------------------------------------------------------------------------------------
jollof_top                                                     1677     119121         0       119121 area_78Kto156K (S) 
  SRAM_wrapper_inst            sram_wrapper                       1      12497         0        12497  area_12Kto18K (S) 
  Controller_inst              controller                      1191       6187         0         6187    area_6Kto7K (S) 
    csa_tree_add_327_25_groupi csa_tree_add_327_25_group_766    130        638         0          638    area_0Kto1K (S) 
    csa_tree_add_326_25_groupi csa_tree_add_326_25_group_768    130        638         0          638    area_0Kto1K (S) 
  RAM_ctrl_inst                ram_ctrl                         421       1777         0         1777    area_1Kto2K (S) 
  ROM_inst                     rom                               30         75         0           75    area_0Kto1K (S) 

 (S) = wireload was automatically selected
