// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=20.118563,HLS_SYN_LAT=36958,HLS_SYN_TPT=none,HLS_SYN_MEM=69,HLS_SYN_DSP=195,HLS_SYN_FF=12601,HLS_SYN_LUT=49450,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_output_Addr_A,
        prediction_output_EN_A,
        prediction_output_WEN_A,
        prediction_output_Din_A,
        prediction_output_Dout_A,
        prediction_output_Clk_A,
        prediction_output_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_output_Addr_A;
output   prediction_output_EN_A;
output  [3:0] prediction_output_WEN_A;
output  [31:0] prediction_output_Din_A;
input  [31:0] prediction_output_Dout_A;
output   prediction_output_Clk_A;
output   prediction_output_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;
reg prediction_output_EN_A;
reg[3:0] prediction_output_WEN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire  signed [8:0] dense_out_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [7:0] dense_out_bias_V_q0;
wire   [4:0] i_fu_1686_p2;
reg   [4:0] i_reg_2894;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_1692_p2;
reg   [9:0] ix_in_reg_2899;
wire   [0:0] icmp_ln23_fu_1680_p2;
reg   [4:0] conv_1_input_0_V_ad_reg_2904;
reg   [4:0] conv_1_input_1_V_ad_reg_2909;
reg   [4:0] conv_1_input_2_V_ad_reg_2914;
reg   [4:0] conv_1_input_3_V_ad_reg_2919;
reg   [4:0] conv_1_input_4_V_ad_reg_2924;
reg   [4:0] conv_1_input_5_V_ad_reg_2929;
reg   [4:0] conv_1_input_6_V_ad_reg_2934;
reg   [4:0] conv_1_input_7_V_ad_reg_2939;
reg   [4:0] conv_1_input_8_V_ad_reg_2944;
reg   [4:0] conv_1_input_9_V_ad_reg_2949;
reg   [4:0] conv_1_input_10_V_a_reg_2954;
reg   [4:0] conv_1_input_11_V_a_reg_2959;
reg   [4:0] conv_1_input_12_V_a_reg_2964;
reg   [4:0] conv_1_input_13_V_a_reg_2969;
reg   [4:0] conv_1_input_14_V_a_reg_2974;
reg   [4:0] conv_1_input_15_V_a_reg_2979;
reg   [4:0] conv_1_input_16_V_a_reg_2984;
reg   [4:0] conv_1_input_17_V_a_reg_2989;
reg   [4:0] conv_1_input_18_V_a_reg_2994;
reg   [4:0] conv_1_input_19_V_a_reg_2999;
reg   [4:0] conv_1_input_20_V_a_reg_3004;
reg   [4:0] conv_1_input_21_V_a_reg_3009;
reg   [4:0] conv_1_input_22_V_a_reg_3014;
reg   [4:0] conv_1_input_23_V_a_reg_3019;
reg   [4:0] conv_1_input_24_V_a_reg_3024;
reg   [4:0] conv_1_input_25_V_a_reg_3029;
reg   [4:0] conv_1_input_26_V_a_reg_3034;
reg   [4:0] conv_1_input_27_V_a_reg_3039;
wire   [4:0] j_1_fu_1736_p2;
reg   [4:0] j_1_reg_3047;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln25_fu_1730_p2;
reg   [31:0] cnn_input_load_reg_3057;
wire    ap_CS_fsm_state4;
wire   [53:0] man_V_2_fu_1799_p3;
reg   [53:0] man_V_2_reg_3063;
wire    ap_CS_fsm_state5;
wire  signed [11:0] sh_amt_fu_1837_p3;
reg  signed [11:0] sh_amt_reg_3068;
wire   [13:0] trunc_ln583_fu_1851_p1;
reg   [13:0] trunc_ln583_reg_3073;
wire   [0:0] icmp_ln585_fu_1855_p2;
reg   [0:0] icmp_ln585_reg_3078;
wire   [0:0] and_ln581_fu_1918_p2;
reg   [0:0] and_ln581_reg_3083;
wire   [13:0] select_ln585_fu_1936_p3;
reg   [13:0] select_ln585_reg_3088;
wire   [0:0] and_ln603_fu_1956_p2;
reg   [0:0] and_ln603_reg_3093;
wire   [9:0] add_ln28_fu_2033_p2;
wire    ap_CS_fsm_state7;
reg   [13:0] dense_1_out_0_V_reg_3103;
wire    ap_CS_fsm_state19;
wire    grp_dense_1_fu_1413_ap_ready;
wire    grp_dense_1_fu_1413_ap_done;
reg   [13:0] dense_1_out_1_V_reg_3108;
reg   [13:0] dense_1_out_2_V_reg_3113;
reg   [13:0] dense_1_out_3_V_reg_3118;
reg   [13:0] dense_1_out_4_V_reg_3123;
reg   [13:0] dense_1_out_5_V_reg_3128;
reg   [13:0] dense_1_out_6_V_reg_3133;
reg   [13:0] dense_1_out_7_V_reg_3138;
reg   [13:0] dense_1_out_8_V_reg_3143;
reg   [13:0] dense_1_out_9_V_reg_3148;
reg   [13:0] dense_1_out_10_V_reg_3153;
reg   [13:0] dense_1_out_11_V_reg_3158;
reg   [13:0] dense_1_out_12_V_reg_3163;
reg   [13:0] dense_1_out_13_V_reg_3168;
reg   [13:0] dense_1_out_14_V_reg_3173;
reg   [13:0] dense_1_out_15_V_reg_3178;
reg   [13:0] dense_1_out_16_V_reg_3183;
reg   [13:0] dense_1_out_17_V_reg_3188;
reg   [13:0] dense_1_out_18_V_reg_3193;
reg   [13:0] dense_1_out_19_V_reg_3198;
reg   [13:0] dense_1_out_20_V_reg_3203;
reg   [13:0] dense_1_out_21_V_reg_3208;
reg   [13:0] dense_1_out_22_V_reg_3213;
reg   [13:0] dense_1_out_23_V_reg_3218;
reg   [13:0] dense_1_out_24_V_reg_3223;
reg   [13:0] dense_1_out_25_V_reg_3228;
reg   [13:0] dense_1_out_26_V_reg_3233;
reg   [13:0] dense_1_out_27_V_reg_3238;
reg   [13:0] dense_1_out_28_V_reg_3243;
reg   [13:0] dense_1_out_29_V_reg_3248;
reg   [13:0] dense_1_out_30_V_reg_3253;
reg   [13:0] dense_1_out_31_V_reg_3258;
reg   [13:0] dense_1_out_32_V_reg_3263;
reg   [13:0] dense_1_out_33_V_reg_3268;
reg   [13:0] dense_1_out_34_V_reg_3273;
reg   [13:0] dense_1_out_35_V_reg_3278;
reg   [13:0] dense_1_out_36_V_reg_3283;
reg   [13:0] dense_1_out_37_V_reg_3288;
reg   [13:0] dense_1_out_38_V_reg_3293;
reg   [13:0] dense_1_out_39_V_reg_3298;
reg   [13:0] dense_1_out_40_V_reg_3303;
reg   [13:0] dense_1_out_41_V_reg_3308;
reg   [13:0] dense_1_out_42_V_reg_3313;
reg   [13:0] dense_1_out_43_V_reg_3318;
reg   [13:0] dense_1_out_44_V_reg_3323;
reg   [13:0] dense_1_out_45_V_reg_3328;
reg   [13:0] dense_1_out_46_V_reg_3333;
reg   [13:0] dense_1_out_47_V_reg_3338;
reg   [13:0] dense_1_out_48_V_reg_3343;
reg   [13:0] dense_1_out_49_V_reg_3348;
wire   [4:0] i_1_fu_2245_p2;
reg   [4:0] i_1_reg_3356;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln14_fu_2251_p1;
reg   [63:0] zext_ln14_reg_3361;
wire   [0:0] icmp_ln9_fu_2239_p2;
wire   [11:0] zext_ln13_fu_2255_p1;
reg   [11:0] zext_ln13_reg_3367;
wire   [5:0] j_fu_2265_p2;
reg   [5:0] j_reg_3375;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln13_fu_2259_p2;
wire   [13:0] tmp_13_fu_2311_p52;
reg  signed [13:0] tmp_13_reg_3385;
wire    ap_CS_fsm_state22;
wire   [3:0] d_fu_2438_p2;
reg   [3:0] d_reg_3403;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln48_fu_2444_p1;
reg   [63:0] zext_ln48_reg_3408;
wire   [0:0] icmp_ln41_fu_2432_p2;
wire   [8:0] zext_ln46_fu_2448_p1;
reg   [8:0] zext_ln46_reg_3414;
wire   [4:0] f_fu_2458_p2;
reg   [4:0] f_reg_3422;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln46_fu_2452_p2;
wire    ap_CS_fsm_state26;
wire   [3:0] i_2_fu_2551_p2;
reg   [3:0] i_2_reg_3450;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln70_fu_2557_p1;
reg   [63:0] zext_ln70_reg_3455;
wire   [0:0] icmp_ln69_fu_2545_p2;
wire   [0:0] icmp_ln935_fu_2562_p2;
reg   [0:0] icmp_ln935_reg_3465;
wire    ap_CS_fsm_state30;
wire   [0:0] p_Result_31_fu_2568_p3;
reg   [0:0] p_Result_31_reg_3470;
wire   [13:0] tmp_V_8_fu_2582_p3;
reg   [13:0] tmp_V_8_reg_3475;
wire   [31:0] sub_ln944_fu_2616_p2;
reg   [31:0] sub_ln944_reg_3480;
wire   [31:0] or_ln_fu_2726_p3;
reg   [31:0] or_ln_reg_3486;
wire   [0:0] icmp_ln958_fu_2734_p2;
reg   [0:0] icmp_ln958_reg_3491;
wire   [7:0] trunc_ln943_fu_2740_p1;
reg   [7:0] trunc_ln943_reg_3496;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
reg   [13:0] dense_array_V_d0;
wire   [13:0] dense_array_V_q0;
reg   [4:0] conv_1_input_0_V_address0;
reg    conv_1_input_0_V_ce0;
reg    conv_1_input_0_V_we0;
wire   [13:0] conv_1_input_0_V_q0;
reg    conv_1_input_0_V_ce1;
wire   [13:0] conv_1_input_0_V_q1;
reg   [4:0] conv_1_input_1_V_address0;
reg    conv_1_input_1_V_ce0;
reg    conv_1_input_1_V_we0;
wire   [13:0] conv_1_input_1_V_q0;
reg    conv_1_input_1_V_ce1;
wire   [13:0] conv_1_input_1_V_q1;
reg   [4:0] conv_1_input_2_V_address0;
reg    conv_1_input_2_V_ce0;
reg    conv_1_input_2_V_we0;
wire   [13:0] conv_1_input_2_V_q0;
reg    conv_1_input_2_V_ce1;
wire   [13:0] conv_1_input_2_V_q1;
reg   [4:0] conv_1_input_3_V_address0;
reg    conv_1_input_3_V_ce0;
reg    conv_1_input_3_V_we0;
wire   [13:0] conv_1_input_3_V_q0;
reg    conv_1_input_3_V_ce1;
wire   [13:0] conv_1_input_3_V_q1;
reg   [4:0] conv_1_input_4_V_address0;
reg    conv_1_input_4_V_ce0;
reg    conv_1_input_4_V_we0;
wire   [13:0] conv_1_input_4_V_q0;
reg    conv_1_input_4_V_ce1;
wire   [13:0] conv_1_input_4_V_q1;
reg   [4:0] conv_1_input_5_V_address0;
reg    conv_1_input_5_V_ce0;
reg    conv_1_input_5_V_we0;
wire   [13:0] conv_1_input_5_V_q0;
reg    conv_1_input_5_V_ce1;
wire   [13:0] conv_1_input_5_V_q1;
reg   [4:0] conv_1_input_6_V_address0;
reg    conv_1_input_6_V_ce0;
reg    conv_1_input_6_V_we0;
wire   [13:0] conv_1_input_6_V_q0;
reg    conv_1_input_6_V_ce1;
wire   [13:0] conv_1_input_6_V_q1;
reg   [4:0] conv_1_input_7_V_address0;
reg    conv_1_input_7_V_ce0;
reg    conv_1_input_7_V_we0;
wire   [13:0] conv_1_input_7_V_q0;
reg    conv_1_input_7_V_ce1;
wire   [13:0] conv_1_input_7_V_q1;
reg   [4:0] conv_1_input_8_V_address0;
reg    conv_1_input_8_V_ce0;
reg    conv_1_input_8_V_we0;
wire   [13:0] conv_1_input_8_V_q0;
reg    conv_1_input_8_V_ce1;
wire   [13:0] conv_1_input_8_V_q1;
reg   [4:0] conv_1_input_9_V_address0;
reg    conv_1_input_9_V_ce0;
reg    conv_1_input_9_V_we0;
wire   [13:0] conv_1_input_9_V_q0;
reg    conv_1_input_9_V_ce1;
wire   [13:0] conv_1_input_9_V_q1;
reg   [4:0] conv_1_input_10_V_address0;
reg    conv_1_input_10_V_ce0;
reg    conv_1_input_10_V_we0;
wire   [13:0] conv_1_input_10_V_q0;
reg    conv_1_input_10_V_ce1;
wire   [13:0] conv_1_input_10_V_q1;
reg   [4:0] conv_1_input_11_V_address0;
reg    conv_1_input_11_V_ce0;
reg    conv_1_input_11_V_we0;
wire   [13:0] conv_1_input_11_V_q0;
reg    conv_1_input_11_V_ce1;
wire   [13:0] conv_1_input_11_V_q1;
reg   [4:0] conv_1_input_12_V_address0;
reg    conv_1_input_12_V_ce0;
reg    conv_1_input_12_V_we0;
wire   [13:0] conv_1_input_12_V_q0;
reg    conv_1_input_12_V_ce1;
wire   [13:0] conv_1_input_12_V_q1;
reg   [4:0] conv_1_input_13_V_address0;
reg    conv_1_input_13_V_ce0;
reg    conv_1_input_13_V_we0;
wire   [13:0] conv_1_input_13_V_q0;
reg    conv_1_input_13_V_ce1;
wire   [13:0] conv_1_input_13_V_q1;
reg   [4:0] conv_1_input_14_V_address0;
reg    conv_1_input_14_V_ce0;
reg    conv_1_input_14_V_we0;
wire   [13:0] conv_1_input_14_V_q0;
reg    conv_1_input_14_V_ce1;
wire   [13:0] conv_1_input_14_V_q1;
reg   [4:0] conv_1_input_15_V_address0;
reg    conv_1_input_15_V_ce0;
reg    conv_1_input_15_V_we0;
wire   [13:0] conv_1_input_15_V_q0;
reg    conv_1_input_15_V_ce1;
wire   [13:0] conv_1_input_15_V_q1;
reg   [4:0] conv_1_input_16_V_address0;
reg    conv_1_input_16_V_ce0;
reg    conv_1_input_16_V_we0;
wire   [13:0] conv_1_input_16_V_q0;
reg    conv_1_input_16_V_ce1;
wire   [13:0] conv_1_input_16_V_q1;
reg   [4:0] conv_1_input_17_V_address0;
reg    conv_1_input_17_V_ce0;
reg    conv_1_input_17_V_we0;
wire   [13:0] conv_1_input_17_V_q0;
reg    conv_1_input_17_V_ce1;
wire   [13:0] conv_1_input_17_V_q1;
reg   [4:0] conv_1_input_18_V_address0;
reg    conv_1_input_18_V_ce0;
reg    conv_1_input_18_V_we0;
wire   [13:0] conv_1_input_18_V_q0;
reg    conv_1_input_18_V_ce1;
wire   [13:0] conv_1_input_18_V_q1;
reg   [4:0] conv_1_input_19_V_address0;
reg    conv_1_input_19_V_ce0;
reg    conv_1_input_19_V_we0;
wire   [13:0] conv_1_input_19_V_q0;
reg    conv_1_input_19_V_ce1;
wire   [13:0] conv_1_input_19_V_q1;
reg   [4:0] conv_1_input_20_V_address0;
reg    conv_1_input_20_V_ce0;
reg    conv_1_input_20_V_we0;
wire   [13:0] conv_1_input_20_V_q0;
reg    conv_1_input_20_V_ce1;
wire   [13:0] conv_1_input_20_V_q1;
reg   [4:0] conv_1_input_21_V_address0;
reg    conv_1_input_21_V_ce0;
reg    conv_1_input_21_V_we0;
wire   [13:0] conv_1_input_21_V_q0;
reg    conv_1_input_21_V_ce1;
wire   [13:0] conv_1_input_21_V_q1;
reg   [4:0] conv_1_input_22_V_address0;
reg    conv_1_input_22_V_ce0;
reg    conv_1_input_22_V_we0;
wire   [13:0] conv_1_input_22_V_q0;
reg    conv_1_input_22_V_ce1;
wire   [13:0] conv_1_input_22_V_q1;
reg   [4:0] conv_1_input_23_V_address0;
reg    conv_1_input_23_V_ce0;
reg    conv_1_input_23_V_we0;
wire   [13:0] conv_1_input_23_V_q0;
reg    conv_1_input_23_V_ce1;
wire   [13:0] conv_1_input_23_V_q1;
reg   [4:0] conv_1_input_24_V_address0;
reg    conv_1_input_24_V_ce0;
reg    conv_1_input_24_V_we0;
wire   [13:0] conv_1_input_24_V_q0;
reg    conv_1_input_24_V_ce1;
wire   [13:0] conv_1_input_24_V_q1;
reg   [4:0] conv_1_input_25_V_address0;
reg    conv_1_input_25_V_ce0;
reg    conv_1_input_25_V_we0;
wire   [13:0] conv_1_input_25_V_q0;
reg    conv_1_input_25_V_ce1;
wire   [13:0] conv_1_input_25_V_q1;
reg   [4:0] conv_1_input_26_V_address0;
reg    conv_1_input_26_V_ce0;
reg    conv_1_input_26_V_we0;
wire   [13:0] conv_1_input_26_V_q0;
reg    conv_1_input_26_V_ce1;
wire   [13:0] conv_1_input_26_V_q1;
reg   [4:0] conv_1_input_27_V_address0;
reg    conv_1_input_27_V_ce0;
reg    conv_1_input_27_V_we0;
wire   [13:0] conv_1_input_27_V_q0;
reg    conv_1_input_27_V_ce1;
wire   [13:0] conv_1_input_27_V_q1;
reg   [11:0] conv_1_out_V_address0;
reg    conv_1_out_V_ce0;
reg    conv_1_out_V_we0;
reg   [13:0] conv_1_out_V_d0;
wire   [13:0] conv_1_out_V_q0;
reg    conv_1_out_V_ce1;
wire   [13:0] conv_1_out_V_q1;
reg   [7:0] max_pool_1_out_0_V_address0;
reg    max_pool_1_out_0_V_ce0;
reg    max_pool_1_out_0_V_we0;
reg   [13:0] max_pool_1_out_0_V_d0;
wire   [13:0] max_pool_1_out_0_V_q0;
reg    max_pool_1_out_0_V_ce1;
wire   [13:0] max_pool_1_out_0_V_q1;
reg   [7:0] max_pool_1_out_1_V_address0;
reg    max_pool_1_out_1_V_ce0;
reg    max_pool_1_out_1_V_we0;
wire   [13:0] max_pool_1_out_1_V_q0;
reg    max_pool_1_out_1_V_ce1;
wire   [13:0] max_pool_1_out_1_V_q1;
reg   [7:0] max_pool_1_out_2_V_address0;
reg    max_pool_1_out_2_V_ce0;
reg    max_pool_1_out_2_V_we0;
wire   [13:0] max_pool_1_out_2_V_q0;
reg    max_pool_1_out_2_V_ce1;
wire   [13:0] max_pool_1_out_2_V_q1;
reg   [7:0] max_pool_1_out_3_V_address0;
reg    max_pool_1_out_3_V_ce0;
reg    max_pool_1_out_3_V_we0;
wire   [13:0] max_pool_1_out_3_V_q0;
reg    max_pool_1_out_3_V_ce1;
wire   [13:0] max_pool_1_out_3_V_q1;
reg   [7:0] max_pool_1_out_4_V_address0;
reg    max_pool_1_out_4_V_ce0;
reg    max_pool_1_out_4_V_we0;
wire   [13:0] max_pool_1_out_4_V_q0;
reg    max_pool_1_out_4_V_ce1;
wire   [13:0] max_pool_1_out_4_V_q1;
reg   [7:0] max_pool_1_out_5_V_address0;
reg    max_pool_1_out_5_V_ce0;
reg    max_pool_1_out_5_V_we0;
wire   [13:0] max_pool_1_out_5_V_q0;
reg    max_pool_1_out_5_V_ce1;
wire   [13:0] max_pool_1_out_5_V_q1;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [13:0] conv_2_out_V_d0;
wire   [13:0] conv_2_out_V_q0;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [13:0] max_pool_2_out_V_d0;
wire   [13:0] max_pool_2_out_V_q0;
reg   [2:0] flat_array_0_V_address0;
reg    flat_array_0_V_ce0;
reg    flat_array_0_V_we0;
reg   [13:0] flat_array_0_V_d0;
wire   [13:0] flat_array_0_V_q0;
reg    flat_array_0_V_ce1;
wire   [13:0] flat_array_0_V_q1;
reg   [2:0] flat_array_1_V_address0;
reg    flat_array_1_V_ce0;
reg    flat_array_1_V_we0;
wire   [13:0] flat_array_1_V_q0;
reg    flat_array_1_V_ce1;
wire   [13:0] flat_array_1_V_q1;
reg   [2:0] flat_array_2_V_address0;
reg    flat_array_2_V_ce0;
reg    flat_array_2_V_we0;
wire   [13:0] flat_array_2_V_q0;
reg    flat_array_2_V_ce1;
wire   [13:0] flat_array_2_V_q1;
reg   [2:0] flat_array_3_V_address0;
reg    flat_array_3_V_ce0;
reg    flat_array_3_V_we0;
wire   [13:0] flat_array_3_V_q0;
reg    flat_array_3_V_ce1;
wire   [13:0] flat_array_3_V_q1;
reg   [2:0] flat_array_4_V_address0;
reg    flat_array_4_V_ce0;
reg    flat_array_4_V_we0;
wire   [13:0] flat_array_4_V_q0;
reg    flat_array_4_V_ce1;
wire   [13:0] flat_array_4_V_q1;
reg   [2:0] flat_array_5_V_address0;
reg    flat_array_5_V_ce0;
reg    flat_array_5_V_we0;
wire   [13:0] flat_array_5_V_q0;
reg    flat_array_5_V_ce1;
wire   [13:0] flat_array_5_V_q1;
reg   [2:0] flat_array_6_V_address0;
reg    flat_array_6_V_ce0;
reg    flat_array_6_V_we0;
wire   [13:0] flat_array_6_V_q0;
reg    flat_array_6_V_ce1;
wire   [13:0] flat_array_6_V_q1;
reg   [2:0] flat_array_7_V_address0;
reg    flat_array_7_V_ce0;
reg    flat_array_7_V_we0;
wire   [13:0] flat_array_7_V_q0;
reg    flat_array_7_V_ce1;
wire   [13:0] flat_array_7_V_q1;
reg   [2:0] flat_array_8_V_address0;
reg    flat_array_8_V_ce0;
reg    flat_array_8_V_we0;
wire   [13:0] flat_array_8_V_q0;
reg    flat_array_8_V_ce1;
wire   [13:0] flat_array_8_V_q1;
reg   [2:0] flat_array_9_V_address0;
reg    flat_array_9_V_ce0;
reg    flat_array_9_V_we0;
wire   [13:0] flat_array_9_V_q0;
reg    flat_array_9_V_ce1;
wire   [13:0] flat_array_9_V_q1;
reg   [2:0] flat_array_10_V_address0;
reg    flat_array_10_V_ce0;
reg    flat_array_10_V_we0;
wire   [13:0] flat_array_10_V_q0;
reg    flat_array_10_V_ce1;
wire   [13:0] flat_array_10_V_q1;
reg   [2:0] flat_array_11_V_address0;
reg    flat_array_11_V_ce0;
reg    flat_array_11_V_we0;
wire   [13:0] flat_array_11_V_q0;
reg    flat_array_11_V_ce1;
wire   [13:0] flat_array_11_V_q1;
reg   [2:0] flat_array_12_V_address0;
reg    flat_array_12_V_ce0;
reg    flat_array_12_V_we0;
wire   [13:0] flat_array_12_V_q0;
reg    flat_array_12_V_ce1;
wire   [13:0] flat_array_12_V_q1;
reg   [2:0] flat_array_13_V_address0;
reg    flat_array_13_V_ce0;
reg    flat_array_13_V_we0;
wire   [13:0] flat_array_13_V_q0;
reg    flat_array_13_V_ce1;
wire   [13:0] flat_array_13_V_q1;
reg   [2:0] flat_array_14_V_address0;
reg    flat_array_14_V_ce0;
reg    flat_array_14_V_we0;
wire   [13:0] flat_array_14_V_q0;
reg    flat_array_14_V_ce1;
wire   [13:0] flat_array_14_V_q1;
reg   [2:0] flat_array_15_V_address0;
reg    flat_array_15_V_ce0;
reg    flat_array_15_V_we0;
wire   [13:0] flat_array_15_V_q0;
reg    flat_array_15_V_ce1;
wire   [13:0] flat_array_15_V_q1;
reg   [2:0] flat_array_16_V_address0;
reg    flat_array_16_V_ce0;
reg    flat_array_16_V_we0;
wire   [13:0] flat_array_16_V_q0;
reg    flat_array_16_V_ce1;
wire   [13:0] flat_array_16_V_q1;
reg   [2:0] flat_array_17_V_address0;
reg    flat_array_17_V_ce0;
reg    flat_array_17_V_we0;
wire   [13:0] flat_array_17_V_q0;
reg    flat_array_17_V_ce1;
wire   [13:0] flat_array_17_V_q1;
reg   [2:0] flat_array_18_V_address0;
reg    flat_array_18_V_ce0;
reg    flat_array_18_V_we0;
wire   [13:0] flat_array_18_V_q0;
reg    flat_array_18_V_ce1;
wire   [13:0] flat_array_18_V_q1;
reg   [2:0] flat_array_19_V_address0;
reg    flat_array_19_V_ce0;
reg    flat_array_19_V_we0;
wire   [13:0] flat_array_19_V_q0;
reg    flat_array_19_V_ce1;
wire   [13:0] flat_array_19_V_q1;
reg   [2:0] flat_array_20_V_address0;
reg    flat_array_20_V_ce0;
reg    flat_array_20_V_we0;
wire   [13:0] flat_array_20_V_q0;
reg    flat_array_20_V_ce1;
wire   [13:0] flat_array_20_V_q1;
reg   [2:0] flat_array_21_V_address0;
reg    flat_array_21_V_ce0;
reg    flat_array_21_V_we0;
wire   [13:0] flat_array_21_V_q0;
reg    flat_array_21_V_ce1;
wire   [13:0] flat_array_21_V_q1;
reg   [2:0] flat_array_22_V_address0;
reg    flat_array_22_V_ce0;
reg    flat_array_22_V_we0;
wire   [13:0] flat_array_22_V_q0;
reg    flat_array_22_V_ce1;
wire   [13:0] flat_array_22_V_q1;
reg   [2:0] flat_array_23_V_address0;
reg    flat_array_23_V_ce0;
reg    flat_array_23_V_we0;
wire   [13:0] flat_array_23_V_q0;
reg    flat_array_23_V_ce1;
wire   [13:0] flat_array_23_V_q1;
reg   [2:0] flat_array_24_V_address0;
reg    flat_array_24_V_ce0;
reg    flat_array_24_V_we0;
wire   [13:0] flat_array_24_V_q0;
reg    flat_array_24_V_ce1;
wire   [13:0] flat_array_24_V_q1;
reg   [2:0] flat_array_25_V_address0;
reg    flat_array_25_V_ce0;
reg    flat_array_25_V_we0;
wire   [13:0] flat_array_25_V_q0;
reg    flat_array_25_V_ce1;
wire   [13:0] flat_array_25_V_q1;
reg   [2:0] flat_array_26_V_address0;
reg    flat_array_26_V_ce0;
reg    flat_array_26_V_we0;
wire   [13:0] flat_array_26_V_q0;
reg    flat_array_26_V_ce1;
wire   [13:0] flat_array_26_V_q1;
reg   [2:0] flat_array_27_V_address0;
reg    flat_array_27_V_ce0;
reg    flat_array_27_V_we0;
wire   [13:0] flat_array_27_V_q0;
reg    flat_array_27_V_ce1;
wire   [13:0] flat_array_27_V_q1;
reg   [2:0] flat_array_28_V_address0;
reg    flat_array_28_V_ce0;
reg    flat_array_28_V_we0;
wire   [13:0] flat_array_28_V_q0;
reg    flat_array_28_V_ce1;
wire   [13:0] flat_array_28_V_q1;
reg   [2:0] flat_array_29_V_address0;
reg    flat_array_29_V_ce0;
reg    flat_array_29_V_we0;
wire   [13:0] flat_array_29_V_q0;
reg    flat_array_29_V_ce1;
wire   [13:0] flat_array_29_V_q1;
reg   [2:0] flat_array_30_V_address0;
reg    flat_array_30_V_ce0;
reg    flat_array_30_V_we0;
wire   [13:0] flat_array_30_V_q0;
reg    flat_array_30_V_ce1;
wire   [13:0] flat_array_30_V_q1;
reg   [2:0] flat_array_31_V_address0;
reg    flat_array_31_V_ce0;
reg    flat_array_31_V_we0;
wire   [13:0] flat_array_31_V_q0;
reg    flat_array_31_V_ce1;
wire   [13:0] flat_array_31_V_q1;
reg   [2:0] flat_array_32_V_address0;
reg    flat_array_32_V_ce0;
reg    flat_array_32_V_we0;
wire   [13:0] flat_array_32_V_q0;
reg    flat_array_32_V_ce1;
wire   [13:0] flat_array_32_V_q1;
reg   [2:0] flat_array_33_V_address0;
reg    flat_array_33_V_ce0;
reg    flat_array_33_V_we0;
wire   [13:0] flat_array_33_V_q0;
reg    flat_array_33_V_ce1;
wire   [13:0] flat_array_33_V_q1;
reg   [2:0] flat_array_34_V_address0;
reg    flat_array_34_V_ce0;
reg    flat_array_34_V_we0;
wire   [13:0] flat_array_34_V_q0;
reg    flat_array_34_V_ce1;
wire   [13:0] flat_array_34_V_q1;
reg   [2:0] flat_array_35_V_address0;
reg    flat_array_35_V_ce0;
reg    flat_array_35_V_we0;
wire   [13:0] flat_array_35_V_q0;
reg    flat_array_35_V_ce1;
wire   [13:0] flat_array_35_V_q1;
reg   [2:0] flat_array_36_V_address0;
reg    flat_array_36_V_ce0;
reg    flat_array_36_V_we0;
wire   [13:0] flat_array_36_V_q0;
reg    flat_array_36_V_ce1;
wire   [13:0] flat_array_36_V_q1;
reg   [2:0] flat_array_37_V_address0;
reg    flat_array_37_V_ce0;
reg    flat_array_37_V_we0;
wire   [13:0] flat_array_37_V_q0;
reg    flat_array_37_V_ce1;
wire   [13:0] flat_array_37_V_q1;
reg   [2:0] flat_array_38_V_address0;
reg    flat_array_38_V_ce0;
reg    flat_array_38_V_we0;
wire   [13:0] flat_array_38_V_q0;
reg    flat_array_38_V_ce1;
wire   [13:0] flat_array_38_V_q1;
reg   [2:0] flat_array_39_V_address0;
reg    flat_array_39_V_ce0;
reg    flat_array_39_V_we0;
wire   [13:0] flat_array_39_V_q0;
reg    flat_array_39_V_ce1;
wire   [13:0] flat_array_39_V_q1;
reg   [2:0] flat_array_40_V_address0;
reg    flat_array_40_V_ce0;
reg    flat_array_40_V_we0;
wire   [13:0] flat_array_40_V_q0;
reg    flat_array_40_V_ce1;
wire   [13:0] flat_array_40_V_q1;
reg   [2:0] flat_array_41_V_address0;
reg    flat_array_41_V_ce0;
reg    flat_array_41_V_we0;
wire   [13:0] flat_array_41_V_q0;
reg    flat_array_41_V_ce1;
wire   [13:0] flat_array_41_V_q1;
reg   [2:0] flat_array_42_V_address0;
reg    flat_array_42_V_ce0;
reg    flat_array_42_V_we0;
wire   [13:0] flat_array_42_V_q0;
reg    flat_array_42_V_ce1;
wire   [13:0] flat_array_42_V_q1;
reg   [2:0] flat_array_43_V_address0;
reg    flat_array_43_V_ce0;
reg    flat_array_43_V_we0;
wire   [13:0] flat_array_43_V_q0;
reg    flat_array_43_V_ce1;
wire   [13:0] flat_array_43_V_q1;
reg   [2:0] flat_array_44_V_address0;
reg    flat_array_44_V_ce0;
reg    flat_array_44_V_we0;
wire   [13:0] flat_array_44_V_q0;
reg    flat_array_44_V_ce1;
wire   [13:0] flat_array_44_V_q1;
reg   [2:0] flat_array_45_V_address0;
reg    flat_array_45_V_ce0;
reg    flat_array_45_V_we0;
wire   [13:0] flat_array_45_V_q0;
reg    flat_array_45_V_ce1;
wire   [13:0] flat_array_45_V_q1;
reg   [2:0] flat_array_46_V_address0;
reg    flat_array_46_V_ce0;
reg    flat_array_46_V_we0;
wire   [13:0] flat_array_46_V_q0;
reg    flat_array_46_V_ce1;
wire   [13:0] flat_array_46_V_q1;
reg   [2:0] flat_array_47_V_address0;
reg    flat_array_47_V_ce0;
reg    flat_array_47_V_we0;
wire   [13:0] flat_array_47_V_q0;
reg    flat_array_47_V_ce1;
wire   [13:0] flat_array_47_V_q1;
reg   [2:0] flat_array_48_V_address0;
reg    flat_array_48_V_ce0;
reg    flat_array_48_V_we0;
wire   [13:0] flat_array_48_V_q0;
reg    flat_array_48_V_ce1;
wire   [13:0] flat_array_48_V_q1;
reg   [2:0] flat_array_49_V_address0;
reg    flat_array_49_V_ce0;
reg    flat_array_49_V_we0;
wire   [13:0] flat_array_49_V_q0;
reg    flat_array_49_V_ce1;
wire   [13:0] flat_array_49_V_q1;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [12:0] dense_2_out_V_d0;
wire   [12:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [13:0] prediction_V_d0;
wire   [13:0] prediction_V_q0;
wire    grp_conv_1_fu_1380_ap_start;
wire    grp_conv_1_fu_1380_ap_done;
wire    grp_conv_1_fu_1380_ap_idle;
wire    grp_conv_1_fu_1380_ap_ready;
wire   [4:0] grp_conv_1_fu_1380_input_0_V_address0;
wire    grp_conv_1_fu_1380_input_0_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_0_V_address1;
wire    grp_conv_1_fu_1380_input_0_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_1_V_address0;
wire    grp_conv_1_fu_1380_input_1_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_1_V_address1;
wire    grp_conv_1_fu_1380_input_1_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_2_V_address0;
wire    grp_conv_1_fu_1380_input_2_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_2_V_address1;
wire    grp_conv_1_fu_1380_input_2_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_3_V_address0;
wire    grp_conv_1_fu_1380_input_3_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_3_V_address1;
wire    grp_conv_1_fu_1380_input_3_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_4_V_address0;
wire    grp_conv_1_fu_1380_input_4_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_4_V_address1;
wire    grp_conv_1_fu_1380_input_4_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_5_V_address0;
wire    grp_conv_1_fu_1380_input_5_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_5_V_address1;
wire    grp_conv_1_fu_1380_input_5_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_6_V_address0;
wire    grp_conv_1_fu_1380_input_6_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_6_V_address1;
wire    grp_conv_1_fu_1380_input_6_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_7_V_address0;
wire    grp_conv_1_fu_1380_input_7_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_7_V_address1;
wire    grp_conv_1_fu_1380_input_7_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_8_V_address0;
wire    grp_conv_1_fu_1380_input_8_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_8_V_address1;
wire    grp_conv_1_fu_1380_input_8_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_9_V_address0;
wire    grp_conv_1_fu_1380_input_9_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_9_V_address1;
wire    grp_conv_1_fu_1380_input_9_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_10_V_address0;
wire    grp_conv_1_fu_1380_input_10_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_10_V_address1;
wire    grp_conv_1_fu_1380_input_10_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_11_V_address0;
wire    grp_conv_1_fu_1380_input_11_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_11_V_address1;
wire    grp_conv_1_fu_1380_input_11_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_12_V_address0;
wire    grp_conv_1_fu_1380_input_12_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_12_V_address1;
wire    grp_conv_1_fu_1380_input_12_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_13_V_address0;
wire    grp_conv_1_fu_1380_input_13_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_13_V_address1;
wire    grp_conv_1_fu_1380_input_13_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_14_V_address0;
wire    grp_conv_1_fu_1380_input_14_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_14_V_address1;
wire    grp_conv_1_fu_1380_input_14_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_15_V_address0;
wire    grp_conv_1_fu_1380_input_15_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_15_V_address1;
wire    grp_conv_1_fu_1380_input_15_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_16_V_address0;
wire    grp_conv_1_fu_1380_input_16_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_16_V_address1;
wire    grp_conv_1_fu_1380_input_16_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_17_V_address0;
wire    grp_conv_1_fu_1380_input_17_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_17_V_address1;
wire    grp_conv_1_fu_1380_input_17_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_18_V_address0;
wire    grp_conv_1_fu_1380_input_18_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_18_V_address1;
wire    grp_conv_1_fu_1380_input_18_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_19_V_address0;
wire    grp_conv_1_fu_1380_input_19_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_19_V_address1;
wire    grp_conv_1_fu_1380_input_19_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_20_V_address0;
wire    grp_conv_1_fu_1380_input_20_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_20_V_address1;
wire    grp_conv_1_fu_1380_input_20_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_21_V_address0;
wire    grp_conv_1_fu_1380_input_21_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_21_V_address1;
wire    grp_conv_1_fu_1380_input_21_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_22_V_address0;
wire    grp_conv_1_fu_1380_input_22_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_22_V_address1;
wire    grp_conv_1_fu_1380_input_22_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_23_V_address0;
wire    grp_conv_1_fu_1380_input_23_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_23_V_address1;
wire    grp_conv_1_fu_1380_input_23_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_24_V_address0;
wire    grp_conv_1_fu_1380_input_24_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_24_V_address1;
wire    grp_conv_1_fu_1380_input_24_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_25_V_address0;
wire    grp_conv_1_fu_1380_input_25_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_25_V_address1;
wire    grp_conv_1_fu_1380_input_25_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_26_V_address0;
wire    grp_conv_1_fu_1380_input_26_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_26_V_address1;
wire    grp_conv_1_fu_1380_input_26_V_ce1;
wire   [4:0] grp_conv_1_fu_1380_input_27_V_address0;
wire    grp_conv_1_fu_1380_input_27_V_ce0;
wire   [4:0] grp_conv_1_fu_1380_input_27_V_address1;
wire    grp_conv_1_fu_1380_input_27_V_ce1;
wire   [11:0] grp_conv_1_fu_1380_conv_out_V_address0;
wire    grp_conv_1_fu_1380_conv_out_V_ce0;
wire    grp_conv_1_fu_1380_conv_out_V_we0;
wire   [13:0] grp_conv_1_fu_1380_conv_out_V_d0;
wire    grp_dense_1_fu_1413_ap_start;
wire    grp_dense_1_fu_1413_ap_idle;
wire   [2:0] grp_dense_1_fu_1413_flat_array_0_V_address0;
wire    grp_dense_1_fu_1413_flat_array_0_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_0_V_address1;
wire    grp_dense_1_fu_1413_flat_array_0_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_1_V_address0;
wire    grp_dense_1_fu_1413_flat_array_1_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_1_V_address1;
wire    grp_dense_1_fu_1413_flat_array_1_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_2_V_address0;
wire    grp_dense_1_fu_1413_flat_array_2_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_2_V_address1;
wire    grp_dense_1_fu_1413_flat_array_2_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_3_V_address0;
wire    grp_dense_1_fu_1413_flat_array_3_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_3_V_address1;
wire    grp_dense_1_fu_1413_flat_array_3_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_4_V_address0;
wire    grp_dense_1_fu_1413_flat_array_4_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_4_V_address1;
wire    grp_dense_1_fu_1413_flat_array_4_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_5_V_address0;
wire    grp_dense_1_fu_1413_flat_array_5_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_5_V_address1;
wire    grp_dense_1_fu_1413_flat_array_5_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_6_V_address0;
wire    grp_dense_1_fu_1413_flat_array_6_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_6_V_address1;
wire    grp_dense_1_fu_1413_flat_array_6_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_7_V_address0;
wire    grp_dense_1_fu_1413_flat_array_7_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_7_V_address1;
wire    grp_dense_1_fu_1413_flat_array_7_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_8_V_address0;
wire    grp_dense_1_fu_1413_flat_array_8_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_8_V_address1;
wire    grp_dense_1_fu_1413_flat_array_8_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_9_V_address0;
wire    grp_dense_1_fu_1413_flat_array_9_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_9_V_address1;
wire    grp_dense_1_fu_1413_flat_array_9_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_10_V_address0;
wire    grp_dense_1_fu_1413_flat_array_10_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_10_V_address1;
wire    grp_dense_1_fu_1413_flat_array_10_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_11_V_address0;
wire    grp_dense_1_fu_1413_flat_array_11_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_11_V_address1;
wire    grp_dense_1_fu_1413_flat_array_11_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_12_V_address0;
wire    grp_dense_1_fu_1413_flat_array_12_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_12_V_address1;
wire    grp_dense_1_fu_1413_flat_array_12_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_13_V_address0;
wire    grp_dense_1_fu_1413_flat_array_13_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_13_V_address1;
wire    grp_dense_1_fu_1413_flat_array_13_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_14_V_address0;
wire    grp_dense_1_fu_1413_flat_array_14_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_14_V_address1;
wire    grp_dense_1_fu_1413_flat_array_14_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_15_V_address0;
wire    grp_dense_1_fu_1413_flat_array_15_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_15_V_address1;
wire    grp_dense_1_fu_1413_flat_array_15_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_16_V_address0;
wire    grp_dense_1_fu_1413_flat_array_16_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_16_V_address1;
wire    grp_dense_1_fu_1413_flat_array_16_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_17_V_address0;
wire    grp_dense_1_fu_1413_flat_array_17_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_17_V_address1;
wire    grp_dense_1_fu_1413_flat_array_17_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_18_V_address0;
wire    grp_dense_1_fu_1413_flat_array_18_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_18_V_address1;
wire    grp_dense_1_fu_1413_flat_array_18_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_19_V_address0;
wire    grp_dense_1_fu_1413_flat_array_19_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_19_V_address1;
wire    grp_dense_1_fu_1413_flat_array_19_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_20_V_address0;
wire    grp_dense_1_fu_1413_flat_array_20_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_20_V_address1;
wire    grp_dense_1_fu_1413_flat_array_20_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_21_V_address0;
wire    grp_dense_1_fu_1413_flat_array_21_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_21_V_address1;
wire    grp_dense_1_fu_1413_flat_array_21_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_22_V_address0;
wire    grp_dense_1_fu_1413_flat_array_22_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_22_V_address1;
wire    grp_dense_1_fu_1413_flat_array_22_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_23_V_address0;
wire    grp_dense_1_fu_1413_flat_array_23_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_23_V_address1;
wire    grp_dense_1_fu_1413_flat_array_23_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_24_V_address0;
wire    grp_dense_1_fu_1413_flat_array_24_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_24_V_address1;
wire    grp_dense_1_fu_1413_flat_array_24_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_25_V_address0;
wire    grp_dense_1_fu_1413_flat_array_25_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_25_V_address1;
wire    grp_dense_1_fu_1413_flat_array_25_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_26_V_address0;
wire    grp_dense_1_fu_1413_flat_array_26_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_26_V_address1;
wire    grp_dense_1_fu_1413_flat_array_26_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_27_V_address0;
wire    grp_dense_1_fu_1413_flat_array_27_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_27_V_address1;
wire    grp_dense_1_fu_1413_flat_array_27_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_28_V_address0;
wire    grp_dense_1_fu_1413_flat_array_28_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_28_V_address1;
wire    grp_dense_1_fu_1413_flat_array_28_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_29_V_address0;
wire    grp_dense_1_fu_1413_flat_array_29_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_29_V_address1;
wire    grp_dense_1_fu_1413_flat_array_29_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_30_V_address0;
wire    grp_dense_1_fu_1413_flat_array_30_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_30_V_address1;
wire    grp_dense_1_fu_1413_flat_array_30_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_31_V_address0;
wire    grp_dense_1_fu_1413_flat_array_31_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_31_V_address1;
wire    grp_dense_1_fu_1413_flat_array_31_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_32_V_address0;
wire    grp_dense_1_fu_1413_flat_array_32_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_32_V_address1;
wire    grp_dense_1_fu_1413_flat_array_32_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_33_V_address0;
wire    grp_dense_1_fu_1413_flat_array_33_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_33_V_address1;
wire    grp_dense_1_fu_1413_flat_array_33_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_34_V_address0;
wire    grp_dense_1_fu_1413_flat_array_34_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_34_V_address1;
wire    grp_dense_1_fu_1413_flat_array_34_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_35_V_address0;
wire    grp_dense_1_fu_1413_flat_array_35_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_35_V_address1;
wire    grp_dense_1_fu_1413_flat_array_35_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_36_V_address0;
wire    grp_dense_1_fu_1413_flat_array_36_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_36_V_address1;
wire    grp_dense_1_fu_1413_flat_array_36_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_37_V_address0;
wire    grp_dense_1_fu_1413_flat_array_37_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_37_V_address1;
wire    grp_dense_1_fu_1413_flat_array_37_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_38_V_address0;
wire    grp_dense_1_fu_1413_flat_array_38_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_38_V_address1;
wire    grp_dense_1_fu_1413_flat_array_38_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_39_V_address0;
wire    grp_dense_1_fu_1413_flat_array_39_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_39_V_address1;
wire    grp_dense_1_fu_1413_flat_array_39_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_40_V_address0;
wire    grp_dense_1_fu_1413_flat_array_40_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_40_V_address1;
wire    grp_dense_1_fu_1413_flat_array_40_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_41_V_address0;
wire    grp_dense_1_fu_1413_flat_array_41_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_41_V_address1;
wire    grp_dense_1_fu_1413_flat_array_41_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_42_V_address0;
wire    grp_dense_1_fu_1413_flat_array_42_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_42_V_address1;
wire    grp_dense_1_fu_1413_flat_array_42_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_43_V_address0;
wire    grp_dense_1_fu_1413_flat_array_43_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_43_V_address1;
wire    grp_dense_1_fu_1413_flat_array_43_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_44_V_address0;
wire    grp_dense_1_fu_1413_flat_array_44_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_44_V_address1;
wire    grp_dense_1_fu_1413_flat_array_44_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_45_V_address0;
wire    grp_dense_1_fu_1413_flat_array_45_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_45_V_address1;
wire    grp_dense_1_fu_1413_flat_array_45_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_46_V_address0;
wire    grp_dense_1_fu_1413_flat_array_46_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_46_V_address1;
wire    grp_dense_1_fu_1413_flat_array_46_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_47_V_address0;
wire    grp_dense_1_fu_1413_flat_array_47_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_47_V_address1;
wire    grp_dense_1_fu_1413_flat_array_47_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_48_V_address0;
wire    grp_dense_1_fu_1413_flat_array_48_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_48_V_address1;
wire    grp_dense_1_fu_1413_flat_array_48_V_ce1;
wire   [2:0] grp_dense_1_fu_1413_flat_array_49_V_address0;
wire    grp_dense_1_fu_1413_flat_array_49_V_ce0;
wire   [2:0] grp_dense_1_fu_1413_flat_array_49_V_address1;
wire    grp_dense_1_fu_1413_flat_array_49_V_ce1;
wire   [13:0] grp_dense_1_fu_1413_ap_return_0;
wire   [13:0] grp_dense_1_fu_1413_ap_return_1;
wire   [13:0] grp_dense_1_fu_1413_ap_return_2;
wire   [13:0] grp_dense_1_fu_1413_ap_return_3;
wire   [13:0] grp_dense_1_fu_1413_ap_return_4;
wire   [13:0] grp_dense_1_fu_1413_ap_return_5;
wire   [13:0] grp_dense_1_fu_1413_ap_return_6;
wire   [13:0] grp_dense_1_fu_1413_ap_return_7;
wire   [13:0] grp_dense_1_fu_1413_ap_return_8;
wire   [13:0] grp_dense_1_fu_1413_ap_return_9;
wire   [13:0] grp_dense_1_fu_1413_ap_return_10;
wire   [13:0] grp_dense_1_fu_1413_ap_return_11;
wire   [13:0] grp_dense_1_fu_1413_ap_return_12;
wire   [13:0] grp_dense_1_fu_1413_ap_return_13;
wire   [13:0] grp_dense_1_fu_1413_ap_return_14;
wire   [13:0] grp_dense_1_fu_1413_ap_return_15;
wire   [13:0] grp_dense_1_fu_1413_ap_return_16;
wire   [13:0] grp_dense_1_fu_1413_ap_return_17;
wire   [13:0] grp_dense_1_fu_1413_ap_return_18;
wire   [13:0] grp_dense_1_fu_1413_ap_return_19;
wire   [13:0] grp_dense_1_fu_1413_ap_return_20;
wire   [13:0] grp_dense_1_fu_1413_ap_return_21;
wire   [13:0] grp_dense_1_fu_1413_ap_return_22;
wire   [13:0] grp_dense_1_fu_1413_ap_return_23;
wire   [13:0] grp_dense_1_fu_1413_ap_return_24;
wire   [13:0] grp_dense_1_fu_1413_ap_return_25;
wire   [13:0] grp_dense_1_fu_1413_ap_return_26;
wire   [13:0] grp_dense_1_fu_1413_ap_return_27;
wire   [13:0] grp_dense_1_fu_1413_ap_return_28;
wire   [13:0] grp_dense_1_fu_1413_ap_return_29;
wire   [13:0] grp_dense_1_fu_1413_ap_return_30;
wire   [13:0] grp_dense_1_fu_1413_ap_return_31;
wire   [13:0] grp_dense_1_fu_1413_ap_return_32;
wire   [13:0] grp_dense_1_fu_1413_ap_return_33;
wire   [13:0] grp_dense_1_fu_1413_ap_return_34;
wire   [13:0] grp_dense_1_fu_1413_ap_return_35;
wire   [13:0] grp_dense_1_fu_1413_ap_return_36;
wire   [13:0] grp_dense_1_fu_1413_ap_return_37;
wire   [13:0] grp_dense_1_fu_1413_ap_return_38;
wire   [13:0] grp_dense_1_fu_1413_ap_return_39;
wire   [13:0] grp_dense_1_fu_1413_ap_return_40;
wire   [13:0] grp_dense_1_fu_1413_ap_return_41;
wire   [13:0] grp_dense_1_fu_1413_ap_return_42;
wire   [13:0] grp_dense_1_fu_1413_ap_return_43;
wire   [13:0] grp_dense_1_fu_1413_ap_return_44;
wire   [13:0] grp_dense_1_fu_1413_ap_return_45;
wire   [13:0] grp_dense_1_fu_1413_ap_return_46;
wire   [13:0] grp_dense_1_fu_1413_ap_return_47;
wire   [13:0] grp_dense_1_fu_1413_ap_return_48;
wire   [13:0] grp_dense_1_fu_1413_ap_return_49;
wire    grp_conv_2_fu_1471_ap_start;
wire    grp_conv_2_fu_1471_ap_done;
wire    grp_conv_2_fu_1471_ap_idle;
wire    grp_conv_2_fu_1471_ap_ready;
wire   [7:0] grp_conv_2_fu_1471_input_0_V_address0;
wire    grp_conv_2_fu_1471_input_0_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_0_V_address1;
wire    grp_conv_2_fu_1471_input_0_V_ce1;
wire   [7:0] grp_conv_2_fu_1471_input_1_V_address0;
wire    grp_conv_2_fu_1471_input_1_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_1_V_address1;
wire    grp_conv_2_fu_1471_input_1_V_ce1;
wire   [7:0] grp_conv_2_fu_1471_input_2_V_address0;
wire    grp_conv_2_fu_1471_input_2_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_2_V_address1;
wire    grp_conv_2_fu_1471_input_2_V_ce1;
wire   [7:0] grp_conv_2_fu_1471_input_3_V_address0;
wire    grp_conv_2_fu_1471_input_3_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_3_V_address1;
wire    grp_conv_2_fu_1471_input_3_V_ce1;
wire   [7:0] grp_conv_2_fu_1471_input_4_V_address0;
wire    grp_conv_2_fu_1471_input_4_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_4_V_address1;
wire    grp_conv_2_fu_1471_input_4_V_ce1;
wire   [7:0] grp_conv_2_fu_1471_input_5_V_address0;
wire    grp_conv_2_fu_1471_input_5_V_ce0;
wire   [7:0] grp_conv_2_fu_1471_input_5_V_address1;
wire    grp_conv_2_fu_1471_input_5_V_ce1;
wire   [10:0] grp_conv_2_fu_1471_conv_out_V_address0;
wire    grp_conv_2_fu_1471_conv_out_V_ce0;
wire    grp_conv_2_fu_1471_conv_out_V_we0;
wire   [13:0] grp_conv_2_fu_1471_conv_out_V_d0;
wire    grp_soft_max_fu_1592_ap_start;
wire    grp_soft_max_fu_1592_ap_done;
wire    grp_soft_max_fu_1592_ap_idle;
wire    grp_soft_max_fu_1592_ap_ready;
wire   [3:0] grp_soft_max_fu_1592_dense_array_V_address0;
wire    grp_soft_max_fu_1592_dense_array_V_ce0;
wire    grp_soft_max_fu_1592_dense_array_V_we0;
wire   [13:0] grp_soft_max_fu_1592_dense_array_V_d0;
wire   [3:0] grp_soft_max_fu_1592_prediction_V_address0;
wire    grp_soft_max_fu_1592_prediction_V_ce0;
wire    grp_soft_max_fu_1592_prediction_V_we0;
wire   [13:0] grp_soft_max_fu_1592_prediction_V_d0;
wire    grp_max_pool_1_fu_1604_ap_start;
wire    grp_max_pool_1_fu_1604_ap_done;
wire    grp_max_pool_1_fu_1604_ap_idle;
wire    grp_max_pool_1_fu_1604_ap_ready;
wire   [11:0] grp_max_pool_1_fu_1604_conv_out_V_address0;
wire    grp_max_pool_1_fu_1604_conv_out_V_ce0;
wire   [11:0] grp_max_pool_1_fu_1604_conv_out_V_address1;
wire    grp_max_pool_1_fu_1604_conv_out_V_ce1;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_0_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_0_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_0_V_d0;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_1_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_1_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_1_V_d0;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_2_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_2_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_2_V_d0;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_3_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_3_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_3_V_d0;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_4_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_4_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_4_V_d0;
wire   [7:0] grp_max_pool_1_fu_1604_max_pool_out_5_V_address0;
wire    grp_max_pool_1_fu_1604_max_pool_out_5_V_ce0;
wire    grp_max_pool_1_fu_1604_max_pool_out_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1604_max_pool_out_5_V_d0;
wire    grp_max_pool_2_fu_1615_ap_start;
wire    grp_max_pool_2_fu_1615_ap_done;
wire    grp_max_pool_2_fu_1615_ap_idle;
wire    grp_max_pool_2_fu_1615_ap_ready;
wire   [10:0] grp_max_pool_2_fu_1615_conv_out_V_address0;
wire    grp_max_pool_2_fu_1615_conv_out_V_ce0;
wire   [8:0] grp_max_pool_2_fu_1615_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_1615_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_1615_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_2_fu_1615_max_pool_out_V_d0;
wire    grp_flat_fu_1621_ap_start;
wire    grp_flat_fu_1621_ap_done;
wire    grp_flat_fu_1621_ap_idle;
wire    grp_flat_fu_1621_ap_ready;
wire   [8:0] grp_flat_fu_1621_max_pool_out_V_address0;
wire    grp_flat_fu_1621_max_pool_out_V_ce0;
wire   [2:0] grp_flat_fu_1621_flat_array_0_V_address0;
wire    grp_flat_fu_1621_flat_array_0_V_ce0;
wire    grp_flat_fu_1621_flat_array_0_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_0_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_1_V_address0;
wire    grp_flat_fu_1621_flat_array_1_V_ce0;
wire    grp_flat_fu_1621_flat_array_1_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_1_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_2_V_address0;
wire    grp_flat_fu_1621_flat_array_2_V_ce0;
wire    grp_flat_fu_1621_flat_array_2_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_2_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_3_V_address0;
wire    grp_flat_fu_1621_flat_array_3_V_ce0;
wire    grp_flat_fu_1621_flat_array_3_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_3_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_4_V_address0;
wire    grp_flat_fu_1621_flat_array_4_V_ce0;
wire    grp_flat_fu_1621_flat_array_4_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_4_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_5_V_address0;
wire    grp_flat_fu_1621_flat_array_5_V_ce0;
wire    grp_flat_fu_1621_flat_array_5_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_5_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_6_V_address0;
wire    grp_flat_fu_1621_flat_array_6_V_ce0;
wire    grp_flat_fu_1621_flat_array_6_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_6_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_7_V_address0;
wire    grp_flat_fu_1621_flat_array_7_V_ce0;
wire    grp_flat_fu_1621_flat_array_7_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_7_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_8_V_address0;
wire    grp_flat_fu_1621_flat_array_8_V_ce0;
wire    grp_flat_fu_1621_flat_array_8_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_8_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_9_V_address0;
wire    grp_flat_fu_1621_flat_array_9_V_ce0;
wire    grp_flat_fu_1621_flat_array_9_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_9_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_10_V_address0;
wire    grp_flat_fu_1621_flat_array_10_V_ce0;
wire    grp_flat_fu_1621_flat_array_10_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_10_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_11_V_address0;
wire    grp_flat_fu_1621_flat_array_11_V_ce0;
wire    grp_flat_fu_1621_flat_array_11_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_11_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_12_V_address0;
wire    grp_flat_fu_1621_flat_array_12_V_ce0;
wire    grp_flat_fu_1621_flat_array_12_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_12_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_13_V_address0;
wire    grp_flat_fu_1621_flat_array_13_V_ce0;
wire    grp_flat_fu_1621_flat_array_13_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_13_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_14_V_address0;
wire    grp_flat_fu_1621_flat_array_14_V_ce0;
wire    grp_flat_fu_1621_flat_array_14_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_14_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_15_V_address0;
wire    grp_flat_fu_1621_flat_array_15_V_ce0;
wire    grp_flat_fu_1621_flat_array_15_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_15_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_16_V_address0;
wire    grp_flat_fu_1621_flat_array_16_V_ce0;
wire    grp_flat_fu_1621_flat_array_16_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_16_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_17_V_address0;
wire    grp_flat_fu_1621_flat_array_17_V_ce0;
wire    grp_flat_fu_1621_flat_array_17_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_17_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_18_V_address0;
wire    grp_flat_fu_1621_flat_array_18_V_ce0;
wire    grp_flat_fu_1621_flat_array_18_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_18_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_19_V_address0;
wire    grp_flat_fu_1621_flat_array_19_V_ce0;
wire    grp_flat_fu_1621_flat_array_19_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_19_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_20_V_address0;
wire    grp_flat_fu_1621_flat_array_20_V_ce0;
wire    grp_flat_fu_1621_flat_array_20_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_20_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_21_V_address0;
wire    grp_flat_fu_1621_flat_array_21_V_ce0;
wire    grp_flat_fu_1621_flat_array_21_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_21_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_22_V_address0;
wire    grp_flat_fu_1621_flat_array_22_V_ce0;
wire    grp_flat_fu_1621_flat_array_22_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_22_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_23_V_address0;
wire    grp_flat_fu_1621_flat_array_23_V_ce0;
wire    grp_flat_fu_1621_flat_array_23_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_23_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_24_V_address0;
wire    grp_flat_fu_1621_flat_array_24_V_ce0;
wire    grp_flat_fu_1621_flat_array_24_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_24_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_25_V_address0;
wire    grp_flat_fu_1621_flat_array_25_V_ce0;
wire    grp_flat_fu_1621_flat_array_25_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_25_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_26_V_address0;
wire    grp_flat_fu_1621_flat_array_26_V_ce0;
wire    grp_flat_fu_1621_flat_array_26_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_26_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_27_V_address0;
wire    grp_flat_fu_1621_flat_array_27_V_ce0;
wire    grp_flat_fu_1621_flat_array_27_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_27_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_28_V_address0;
wire    grp_flat_fu_1621_flat_array_28_V_ce0;
wire    grp_flat_fu_1621_flat_array_28_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_28_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_29_V_address0;
wire    grp_flat_fu_1621_flat_array_29_V_ce0;
wire    grp_flat_fu_1621_flat_array_29_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_29_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_30_V_address0;
wire    grp_flat_fu_1621_flat_array_30_V_ce0;
wire    grp_flat_fu_1621_flat_array_30_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_30_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_31_V_address0;
wire    grp_flat_fu_1621_flat_array_31_V_ce0;
wire    grp_flat_fu_1621_flat_array_31_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_31_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_32_V_address0;
wire    grp_flat_fu_1621_flat_array_32_V_ce0;
wire    grp_flat_fu_1621_flat_array_32_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_32_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_33_V_address0;
wire    grp_flat_fu_1621_flat_array_33_V_ce0;
wire    grp_flat_fu_1621_flat_array_33_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_33_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_34_V_address0;
wire    grp_flat_fu_1621_flat_array_34_V_ce0;
wire    grp_flat_fu_1621_flat_array_34_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_34_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_35_V_address0;
wire    grp_flat_fu_1621_flat_array_35_V_ce0;
wire    grp_flat_fu_1621_flat_array_35_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_35_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_36_V_address0;
wire    grp_flat_fu_1621_flat_array_36_V_ce0;
wire    grp_flat_fu_1621_flat_array_36_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_36_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_37_V_address0;
wire    grp_flat_fu_1621_flat_array_37_V_ce0;
wire    grp_flat_fu_1621_flat_array_37_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_37_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_38_V_address0;
wire    grp_flat_fu_1621_flat_array_38_V_ce0;
wire    grp_flat_fu_1621_flat_array_38_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_38_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_39_V_address0;
wire    grp_flat_fu_1621_flat_array_39_V_ce0;
wire    grp_flat_fu_1621_flat_array_39_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_39_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_40_V_address0;
wire    grp_flat_fu_1621_flat_array_40_V_ce0;
wire    grp_flat_fu_1621_flat_array_40_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_40_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_41_V_address0;
wire    grp_flat_fu_1621_flat_array_41_V_ce0;
wire    grp_flat_fu_1621_flat_array_41_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_41_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_42_V_address0;
wire    grp_flat_fu_1621_flat_array_42_V_ce0;
wire    grp_flat_fu_1621_flat_array_42_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_42_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_43_V_address0;
wire    grp_flat_fu_1621_flat_array_43_V_ce0;
wire    grp_flat_fu_1621_flat_array_43_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_43_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_44_V_address0;
wire    grp_flat_fu_1621_flat_array_44_V_ce0;
wire    grp_flat_fu_1621_flat_array_44_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_44_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_45_V_address0;
wire    grp_flat_fu_1621_flat_array_45_V_ce0;
wire    grp_flat_fu_1621_flat_array_45_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_45_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_46_V_address0;
wire    grp_flat_fu_1621_flat_array_46_V_ce0;
wire    grp_flat_fu_1621_flat_array_46_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_46_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_47_V_address0;
wire    grp_flat_fu_1621_flat_array_47_V_ce0;
wire    grp_flat_fu_1621_flat_array_47_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_47_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_48_V_address0;
wire    grp_flat_fu_1621_flat_array_48_V_ce0;
wire    grp_flat_fu_1621_flat_array_48_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_48_V_d0;
wire   [2:0] grp_flat_fu_1621_flat_array_49_V_address0;
wire    grp_flat_fu_1621_flat_array_49_V_ce0;
wire    grp_flat_fu_1621_flat_array_49_V_we0;
wire   [13:0] grp_flat_fu_1621_flat_array_49_V_d0;
reg   [9:0] ix_in_0_reg_1255;
reg   [4:0] i_0_reg_1267;
reg   [9:0] ix_in_1_reg_1278;
reg   [4:0] j_0_reg_1289;
reg   [4:0] i_0_i_reg_1301;
wire    ap_CS_fsm_state23;
reg   [13:0] p_Val2_18_reg_1312;
reg   [5:0] j_0_i_reg_1324;
reg   [3:0] d_0_i_reg_1335;
wire    ap_CS_fsm_state27;
reg   [13:0] p_Val2_23_reg_1346;
reg   [4:0] f_0_i_reg_1358;
reg   [3:0] i24_0_reg_1369;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state31;
reg    grp_conv_1_fu_1380_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_dense_1_fu_1413_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_conv_2_fu_1471_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_soft_max_fu_1592_ap_start_reg;
reg    grp_max_pool_1_fu_1604_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_max_pool_2_fu_1615_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_flat_fu_1621_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln27_fu_1698_p1;
wire   [63:0] zext_ln27_1_fu_1742_p1;
wire  signed [63:0] sext_ln1117_fu_2306_p1;
wire   [63:0] zext_ln1116_57_fu_2504_p1;
wire   [63:0] zext_ln48_1_fu_2464_p1;
wire   [31:0] cnn_input_Addr_A_orig;
wire    ap_CS_fsm_state6;
wire   [13:0] select_ln603_fu_1998_p3;
wire   [12:0] select_ln19_fu_2423_p3;
wire   [13:0] add_ln703_6_fu_2538_p2;
wire   [31:0] prediction_output_Addr_A_orig;
wire   [63:0] grp_fu_1676_p1;
wire   [63:0] ireg_V_fu_1747_p1;
wire   [10:0] exp_tmp_V_fu_1763_p4;
wire   [51:0] trunc_ln565_fu_1777_p1;
wire   [52:0] tmp_fu_1781_p3;
wire   [53:0] p_Result_30_fu_1789_p1;
wire   [0:0] p_Result_29_fu_1755_p3;
wire   [53:0] man_V_1_fu_1793_p2;
wire   [62:0] trunc_ln556_fu_1751_p1;
wire   [11:0] zext_ln461_fu_1773_p1;
wire   [11:0] F2_fu_1813_p2;
wire   [0:0] icmp_ln581_fu_1819_p2;
wire   [11:0] add_ln581_fu_1825_p2;
wire   [11:0] sub_ln581_fu_1831_p2;
wire   [31:0] bitcast_ln696_fu_1867_p1;
wire   [0:0] tmp_42_fu_1870_p3;
wire   [0:0] icmp_ln571_fu_1807_p2;
wire   [0:0] icmp_ln582_fu_1845_p2;
wire   [0:0] xor_ln571_fu_1886_p2;
wire   [0:0] and_ln582_fu_1892_p2;
wire   [0:0] or_ln582_fu_1906_p2;
wire   [0:0] xor_ln582_fu_1912_p2;
wire   [0:0] xor_ln585_fu_1924_p2;
wire   [0:0] and_ln585_fu_1930_p2;
wire   [13:0] select_ln588_fu_1878_p3;
wire   [13:0] select_ln582_fu_1898_p3;
wire   [0:0] or_ln581_fu_1944_p2;
wire   [0:0] icmp_ln603_fu_1861_p2;
wire   [0:0] xor_ln581_fu_1950_p2;
wire  signed [31:0] sext_ln581_fu_1962_p1;
wire   [53:0] zext_ln586_fu_1965_p1;
wire   [53:0] ashr_ln586_fu_1969_p2;
wire   [13:0] sext_ln581cast_fu_1978_p1;
wire   [0:0] and_ln585_1_fu_1987_p2;
wire   [13:0] trunc_ln586_fu_1974_p1;
wire   [13:0] shl_ln604_fu_1982_p2;
wire   [13:0] select_ln585_1_fu_1991_p3;
wire   [10:0] tmp_199_fu_2271_p3;
wire   [6:0] tmp_200_fu_2283_p3;
wire   [11:0] zext_ln1117_fu_2279_p1;
wire   [11:0] zext_ln1117_111_fu_2291_p1;
wire   [11:0] sub_ln1117_fu_2295_p2;
wire   [11:0] add_ln1117_fu_2301_p2;
wire  signed [21:0] grp_fu_2853_p3;
wire  signed [8:0] sext_ln1265_fu_2391_p0;
wire  signed [8:0] sext_ln703_fu_2399_p0;
wire  signed [13:0] sext_ln1265_fu_2391_p1;
wire  signed [12:0] sext_ln703_fu_2399_p1;
wire   [12:0] trunc_ln703_fu_2395_p1;
wire   [13:0] add_ln703_fu_2403_p2;
wire   [0:0] tmp_43_fu_2415_p3;
wire   [12:0] add_ln203_fu_2409_p2;
wire   [7:0] tmp_201_fu_2469_p3;
wire   [5:0] tmp_202_fu_2481_p3;
wire   [8:0] zext_ln1116_56_fu_2489_p1;
wire   [8:0] zext_ln1116_fu_2477_p1;
wire   [8:0] add_ln1116_fu_2493_p2;
wire   [8:0] add_ln1116_5_fu_2499_p2;
wire  signed [21:0] grp_fu_2862_p3;
wire  signed [13:0] sext_ln1265_1_fu_2534_p1;
wire   [13:0] tmp_V_fu_2576_p2;
reg   [13:0] p_Result_13_fu_2590_p4;
wire   [31:0] p_Result_32_fu_2600_p3;
reg   [31:0] l_fu_2608_p3;
wire   [31:0] lsb_index_fu_2626_p2;
wire   [30:0] tmp_45_fu_2632_p4;
wire   [3:0] trunc_ln947_fu_2648_p1;
wire   [3:0] sub_ln947_fu_2652_p2;
wire   [13:0] zext_ln947_fu_2658_p1;
wire   [13:0] lshr_ln947_fu_2662_p2;
wire   [13:0] p_Result_s_fu_2668_p2;
wire   [0:0] icmp_ln947_fu_2642_p2;
wire   [0:0] icmp_ln947_1_fu_2674_p2;
wire   [0:0] tmp_46_fu_2686_p3;
wire   [13:0] trunc_ln944_fu_2622_p1;
wire   [13:0] add_ln949_fu_2700_p2;
wire   [0:0] p_Result_27_fu_2706_p3;
wire   [0:0] xor_ln949_fu_2694_p2;
wire   [0:0] and_ln949_fu_2714_p2;
wire   [0:0] a_fu_2680_p2;
wire   [0:0] or_ln949_fu_2720_p2;
wire   [31:0] m_fu_2744_p1;
wire   [31:0] add_ln958_fu_2747_p2;
wire   [31:0] sub_ln958_fu_2758_p2;
wire   [31:0] lshr_ln958_fu_2752_p2;
wire   [31:0] shl_ln958_fu_2763_p2;
wire   [31:0] m_7_fu_2769_p3;
wire   [31:0] m_8_fu_2776_p2;
wire   [30:0] m_s_fu_2781_p4;
wire   [0:0] tmp_47_fu_2795_p3;
wire   [7:0] select_ln964_fu_2803_p3;
wire   [7:0] sub_ln964_fu_2811_p2;
wire   [7:0] add_ln964_fu_2816_p2;
wire   [31:0] m_11_fu_2791_p1;
wire   [8:0] tmp_s_fu_2822_p3;
wire   [31:0] p_Result_33_fu_2829_p5;
wire   [31:0] bitcast_ln739_fu_2841_p1;
wire   [21:0] grp_fu_2853_p2;
wire   [12:0] grp_fu_2862_p0;
wire   [21:0] grp_fu_2862_p2;
reg   [30:0] ap_NS_fsm;
wire   [21:0] grp_fu_2862_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 31'd1;
#0 grp_conv_1_fu_1380_ap_start_reg = 1'b0;
#0 grp_dense_1_fu_1413_ap_start_reg = 1'b0;
#0 grp_conv_2_fu_1471_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_1592_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_1604_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_1615_ap_start_reg = 1'b0;
#0 grp_flat_fu_1621_ap_start_reg = 1'b0;
end

cnn_dense_2_weighbwn #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_2_bias_V #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_out_weibxn #(
    .DataWidth( 9 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_out_biabyn #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_0_V_address0),
    .ce0(conv_1_input_0_V_ce0),
    .we0(conv_1_input_0_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_0_V_q0),
    .address1(grp_conv_1_fu_1380_input_0_V_address1),
    .ce1(conv_1_input_0_V_ce1),
    .q1(conv_1_input_0_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_1_V_address0),
    .ce0(conv_1_input_1_V_ce0),
    .we0(conv_1_input_1_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_1_V_q0),
    .address1(grp_conv_1_fu_1380_input_1_V_address1),
    .ce1(conv_1_input_1_V_ce1),
    .q1(conv_1_input_1_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_2_V_address0),
    .ce0(conv_1_input_2_V_ce0),
    .we0(conv_1_input_2_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_2_V_q0),
    .address1(grp_conv_1_fu_1380_input_2_V_address1),
    .ce1(conv_1_input_2_V_ce1),
    .q1(conv_1_input_2_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_3_V_address0),
    .ce0(conv_1_input_3_V_ce0),
    .we0(conv_1_input_3_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_3_V_q0),
    .address1(grp_conv_1_fu_1380_input_3_V_address1),
    .ce1(conv_1_input_3_V_ce1),
    .q1(conv_1_input_3_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_4_V_address0),
    .ce0(conv_1_input_4_V_ce0),
    .we0(conv_1_input_4_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_4_V_q0),
    .address1(grp_conv_1_fu_1380_input_4_V_address1),
    .ce1(conv_1_input_4_V_ce1),
    .q1(conv_1_input_4_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_5_V_address0),
    .ce0(conv_1_input_5_V_ce0),
    .we0(conv_1_input_5_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_5_V_q0),
    .address1(grp_conv_1_fu_1380_input_5_V_address1),
    .ce1(conv_1_input_5_V_ce1),
    .q1(conv_1_input_5_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_6_V_address0),
    .ce0(conv_1_input_6_V_ce0),
    .we0(conv_1_input_6_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_6_V_q0),
    .address1(grp_conv_1_fu_1380_input_6_V_address1),
    .ce1(conv_1_input_6_V_ce1),
    .q1(conv_1_input_6_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_7_V_address0),
    .ce0(conv_1_input_7_V_ce0),
    .we0(conv_1_input_7_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_7_V_q0),
    .address1(grp_conv_1_fu_1380_input_7_V_address1),
    .ce1(conv_1_input_7_V_ce1),
    .q1(conv_1_input_7_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_8_V_address0),
    .ce0(conv_1_input_8_V_ce0),
    .we0(conv_1_input_8_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_8_V_q0),
    .address1(grp_conv_1_fu_1380_input_8_V_address1),
    .ce1(conv_1_input_8_V_ce1),
    .q1(conv_1_input_8_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_9_V_address0),
    .ce0(conv_1_input_9_V_ce0),
    .we0(conv_1_input_9_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_9_V_q0),
    .address1(grp_conv_1_fu_1380_input_9_V_address1),
    .ce1(conv_1_input_9_V_ce1),
    .q1(conv_1_input_9_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_10_V_address0),
    .ce0(conv_1_input_10_V_ce0),
    .we0(conv_1_input_10_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_10_V_q0),
    .address1(grp_conv_1_fu_1380_input_10_V_address1),
    .ce1(conv_1_input_10_V_ce1),
    .q1(conv_1_input_10_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_11_V_address0),
    .ce0(conv_1_input_11_V_ce0),
    .we0(conv_1_input_11_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_11_V_q0),
    .address1(grp_conv_1_fu_1380_input_11_V_address1),
    .ce1(conv_1_input_11_V_ce1),
    .q1(conv_1_input_11_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_12_V_address0),
    .ce0(conv_1_input_12_V_ce0),
    .we0(conv_1_input_12_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_12_V_q0),
    .address1(grp_conv_1_fu_1380_input_12_V_address1),
    .ce1(conv_1_input_12_V_ce1),
    .q1(conv_1_input_12_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_13_V_address0),
    .ce0(conv_1_input_13_V_ce0),
    .we0(conv_1_input_13_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_13_V_q0),
    .address1(grp_conv_1_fu_1380_input_13_V_address1),
    .ce1(conv_1_input_13_V_ce1),
    .q1(conv_1_input_13_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_14_V_address0),
    .ce0(conv_1_input_14_V_ce0),
    .we0(conv_1_input_14_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_14_V_q0),
    .address1(grp_conv_1_fu_1380_input_14_V_address1),
    .ce1(conv_1_input_14_V_ce1),
    .q1(conv_1_input_14_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_15_V_address0),
    .ce0(conv_1_input_15_V_ce0),
    .we0(conv_1_input_15_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_15_V_q0),
    .address1(grp_conv_1_fu_1380_input_15_V_address1),
    .ce1(conv_1_input_15_V_ce1),
    .q1(conv_1_input_15_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_16_V_address0),
    .ce0(conv_1_input_16_V_ce0),
    .we0(conv_1_input_16_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_16_V_q0),
    .address1(grp_conv_1_fu_1380_input_16_V_address1),
    .ce1(conv_1_input_16_V_ce1),
    .q1(conv_1_input_16_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_17_V_address0),
    .ce0(conv_1_input_17_V_ce0),
    .we0(conv_1_input_17_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_17_V_q0),
    .address1(grp_conv_1_fu_1380_input_17_V_address1),
    .ce1(conv_1_input_17_V_ce1),
    .q1(conv_1_input_17_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_18_V_address0),
    .ce0(conv_1_input_18_V_ce0),
    .we0(conv_1_input_18_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_18_V_q0),
    .address1(grp_conv_1_fu_1380_input_18_V_address1),
    .ce1(conv_1_input_18_V_ce1),
    .q1(conv_1_input_18_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_19_V_address0),
    .ce0(conv_1_input_19_V_ce0),
    .we0(conv_1_input_19_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_19_V_q0),
    .address1(grp_conv_1_fu_1380_input_19_V_address1),
    .ce1(conv_1_input_19_V_ce1),
    .q1(conv_1_input_19_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_20_V_address0),
    .ce0(conv_1_input_20_V_ce0),
    .we0(conv_1_input_20_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_20_V_q0),
    .address1(grp_conv_1_fu_1380_input_20_V_address1),
    .ce1(conv_1_input_20_V_ce1),
    .q1(conv_1_input_20_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_21_V_address0),
    .ce0(conv_1_input_21_V_ce0),
    .we0(conv_1_input_21_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_21_V_q0),
    .address1(grp_conv_1_fu_1380_input_21_V_address1),
    .ce1(conv_1_input_21_V_ce1),
    .q1(conv_1_input_21_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_22_V_address0),
    .ce0(conv_1_input_22_V_ce0),
    .we0(conv_1_input_22_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_22_V_q0),
    .address1(grp_conv_1_fu_1380_input_22_V_address1),
    .ce1(conv_1_input_22_V_ce1),
    .q1(conv_1_input_22_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_23_V_address0),
    .ce0(conv_1_input_23_V_ce0),
    .we0(conv_1_input_23_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_23_V_q0),
    .address1(grp_conv_1_fu_1380_input_23_V_address1),
    .ce1(conv_1_input_23_V_ce1),
    .q1(conv_1_input_23_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_24_V_address0),
    .ce0(conv_1_input_24_V_ce0),
    .we0(conv_1_input_24_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_24_V_q0),
    .address1(grp_conv_1_fu_1380_input_24_V_address1),
    .ce1(conv_1_input_24_V_ce1),
    .q1(conv_1_input_24_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_25_V_address0),
    .ce0(conv_1_input_25_V_ce0),
    .we0(conv_1_input_25_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_25_V_q0),
    .address1(grp_conv_1_fu_1380_input_25_V_address1),
    .ce1(conv_1_input_25_V_ce1),
    .q1(conv_1_input_25_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_26_V_address0),
    .ce0(conv_1_input_26_V_ce0),
    .we0(conv_1_input_26_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_26_V_q0),
    .address1(grp_conv_1_fu_1380_input_26_V_address1),
    .ce1(conv_1_input_26_V_ce1),
    .q1(conv_1_input_26_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_27_V_address0),
    .ce0(conv_1_input_27_V_ce0),
    .we0(conv_1_input_27_V_we0),
    .d0(select_ln603_fu_1998_p3),
    .q0(conv_1_input_27_V_q0),
    .address1(grp_conv_1_fu_1380_input_27_V_address1),
    .ce1(conv_1_input_27_V_ce1),
    .q1(conv_1_input_27_V_q1)
);

cnn_conv_1_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_V_address0),
    .ce0(conv_1_out_V_ce0),
    .we0(conv_1_out_V_we0),
    .d0(conv_1_out_V_d0),
    .q0(conv_1_out_V_q0),
    .address1(grp_max_pool_1_fu_1604_conv_out_V_address1),
    .ce1(conv_1_out_V_ce1),
    .q1(conv_1_out_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_0_V_address0),
    .ce0(max_pool_1_out_0_V_ce0),
    .we0(max_pool_1_out_0_V_we0),
    .d0(max_pool_1_out_0_V_d0),
    .q0(max_pool_1_out_0_V_q0),
    .address1(grp_conv_2_fu_1471_input_0_V_address1),
    .ce1(max_pool_1_out_0_V_ce1),
    .q1(max_pool_1_out_0_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_1_V_address0),
    .ce0(max_pool_1_out_1_V_ce0),
    .we0(max_pool_1_out_1_V_we0),
    .d0(grp_max_pool_1_fu_1604_max_pool_out_1_V_d0),
    .q0(max_pool_1_out_1_V_q0),
    .address1(grp_conv_2_fu_1471_input_1_V_address1),
    .ce1(max_pool_1_out_1_V_ce1),
    .q1(max_pool_1_out_1_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_2_V_address0),
    .ce0(max_pool_1_out_2_V_ce0),
    .we0(max_pool_1_out_2_V_we0),
    .d0(grp_max_pool_1_fu_1604_max_pool_out_2_V_d0),
    .q0(max_pool_1_out_2_V_q0),
    .address1(grp_conv_2_fu_1471_input_2_V_address1),
    .ce1(max_pool_1_out_2_V_ce1),
    .q1(max_pool_1_out_2_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_3_V_address0),
    .ce0(max_pool_1_out_3_V_ce0),
    .we0(max_pool_1_out_3_V_we0),
    .d0(grp_max_pool_1_fu_1604_max_pool_out_3_V_d0),
    .q0(max_pool_1_out_3_V_q0),
    .address1(grp_conv_2_fu_1471_input_3_V_address1),
    .ce1(max_pool_1_out_3_V_ce1),
    .q1(max_pool_1_out_3_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_4_V_address0),
    .ce0(max_pool_1_out_4_V_ce0),
    .we0(max_pool_1_out_4_V_we0),
    .d0(grp_max_pool_1_fu_1604_max_pool_out_4_V_d0),
    .q0(max_pool_1_out_4_V_q0),
    .address1(grp_conv_2_fu_1471_input_4_V_address1),
    .ce1(max_pool_1_out_4_V_ce1),
    .q1(max_pool_1_out_4_V_q1)
);

cnn_max_pool_1_oub1s #(
    .DataWidth( 14 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_5_V_address0),
    .ce0(max_pool_1_out_5_V_ce0),
    .we0(max_pool_1_out_5_V_we0),
    .d0(grp_max_pool_1_fu_1604_max_pool_out_5_V_d0),
    .q0(max_pool_1_out_5_V_q0),
    .address1(grp_conv_2_fu_1471_input_5_V_address1),
    .ce1(max_pool_1_out_5_V_ce1),
    .q1(max_pool_1_out_5_V_q1)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0)
);

cnn_max_pool_2_oub7t #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_0_V_address0),
    .ce0(flat_array_0_V_ce0),
    .we0(flat_array_0_V_we0),
    .d0(flat_array_0_V_d0),
    .q0(flat_array_0_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_0_V_address1),
    .ce1(flat_array_0_V_ce1),
    .q1(flat_array_0_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_1_V_address0),
    .ce0(flat_array_1_V_ce0),
    .we0(flat_array_1_V_we0),
    .d0(grp_flat_fu_1621_flat_array_1_V_d0),
    .q0(flat_array_1_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_1_V_address1),
    .ce1(flat_array_1_V_ce1),
    .q1(flat_array_1_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_2_V_address0),
    .ce0(flat_array_2_V_ce0),
    .we0(flat_array_2_V_we0),
    .d0(grp_flat_fu_1621_flat_array_2_V_d0),
    .q0(flat_array_2_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_2_V_address1),
    .ce1(flat_array_2_V_ce1),
    .q1(flat_array_2_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_3_V_address0),
    .ce0(flat_array_3_V_ce0),
    .we0(flat_array_3_V_we0),
    .d0(grp_flat_fu_1621_flat_array_3_V_d0),
    .q0(flat_array_3_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_3_V_address1),
    .ce1(flat_array_3_V_ce1),
    .q1(flat_array_3_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_4_V_address0),
    .ce0(flat_array_4_V_ce0),
    .we0(flat_array_4_V_we0),
    .d0(grp_flat_fu_1621_flat_array_4_V_d0),
    .q0(flat_array_4_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_4_V_address1),
    .ce1(flat_array_4_V_ce1),
    .q1(flat_array_4_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_5_V_address0),
    .ce0(flat_array_5_V_ce0),
    .we0(flat_array_5_V_we0),
    .d0(grp_flat_fu_1621_flat_array_5_V_d0),
    .q0(flat_array_5_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_5_V_address1),
    .ce1(flat_array_5_V_ce1),
    .q1(flat_array_5_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_6_V_address0),
    .ce0(flat_array_6_V_ce0),
    .we0(flat_array_6_V_we0),
    .d0(grp_flat_fu_1621_flat_array_6_V_d0),
    .q0(flat_array_6_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_6_V_address1),
    .ce1(flat_array_6_V_ce1),
    .q1(flat_array_6_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_7_V_address0),
    .ce0(flat_array_7_V_ce0),
    .we0(flat_array_7_V_we0),
    .d0(grp_flat_fu_1621_flat_array_7_V_d0),
    .q0(flat_array_7_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_7_V_address1),
    .ce1(flat_array_7_V_ce1),
    .q1(flat_array_7_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_8_V_address0),
    .ce0(flat_array_8_V_ce0),
    .we0(flat_array_8_V_we0),
    .d0(grp_flat_fu_1621_flat_array_8_V_d0),
    .q0(flat_array_8_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_8_V_address1),
    .ce1(flat_array_8_V_ce1),
    .q1(flat_array_8_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_9_V_address0),
    .ce0(flat_array_9_V_ce0),
    .we0(flat_array_9_V_we0),
    .d0(grp_flat_fu_1621_flat_array_9_V_d0),
    .q0(flat_array_9_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_9_V_address1),
    .ce1(flat_array_9_V_ce1),
    .q1(flat_array_9_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_10_V_address0),
    .ce0(flat_array_10_V_ce0),
    .we0(flat_array_10_V_we0),
    .d0(grp_flat_fu_1621_flat_array_10_V_d0),
    .q0(flat_array_10_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_10_V_address1),
    .ce1(flat_array_10_V_ce1),
    .q1(flat_array_10_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_11_V_address0),
    .ce0(flat_array_11_V_ce0),
    .we0(flat_array_11_V_we0),
    .d0(grp_flat_fu_1621_flat_array_11_V_d0),
    .q0(flat_array_11_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_11_V_address1),
    .ce1(flat_array_11_V_ce1),
    .q1(flat_array_11_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_12_V_address0),
    .ce0(flat_array_12_V_ce0),
    .we0(flat_array_12_V_we0),
    .d0(grp_flat_fu_1621_flat_array_12_V_d0),
    .q0(flat_array_12_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_12_V_address1),
    .ce1(flat_array_12_V_ce1),
    .q1(flat_array_12_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_13_V_address0),
    .ce0(flat_array_13_V_ce0),
    .we0(flat_array_13_V_we0),
    .d0(grp_flat_fu_1621_flat_array_13_V_d0),
    .q0(flat_array_13_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_13_V_address1),
    .ce1(flat_array_13_V_ce1),
    .q1(flat_array_13_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_14_V_address0),
    .ce0(flat_array_14_V_ce0),
    .we0(flat_array_14_V_we0),
    .d0(grp_flat_fu_1621_flat_array_14_V_d0),
    .q0(flat_array_14_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_14_V_address1),
    .ce1(flat_array_14_V_ce1),
    .q1(flat_array_14_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_15_V_address0),
    .ce0(flat_array_15_V_ce0),
    .we0(flat_array_15_V_we0),
    .d0(grp_flat_fu_1621_flat_array_15_V_d0),
    .q0(flat_array_15_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_15_V_address1),
    .ce1(flat_array_15_V_ce1),
    .q1(flat_array_15_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_16_V_address0),
    .ce0(flat_array_16_V_ce0),
    .we0(flat_array_16_V_we0),
    .d0(grp_flat_fu_1621_flat_array_16_V_d0),
    .q0(flat_array_16_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_16_V_address1),
    .ce1(flat_array_16_V_ce1),
    .q1(flat_array_16_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_17_V_address0),
    .ce0(flat_array_17_V_ce0),
    .we0(flat_array_17_V_we0),
    .d0(grp_flat_fu_1621_flat_array_17_V_d0),
    .q0(flat_array_17_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_17_V_address1),
    .ce1(flat_array_17_V_ce1),
    .q1(flat_array_17_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_18_V_address0),
    .ce0(flat_array_18_V_ce0),
    .we0(flat_array_18_V_we0),
    .d0(grp_flat_fu_1621_flat_array_18_V_d0),
    .q0(flat_array_18_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_18_V_address1),
    .ce1(flat_array_18_V_ce1),
    .q1(flat_array_18_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_19_V_address0),
    .ce0(flat_array_19_V_ce0),
    .we0(flat_array_19_V_we0),
    .d0(grp_flat_fu_1621_flat_array_19_V_d0),
    .q0(flat_array_19_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_19_V_address1),
    .ce1(flat_array_19_V_ce1),
    .q1(flat_array_19_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_20_V_address0),
    .ce0(flat_array_20_V_ce0),
    .we0(flat_array_20_V_we0),
    .d0(grp_flat_fu_1621_flat_array_20_V_d0),
    .q0(flat_array_20_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_20_V_address1),
    .ce1(flat_array_20_V_ce1),
    .q1(flat_array_20_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_21_V_address0),
    .ce0(flat_array_21_V_ce0),
    .we0(flat_array_21_V_we0),
    .d0(grp_flat_fu_1621_flat_array_21_V_d0),
    .q0(flat_array_21_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_21_V_address1),
    .ce1(flat_array_21_V_ce1),
    .q1(flat_array_21_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_22_V_address0),
    .ce0(flat_array_22_V_ce0),
    .we0(flat_array_22_V_we0),
    .d0(grp_flat_fu_1621_flat_array_22_V_d0),
    .q0(flat_array_22_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_22_V_address1),
    .ce1(flat_array_22_V_ce1),
    .q1(flat_array_22_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_23_V_address0),
    .ce0(flat_array_23_V_ce0),
    .we0(flat_array_23_V_we0),
    .d0(grp_flat_fu_1621_flat_array_23_V_d0),
    .q0(flat_array_23_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_23_V_address1),
    .ce1(flat_array_23_V_ce1),
    .q1(flat_array_23_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_24_V_address0),
    .ce0(flat_array_24_V_ce0),
    .we0(flat_array_24_V_we0),
    .d0(grp_flat_fu_1621_flat_array_24_V_d0),
    .q0(flat_array_24_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_24_V_address1),
    .ce1(flat_array_24_V_ce1),
    .q1(flat_array_24_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_25_V_address0),
    .ce0(flat_array_25_V_ce0),
    .we0(flat_array_25_V_we0),
    .d0(grp_flat_fu_1621_flat_array_25_V_d0),
    .q0(flat_array_25_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_25_V_address1),
    .ce1(flat_array_25_V_ce1),
    .q1(flat_array_25_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_26_V_address0),
    .ce0(flat_array_26_V_ce0),
    .we0(flat_array_26_V_we0),
    .d0(grp_flat_fu_1621_flat_array_26_V_d0),
    .q0(flat_array_26_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_26_V_address1),
    .ce1(flat_array_26_V_ce1),
    .q1(flat_array_26_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_27_V_address0),
    .ce0(flat_array_27_V_ce0),
    .we0(flat_array_27_V_we0),
    .d0(grp_flat_fu_1621_flat_array_27_V_d0),
    .q0(flat_array_27_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_27_V_address1),
    .ce1(flat_array_27_V_ce1),
    .q1(flat_array_27_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_28_V_address0),
    .ce0(flat_array_28_V_ce0),
    .we0(flat_array_28_V_we0),
    .d0(grp_flat_fu_1621_flat_array_28_V_d0),
    .q0(flat_array_28_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_28_V_address1),
    .ce1(flat_array_28_V_ce1),
    .q1(flat_array_28_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_29_V_address0),
    .ce0(flat_array_29_V_ce0),
    .we0(flat_array_29_V_we0),
    .d0(grp_flat_fu_1621_flat_array_29_V_d0),
    .q0(flat_array_29_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_29_V_address1),
    .ce1(flat_array_29_V_ce1),
    .q1(flat_array_29_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_30_V_address0),
    .ce0(flat_array_30_V_ce0),
    .we0(flat_array_30_V_we0),
    .d0(grp_flat_fu_1621_flat_array_30_V_d0),
    .q0(flat_array_30_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_30_V_address1),
    .ce1(flat_array_30_V_ce1),
    .q1(flat_array_30_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_31_V_address0),
    .ce0(flat_array_31_V_ce0),
    .we0(flat_array_31_V_we0),
    .d0(grp_flat_fu_1621_flat_array_31_V_d0),
    .q0(flat_array_31_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_31_V_address1),
    .ce1(flat_array_31_V_ce1),
    .q1(flat_array_31_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_32_V_address0),
    .ce0(flat_array_32_V_ce0),
    .we0(flat_array_32_V_we0),
    .d0(grp_flat_fu_1621_flat_array_32_V_d0),
    .q0(flat_array_32_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_32_V_address1),
    .ce1(flat_array_32_V_ce1),
    .q1(flat_array_32_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_33_V_address0),
    .ce0(flat_array_33_V_ce0),
    .we0(flat_array_33_V_we0),
    .d0(grp_flat_fu_1621_flat_array_33_V_d0),
    .q0(flat_array_33_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_33_V_address1),
    .ce1(flat_array_33_V_ce1),
    .q1(flat_array_33_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_34_V_address0),
    .ce0(flat_array_34_V_ce0),
    .we0(flat_array_34_V_we0),
    .d0(grp_flat_fu_1621_flat_array_34_V_d0),
    .q0(flat_array_34_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_34_V_address1),
    .ce1(flat_array_34_V_ce1),
    .q1(flat_array_34_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_35_V_address0),
    .ce0(flat_array_35_V_ce0),
    .we0(flat_array_35_V_we0),
    .d0(grp_flat_fu_1621_flat_array_35_V_d0),
    .q0(flat_array_35_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_35_V_address1),
    .ce1(flat_array_35_V_ce1),
    .q1(flat_array_35_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_36_V_address0),
    .ce0(flat_array_36_V_ce0),
    .we0(flat_array_36_V_we0),
    .d0(grp_flat_fu_1621_flat_array_36_V_d0),
    .q0(flat_array_36_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_36_V_address1),
    .ce1(flat_array_36_V_ce1),
    .q1(flat_array_36_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_37_V_address0),
    .ce0(flat_array_37_V_ce0),
    .we0(flat_array_37_V_we0),
    .d0(grp_flat_fu_1621_flat_array_37_V_d0),
    .q0(flat_array_37_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_37_V_address1),
    .ce1(flat_array_37_V_ce1),
    .q1(flat_array_37_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_38_V_address0),
    .ce0(flat_array_38_V_ce0),
    .we0(flat_array_38_V_we0),
    .d0(grp_flat_fu_1621_flat_array_38_V_d0),
    .q0(flat_array_38_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_38_V_address1),
    .ce1(flat_array_38_V_ce1),
    .q1(flat_array_38_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_39_V_address0),
    .ce0(flat_array_39_V_ce0),
    .we0(flat_array_39_V_we0),
    .d0(grp_flat_fu_1621_flat_array_39_V_d0),
    .q0(flat_array_39_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_39_V_address1),
    .ce1(flat_array_39_V_ce1),
    .q1(flat_array_39_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_40_V_address0),
    .ce0(flat_array_40_V_ce0),
    .we0(flat_array_40_V_we0),
    .d0(grp_flat_fu_1621_flat_array_40_V_d0),
    .q0(flat_array_40_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_40_V_address1),
    .ce1(flat_array_40_V_ce1),
    .q1(flat_array_40_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_41_V_address0),
    .ce0(flat_array_41_V_ce0),
    .we0(flat_array_41_V_we0),
    .d0(grp_flat_fu_1621_flat_array_41_V_d0),
    .q0(flat_array_41_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_41_V_address1),
    .ce1(flat_array_41_V_ce1),
    .q1(flat_array_41_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_42_V_address0),
    .ce0(flat_array_42_V_ce0),
    .we0(flat_array_42_V_we0),
    .d0(grp_flat_fu_1621_flat_array_42_V_d0),
    .q0(flat_array_42_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_42_V_address1),
    .ce1(flat_array_42_V_ce1),
    .q1(flat_array_42_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_43_V_address0),
    .ce0(flat_array_43_V_ce0),
    .we0(flat_array_43_V_we0),
    .d0(grp_flat_fu_1621_flat_array_43_V_d0),
    .q0(flat_array_43_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_43_V_address1),
    .ce1(flat_array_43_V_ce1),
    .q1(flat_array_43_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_44_V_address0),
    .ce0(flat_array_44_V_ce0),
    .we0(flat_array_44_V_we0),
    .d0(grp_flat_fu_1621_flat_array_44_V_d0),
    .q0(flat_array_44_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_44_V_address1),
    .ce1(flat_array_44_V_ce1),
    .q1(flat_array_44_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_45_V_address0),
    .ce0(flat_array_45_V_ce0),
    .we0(flat_array_45_V_we0),
    .d0(grp_flat_fu_1621_flat_array_45_V_d0),
    .q0(flat_array_45_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_45_V_address1),
    .ce1(flat_array_45_V_ce1),
    .q1(flat_array_45_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_46_V_address0),
    .ce0(flat_array_46_V_ce0),
    .we0(flat_array_46_V_we0),
    .d0(grp_flat_fu_1621_flat_array_46_V_d0),
    .q0(flat_array_46_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_46_V_address1),
    .ce1(flat_array_46_V_ce1),
    .q1(flat_array_46_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_47_V_address0),
    .ce0(flat_array_47_V_ce0),
    .we0(flat_array_47_V_we0),
    .d0(grp_flat_fu_1621_flat_array_47_V_d0),
    .q0(flat_array_47_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_47_V_address1),
    .ce1(flat_array_47_V_ce1),
    .q1(flat_array_47_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_48_V_address0),
    .ce0(flat_array_48_V_ce0),
    .we0(flat_array_48_V_we0),
    .d0(grp_flat_fu_1621_flat_array_48_V_d0),
    .q0(flat_array_48_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_48_V_address1),
    .ce1(flat_array_48_V_ce1),
    .q1(flat_array_48_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_49_V_address0),
    .ce0(flat_array_49_V_ce0),
    .we0(flat_array_49_V_we0),
    .d0(grp_flat_fu_1621_flat_array_49_V_d0),
    .q0(flat_array_49_V_q0),
    .address1(grp_dense_1_fu_1413_flat_array_49_V_address1),
    .ce1(flat_array_49_V_ce1),
    .q1(flat_array_49_V_q1)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_1 grp_conv_1_fu_1380(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_1380_ap_start),
    .ap_done(grp_conv_1_fu_1380_ap_done),
    .ap_idle(grp_conv_1_fu_1380_ap_idle),
    .ap_ready(grp_conv_1_fu_1380_ap_ready),
    .input_0_V_address0(grp_conv_1_fu_1380_input_0_V_address0),
    .input_0_V_ce0(grp_conv_1_fu_1380_input_0_V_ce0),
    .input_0_V_q0(conv_1_input_0_V_q0),
    .input_0_V_address1(grp_conv_1_fu_1380_input_0_V_address1),
    .input_0_V_ce1(grp_conv_1_fu_1380_input_0_V_ce1),
    .input_0_V_q1(conv_1_input_0_V_q1),
    .input_1_V_address0(grp_conv_1_fu_1380_input_1_V_address0),
    .input_1_V_ce0(grp_conv_1_fu_1380_input_1_V_ce0),
    .input_1_V_q0(conv_1_input_1_V_q0),
    .input_1_V_address1(grp_conv_1_fu_1380_input_1_V_address1),
    .input_1_V_ce1(grp_conv_1_fu_1380_input_1_V_ce1),
    .input_1_V_q1(conv_1_input_1_V_q1),
    .input_2_V_address0(grp_conv_1_fu_1380_input_2_V_address0),
    .input_2_V_ce0(grp_conv_1_fu_1380_input_2_V_ce0),
    .input_2_V_q0(conv_1_input_2_V_q0),
    .input_2_V_address1(grp_conv_1_fu_1380_input_2_V_address1),
    .input_2_V_ce1(grp_conv_1_fu_1380_input_2_V_ce1),
    .input_2_V_q1(conv_1_input_2_V_q1),
    .input_3_V_address0(grp_conv_1_fu_1380_input_3_V_address0),
    .input_3_V_ce0(grp_conv_1_fu_1380_input_3_V_ce0),
    .input_3_V_q0(conv_1_input_3_V_q0),
    .input_3_V_address1(grp_conv_1_fu_1380_input_3_V_address1),
    .input_3_V_ce1(grp_conv_1_fu_1380_input_3_V_ce1),
    .input_3_V_q1(conv_1_input_3_V_q1),
    .input_4_V_address0(grp_conv_1_fu_1380_input_4_V_address0),
    .input_4_V_ce0(grp_conv_1_fu_1380_input_4_V_ce0),
    .input_4_V_q0(conv_1_input_4_V_q0),
    .input_4_V_address1(grp_conv_1_fu_1380_input_4_V_address1),
    .input_4_V_ce1(grp_conv_1_fu_1380_input_4_V_ce1),
    .input_4_V_q1(conv_1_input_4_V_q1),
    .input_5_V_address0(grp_conv_1_fu_1380_input_5_V_address0),
    .input_5_V_ce0(grp_conv_1_fu_1380_input_5_V_ce0),
    .input_5_V_q0(conv_1_input_5_V_q0),
    .input_5_V_address1(grp_conv_1_fu_1380_input_5_V_address1),
    .input_5_V_ce1(grp_conv_1_fu_1380_input_5_V_ce1),
    .input_5_V_q1(conv_1_input_5_V_q1),
    .input_6_V_address0(grp_conv_1_fu_1380_input_6_V_address0),
    .input_6_V_ce0(grp_conv_1_fu_1380_input_6_V_ce0),
    .input_6_V_q0(conv_1_input_6_V_q0),
    .input_6_V_address1(grp_conv_1_fu_1380_input_6_V_address1),
    .input_6_V_ce1(grp_conv_1_fu_1380_input_6_V_ce1),
    .input_6_V_q1(conv_1_input_6_V_q1),
    .input_7_V_address0(grp_conv_1_fu_1380_input_7_V_address0),
    .input_7_V_ce0(grp_conv_1_fu_1380_input_7_V_ce0),
    .input_7_V_q0(conv_1_input_7_V_q0),
    .input_7_V_address1(grp_conv_1_fu_1380_input_7_V_address1),
    .input_7_V_ce1(grp_conv_1_fu_1380_input_7_V_ce1),
    .input_7_V_q1(conv_1_input_7_V_q1),
    .input_8_V_address0(grp_conv_1_fu_1380_input_8_V_address0),
    .input_8_V_ce0(grp_conv_1_fu_1380_input_8_V_ce0),
    .input_8_V_q0(conv_1_input_8_V_q0),
    .input_8_V_address1(grp_conv_1_fu_1380_input_8_V_address1),
    .input_8_V_ce1(grp_conv_1_fu_1380_input_8_V_ce1),
    .input_8_V_q1(conv_1_input_8_V_q1),
    .input_9_V_address0(grp_conv_1_fu_1380_input_9_V_address0),
    .input_9_V_ce0(grp_conv_1_fu_1380_input_9_V_ce0),
    .input_9_V_q0(conv_1_input_9_V_q0),
    .input_9_V_address1(grp_conv_1_fu_1380_input_9_V_address1),
    .input_9_V_ce1(grp_conv_1_fu_1380_input_9_V_ce1),
    .input_9_V_q1(conv_1_input_9_V_q1),
    .input_10_V_address0(grp_conv_1_fu_1380_input_10_V_address0),
    .input_10_V_ce0(grp_conv_1_fu_1380_input_10_V_ce0),
    .input_10_V_q0(conv_1_input_10_V_q0),
    .input_10_V_address1(grp_conv_1_fu_1380_input_10_V_address1),
    .input_10_V_ce1(grp_conv_1_fu_1380_input_10_V_ce1),
    .input_10_V_q1(conv_1_input_10_V_q1),
    .input_11_V_address0(grp_conv_1_fu_1380_input_11_V_address0),
    .input_11_V_ce0(grp_conv_1_fu_1380_input_11_V_ce0),
    .input_11_V_q0(conv_1_input_11_V_q0),
    .input_11_V_address1(grp_conv_1_fu_1380_input_11_V_address1),
    .input_11_V_ce1(grp_conv_1_fu_1380_input_11_V_ce1),
    .input_11_V_q1(conv_1_input_11_V_q1),
    .input_12_V_address0(grp_conv_1_fu_1380_input_12_V_address0),
    .input_12_V_ce0(grp_conv_1_fu_1380_input_12_V_ce0),
    .input_12_V_q0(conv_1_input_12_V_q0),
    .input_12_V_address1(grp_conv_1_fu_1380_input_12_V_address1),
    .input_12_V_ce1(grp_conv_1_fu_1380_input_12_V_ce1),
    .input_12_V_q1(conv_1_input_12_V_q1),
    .input_13_V_address0(grp_conv_1_fu_1380_input_13_V_address0),
    .input_13_V_ce0(grp_conv_1_fu_1380_input_13_V_ce0),
    .input_13_V_q0(conv_1_input_13_V_q0),
    .input_13_V_address1(grp_conv_1_fu_1380_input_13_V_address1),
    .input_13_V_ce1(grp_conv_1_fu_1380_input_13_V_ce1),
    .input_13_V_q1(conv_1_input_13_V_q1),
    .input_14_V_address0(grp_conv_1_fu_1380_input_14_V_address0),
    .input_14_V_ce0(grp_conv_1_fu_1380_input_14_V_ce0),
    .input_14_V_q0(conv_1_input_14_V_q0),
    .input_14_V_address1(grp_conv_1_fu_1380_input_14_V_address1),
    .input_14_V_ce1(grp_conv_1_fu_1380_input_14_V_ce1),
    .input_14_V_q1(conv_1_input_14_V_q1),
    .input_15_V_address0(grp_conv_1_fu_1380_input_15_V_address0),
    .input_15_V_ce0(grp_conv_1_fu_1380_input_15_V_ce0),
    .input_15_V_q0(conv_1_input_15_V_q0),
    .input_15_V_address1(grp_conv_1_fu_1380_input_15_V_address1),
    .input_15_V_ce1(grp_conv_1_fu_1380_input_15_V_ce1),
    .input_15_V_q1(conv_1_input_15_V_q1),
    .input_16_V_address0(grp_conv_1_fu_1380_input_16_V_address0),
    .input_16_V_ce0(grp_conv_1_fu_1380_input_16_V_ce0),
    .input_16_V_q0(conv_1_input_16_V_q0),
    .input_16_V_address1(grp_conv_1_fu_1380_input_16_V_address1),
    .input_16_V_ce1(grp_conv_1_fu_1380_input_16_V_ce1),
    .input_16_V_q1(conv_1_input_16_V_q1),
    .input_17_V_address0(grp_conv_1_fu_1380_input_17_V_address0),
    .input_17_V_ce0(grp_conv_1_fu_1380_input_17_V_ce0),
    .input_17_V_q0(conv_1_input_17_V_q0),
    .input_17_V_address1(grp_conv_1_fu_1380_input_17_V_address1),
    .input_17_V_ce1(grp_conv_1_fu_1380_input_17_V_ce1),
    .input_17_V_q1(conv_1_input_17_V_q1),
    .input_18_V_address0(grp_conv_1_fu_1380_input_18_V_address0),
    .input_18_V_ce0(grp_conv_1_fu_1380_input_18_V_ce0),
    .input_18_V_q0(conv_1_input_18_V_q0),
    .input_18_V_address1(grp_conv_1_fu_1380_input_18_V_address1),
    .input_18_V_ce1(grp_conv_1_fu_1380_input_18_V_ce1),
    .input_18_V_q1(conv_1_input_18_V_q1),
    .input_19_V_address0(grp_conv_1_fu_1380_input_19_V_address0),
    .input_19_V_ce0(grp_conv_1_fu_1380_input_19_V_ce0),
    .input_19_V_q0(conv_1_input_19_V_q0),
    .input_19_V_address1(grp_conv_1_fu_1380_input_19_V_address1),
    .input_19_V_ce1(grp_conv_1_fu_1380_input_19_V_ce1),
    .input_19_V_q1(conv_1_input_19_V_q1),
    .input_20_V_address0(grp_conv_1_fu_1380_input_20_V_address0),
    .input_20_V_ce0(grp_conv_1_fu_1380_input_20_V_ce0),
    .input_20_V_q0(conv_1_input_20_V_q0),
    .input_20_V_address1(grp_conv_1_fu_1380_input_20_V_address1),
    .input_20_V_ce1(grp_conv_1_fu_1380_input_20_V_ce1),
    .input_20_V_q1(conv_1_input_20_V_q1),
    .input_21_V_address0(grp_conv_1_fu_1380_input_21_V_address0),
    .input_21_V_ce0(grp_conv_1_fu_1380_input_21_V_ce0),
    .input_21_V_q0(conv_1_input_21_V_q0),
    .input_21_V_address1(grp_conv_1_fu_1380_input_21_V_address1),
    .input_21_V_ce1(grp_conv_1_fu_1380_input_21_V_ce1),
    .input_21_V_q1(conv_1_input_21_V_q1),
    .input_22_V_address0(grp_conv_1_fu_1380_input_22_V_address0),
    .input_22_V_ce0(grp_conv_1_fu_1380_input_22_V_ce0),
    .input_22_V_q0(conv_1_input_22_V_q0),
    .input_22_V_address1(grp_conv_1_fu_1380_input_22_V_address1),
    .input_22_V_ce1(grp_conv_1_fu_1380_input_22_V_ce1),
    .input_22_V_q1(conv_1_input_22_V_q1),
    .input_23_V_address0(grp_conv_1_fu_1380_input_23_V_address0),
    .input_23_V_ce0(grp_conv_1_fu_1380_input_23_V_ce0),
    .input_23_V_q0(conv_1_input_23_V_q0),
    .input_23_V_address1(grp_conv_1_fu_1380_input_23_V_address1),
    .input_23_V_ce1(grp_conv_1_fu_1380_input_23_V_ce1),
    .input_23_V_q1(conv_1_input_23_V_q1),
    .input_24_V_address0(grp_conv_1_fu_1380_input_24_V_address0),
    .input_24_V_ce0(grp_conv_1_fu_1380_input_24_V_ce0),
    .input_24_V_q0(conv_1_input_24_V_q0),
    .input_24_V_address1(grp_conv_1_fu_1380_input_24_V_address1),
    .input_24_V_ce1(grp_conv_1_fu_1380_input_24_V_ce1),
    .input_24_V_q1(conv_1_input_24_V_q1),
    .input_25_V_address0(grp_conv_1_fu_1380_input_25_V_address0),
    .input_25_V_ce0(grp_conv_1_fu_1380_input_25_V_ce0),
    .input_25_V_q0(conv_1_input_25_V_q0),
    .input_25_V_address1(grp_conv_1_fu_1380_input_25_V_address1),
    .input_25_V_ce1(grp_conv_1_fu_1380_input_25_V_ce1),
    .input_25_V_q1(conv_1_input_25_V_q1),
    .input_26_V_address0(grp_conv_1_fu_1380_input_26_V_address0),
    .input_26_V_ce0(grp_conv_1_fu_1380_input_26_V_ce0),
    .input_26_V_q0(conv_1_input_26_V_q0),
    .input_26_V_address1(grp_conv_1_fu_1380_input_26_V_address1),
    .input_26_V_ce1(grp_conv_1_fu_1380_input_26_V_ce1),
    .input_26_V_q1(conv_1_input_26_V_q1),
    .input_27_V_address0(grp_conv_1_fu_1380_input_27_V_address0),
    .input_27_V_ce0(grp_conv_1_fu_1380_input_27_V_ce0),
    .input_27_V_q0(conv_1_input_27_V_q0),
    .input_27_V_address1(grp_conv_1_fu_1380_input_27_V_address1),
    .input_27_V_ce1(grp_conv_1_fu_1380_input_27_V_ce1),
    .input_27_V_q1(conv_1_input_27_V_q1),
    .conv_out_V_address0(grp_conv_1_fu_1380_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_1_fu_1380_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_1_fu_1380_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_1_fu_1380_conv_out_V_d0)
);

dense_1 grp_dense_1_fu_1413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_1_fu_1413_ap_start),
    .ap_done(grp_dense_1_fu_1413_ap_done),
    .ap_idle(grp_dense_1_fu_1413_ap_idle),
    .ap_ready(grp_dense_1_fu_1413_ap_ready),
    .flat_array_0_V_address0(grp_dense_1_fu_1413_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_dense_1_fu_1413_flat_array_0_V_ce0),
    .flat_array_0_V_q0(flat_array_0_V_q0),
    .flat_array_0_V_address1(grp_dense_1_fu_1413_flat_array_0_V_address1),
    .flat_array_0_V_ce1(grp_dense_1_fu_1413_flat_array_0_V_ce1),
    .flat_array_0_V_q1(flat_array_0_V_q1),
    .flat_array_1_V_address0(grp_dense_1_fu_1413_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_dense_1_fu_1413_flat_array_1_V_ce0),
    .flat_array_1_V_q0(flat_array_1_V_q0),
    .flat_array_1_V_address1(grp_dense_1_fu_1413_flat_array_1_V_address1),
    .flat_array_1_V_ce1(grp_dense_1_fu_1413_flat_array_1_V_ce1),
    .flat_array_1_V_q1(flat_array_1_V_q1),
    .flat_array_2_V_address0(grp_dense_1_fu_1413_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_dense_1_fu_1413_flat_array_2_V_ce0),
    .flat_array_2_V_q0(flat_array_2_V_q0),
    .flat_array_2_V_address1(grp_dense_1_fu_1413_flat_array_2_V_address1),
    .flat_array_2_V_ce1(grp_dense_1_fu_1413_flat_array_2_V_ce1),
    .flat_array_2_V_q1(flat_array_2_V_q1),
    .flat_array_3_V_address0(grp_dense_1_fu_1413_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_dense_1_fu_1413_flat_array_3_V_ce0),
    .flat_array_3_V_q0(flat_array_3_V_q0),
    .flat_array_3_V_address1(grp_dense_1_fu_1413_flat_array_3_V_address1),
    .flat_array_3_V_ce1(grp_dense_1_fu_1413_flat_array_3_V_ce1),
    .flat_array_3_V_q1(flat_array_3_V_q1),
    .flat_array_4_V_address0(grp_dense_1_fu_1413_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_dense_1_fu_1413_flat_array_4_V_ce0),
    .flat_array_4_V_q0(flat_array_4_V_q0),
    .flat_array_4_V_address1(grp_dense_1_fu_1413_flat_array_4_V_address1),
    .flat_array_4_V_ce1(grp_dense_1_fu_1413_flat_array_4_V_ce1),
    .flat_array_4_V_q1(flat_array_4_V_q1),
    .flat_array_5_V_address0(grp_dense_1_fu_1413_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_dense_1_fu_1413_flat_array_5_V_ce0),
    .flat_array_5_V_q0(flat_array_5_V_q0),
    .flat_array_5_V_address1(grp_dense_1_fu_1413_flat_array_5_V_address1),
    .flat_array_5_V_ce1(grp_dense_1_fu_1413_flat_array_5_V_ce1),
    .flat_array_5_V_q1(flat_array_5_V_q1),
    .flat_array_6_V_address0(grp_dense_1_fu_1413_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_dense_1_fu_1413_flat_array_6_V_ce0),
    .flat_array_6_V_q0(flat_array_6_V_q0),
    .flat_array_6_V_address1(grp_dense_1_fu_1413_flat_array_6_V_address1),
    .flat_array_6_V_ce1(grp_dense_1_fu_1413_flat_array_6_V_ce1),
    .flat_array_6_V_q1(flat_array_6_V_q1),
    .flat_array_7_V_address0(grp_dense_1_fu_1413_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_dense_1_fu_1413_flat_array_7_V_ce0),
    .flat_array_7_V_q0(flat_array_7_V_q0),
    .flat_array_7_V_address1(grp_dense_1_fu_1413_flat_array_7_V_address1),
    .flat_array_7_V_ce1(grp_dense_1_fu_1413_flat_array_7_V_ce1),
    .flat_array_7_V_q1(flat_array_7_V_q1),
    .flat_array_8_V_address0(grp_dense_1_fu_1413_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_dense_1_fu_1413_flat_array_8_V_ce0),
    .flat_array_8_V_q0(flat_array_8_V_q0),
    .flat_array_8_V_address1(grp_dense_1_fu_1413_flat_array_8_V_address1),
    .flat_array_8_V_ce1(grp_dense_1_fu_1413_flat_array_8_V_ce1),
    .flat_array_8_V_q1(flat_array_8_V_q1),
    .flat_array_9_V_address0(grp_dense_1_fu_1413_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_dense_1_fu_1413_flat_array_9_V_ce0),
    .flat_array_9_V_q0(flat_array_9_V_q0),
    .flat_array_9_V_address1(grp_dense_1_fu_1413_flat_array_9_V_address1),
    .flat_array_9_V_ce1(grp_dense_1_fu_1413_flat_array_9_V_ce1),
    .flat_array_9_V_q1(flat_array_9_V_q1),
    .flat_array_10_V_address0(grp_dense_1_fu_1413_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_dense_1_fu_1413_flat_array_10_V_ce0),
    .flat_array_10_V_q0(flat_array_10_V_q0),
    .flat_array_10_V_address1(grp_dense_1_fu_1413_flat_array_10_V_address1),
    .flat_array_10_V_ce1(grp_dense_1_fu_1413_flat_array_10_V_ce1),
    .flat_array_10_V_q1(flat_array_10_V_q1),
    .flat_array_11_V_address0(grp_dense_1_fu_1413_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_dense_1_fu_1413_flat_array_11_V_ce0),
    .flat_array_11_V_q0(flat_array_11_V_q0),
    .flat_array_11_V_address1(grp_dense_1_fu_1413_flat_array_11_V_address1),
    .flat_array_11_V_ce1(grp_dense_1_fu_1413_flat_array_11_V_ce1),
    .flat_array_11_V_q1(flat_array_11_V_q1),
    .flat_array_12_V_address0(grp_dense_1_fu_1413_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_dense_1_fu_1413_flat_array_12_V_ce0),
    .flat_array_12_V_q0(flat_array_12_V_q0),
    .flat_array_12_V_address1(grp_dense_1_fu_1413_flat_array_12_V_address1),
    .flat_array_12_V_ce1(grp_dense_1_fu_1413_flat_array_12_V_ce1),
    .flat_array_12_V_q1(flat_array_12_V_q1),
    .flat_array_13_V_address0(grp_dense_1_fu_1413_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_dense_1_fu_1413_flat_array_13_V_ce0),
    .flat_array_13_V_q0(flat_array_13_V_q0),
    .flat_array_13_V_address1(grp_dense_1_fu_1413_flat_array_13_V_address1),
    .flat_array_13_V_ce1(grp_dense_1_fu_1413_flat_array_13_V_ce1),
    .flat_array_13_V_q1(flat_array_13_V_q1),
    .flat_array_14_V_address0(grp_dense_1_fu_1413_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_dense_1_fu_1413_flat_array_14_V_ce0),
    .flat_array_14_V_q0(flat_array_14_V_q0),
    .flat_array_14_V_address1(grp_dense_1_fu_1413_flat_array_14_V_address1),
    .flat_array_14_V_ce1(grp_dense_1_fu_1413_flat_array_14_V_ce1),
    .flat_array_14_V_q1(flat_array_14_V_q1),
    .flat_array_15_V_address0(grp_dense_1_fu_1413_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_dense_1_fu_1413_flat_array_15_V_ce0),
    .flat_array_15_V_q0(flat_array_15_V_q0),
    .flat_array_15_V_address1(grp_dense_1_fu_1413_flat_array_15_V_address1),
    .flat_array_15_V_ce1(grp_dense_1_fu_1413_flat_array_15_V_ce1),
    .flat_array_15_V_q1(flat_array_15_V_q1),
    .flat_array_16_V_address0(grp_dense_1_fu_1413_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_dense_1_fu_1413_flat_array_16_V_ce0),
    .flat_array_16_V_q0(flat_array_16_V_q0),
    .flat_array_16_V_address1(grp_dense_1_fu_1413_flat_array_16_V_address1),
    .flat_array_16_V_ce1(grp_dense_1_fu_1413_flat_array_16_V_ce1),
    .flat_array_16_V_q1(flat_array_16_V_q1),
    .flat_array_17_V_address0(grp_dense_1_fu_1413_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_dense_1_fu_1413_flat_array_17_V_ce0),
    .flat_array_17_V_q0(flat_array_17_V_q0),
    .flat_array_17_V_address1(grp_dense_1_fu_1413_flat_array_17_V_address1),
    .flat_array_17_V_ce1(grp_dense_1_fu_1413_flat_array_17_V_ce1),
    .flat_array_17_V_q1(flat_array_17_V_q1),
    .flat_array_18_V_address0(grp_dense_1_fu_1413_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_dense_1_fu_1413_flat_array_18_V_ce0),
    .flat_array_18_V_q0(flat_array_18_V_q0),
    .flat_array_18_V_address1(grp_dense_1_fu_1413_flat_array_18_V_address1),
    .flat_array_18_V_ce1(grp_dense_1_fu_1413_flat_array_18_V_ce1),
    .flat_array_18_V_q1(flat_array_18_V_q1),
    .flat_array_19_V_address0(grp_dense_1_fu_1413_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_dense_1_fu_1413_flat_array_19_V_ce0),
    .flat_array_19_V_q0(flat_array_19_V_q0),
    .flat_array_19_V_address1(grp_dense_1_fu_1413_flat_array_19_V_address1),
    .flat_array_19_V_ce1(grp_dense_1_fu_1413_flat_array_19_V_ce1),
    .flat_array_19_V_q1(flat_array_19_V_q1),
    .flat_array_20_V_address0(grp_dense_1_fu_1413_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_dense_1_fu_1413_flat_array_20_V_ce0),
    .flat_array_20_V_q0(flat_array_20_V_q0),
    .flat_array_20_V_address1(grp_dense_1_fu_1413_flat_array_20_V_address1),
    .flat_array_20_V_ce1(grp_dense_1_fu_1413_flat_array_20_V_ce1),
    .flat_array_20_V_q1(flat_array_20_V_q1),
    .flat_array_21_V_address0(grp_dense_1_fu_1413_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_dense_1_fu_1413_flat_array_21_V_ce0),
    .flat_array_21_V_q0(flat_array_21_V_q0),
    .flat_array_21_V_address1(grp_dense_1_fu_1413_flat_array_21_V_address1),
    .flat_array_21_V_ce1(grp_dense_1_fu_1413_flat_array_21_V_ce1),
    .flat_array_21_V_q1(flat_array_21_V_q1),
    .flat_array_22_V_address0(grp_dense_1_fu_1413_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_dense_1_fu_1413_flat_array_22_V_ce0),
    .flat_array_22_V_q0(flat_array_22_V_q0),
    .flat_array_22_V_address1(grp_dense_1_fu_1413_flat_array_22_V_address1),
    .flat_array_22_V_ce1(grp_dense_1_fu_1413_flat_array_22_V_ce1),
    .flat_array_22_V_q1(flat_array_22_V_q1),
    .flat_array_23_V_address0(grp_dense_1_fu_1413_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_dense_1_fu_1413_flat_array_23_V_ce0),
    .flat_array_23_V_q0(flat_array_23_V_q0),
    .flat_array_23_V_address1(grp_dense_1_fu_1413_flat_array_23_V_address1),
    .flat_array_23_V_ce1(grp_dense_1_fu_1413_flat_array_23_V_ce1),
    .flat_array_23_V_q1(flat_array_23_V_q1),
    .flat_array_24_V_address0(grp_dense_1_fu_1413_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_dense_1_fu_1413_flat_array_24_V_ce0),
    .flat_array_24_V_q0(flat_array_24_V_q0),
    .flat_array_24_V_address1(grp_dense_1_fu_1413_flat_array_24_V_address1),
    .flat_array_24_V_ce1(grp_dense_1_fu_1413_flat_array_24_V_ce1),
    .flat_array_24_V_q1(flat_array_24_V_q1),
    .flat_array_25_V_address0(grp_dense_1_fu_1413_flat_array_25_V_address0),
    .flat_array_25_V_ce0(grp_dense_1_fu_1413_flat_array_25_V_ce0),
    .flat_array_25_V_q0(flat_array_25_V_q0),
    .flat_array_25_V_address1(grp_dense_1_fu_1413_flat_array_25_V_address1),
    .flat_array_25_V_ce1(grp_dense_1_fu_1413_flat_array_25_V_ce1),
    .flat_array_25_V_q1(flat_array_25_V_q1),
    .flat_array_26_V_address0(grp_dense_1_fu_1413_flat_array_26_V_address0),
    .flat_array_26_V_ce0(grp_dense_1_fu_1413_flat_array_26_V_ce0),
    .flat_array_26_V_q0(flat_array_26_V_q0),
    .flat_array_26_V_address1(grp_dense_1_fu_1413_flat_array_26_V_address1),
    .flat_array_26_V_ce1(grp_dense_1_fu_1413_flat_array_26_V_ce1),
    .flat_array_26_V_q1(flat_array_26_V_q1),
    .flat_array_27_V_address0(grp_dense_1_fu_1413_flat_array_27_V_address0),
    .flat_array_27_V_ce0(grp_dense_1_fu_1413_flat_array_27_V_ce0),
    .flat_array_27_V_q0(flat_array_27_V_q0),
    .flat_array_27_V_address1(grp_dense_1_fu_1413_flat_array_27_V_address1),
    .flat_array_27_V_ce1(grp_dense_1_fu_1413_flat_array_27_V_ce1),
    .flat_array_27_V_q1(flat_array_27_V_q1),
    .flat_array_28_V_address0(grp_dense_1_fu_1413_flat_array_28_V_address0),
    .flat_array_28_V_ce0(grp_dense_1_fu_1413_flat_array_28_V_ce0),
    .flat_array_28_V_q0(flat_array_28_V_q0),
    .flat_array_28_V_address1(grp_dense_1_fu_1413_flat_array_28_V_address1),
    .flat_array_28_V_ce1(grp_dense_1_fu_1413_flat_array_28_V_ce1),
    .flat_array_28_V_q1(flat_array_28_V_q1),
    .flat_array_29_V_address0(grp_dense_1_fu_1413_flat_array_29_V_address0),
    .flat_array_29_V_ce0(grp_dense_1_fu_1413_flat_array_29_V_ce0),
    .flat_array_29_V_q0(flat_array_29_V_q0),
    .flat_array_29_V_address1(grp_dense_1_fu_1413_flat_array_29_V_address1),
    .flat_array_29_V_ce1(grp_dense_1_fu_1413_flat_array_29_V_ce1),
    .flat_array_29_V_q1(flat_array_29_V_q1),
    .flat_array_30_V_address0(grp_dense_1_fu_1413_flat_array_30_V_address0),
    .flat_array_30_V_ce0(grp_dense_1_fu_1413_flat_array_30_V_ce0),
    .flat_array_30_V_q0(flat_array_30_V_q0),
    .flat_array_30_V_address1(grp_dense_1_fu_1413_flat_array_30_V_address1),
    .flat_array_30_V_ce1(grp_dense_1_fu_1413_flat_array_30_V_ce1),
    .flat_array_30_V_q1(flat_array_30_V_q1),
    .flat_array_31_V_address0(grp_dense_1_fu_1413_flat_array_31_V_address0),
    .flat_array_31_V_ce0(grp_dense_1_fu_1413_flat_array_31_V_ce0),
    .flat_array_31_V_q0(flat_array_31_V_q0),
    .flat_array_31_V_address1(grp_dense_1_fu_1413_flat_array_31_V_address1),
    .flat_array_31_V_ce1(grp_dense_1_fu_1413_flat_array_31_V_ce1),
    .flat_array_31_V_q1(flat_array_31_V_q1),
    .flat_array_32_V_address0(grp_dense_1_fu_1413_flat_array_32_V_address0),
    .flat_array_32_V_ce0(grp_dense_1_fu_1413_flat_array_32_V_ce0),
    .flat_array_32_V_q0(flat_array_32_V_q0),
    .flat_array_32_V_address1(grp_dense_1_fu_1413_flat_array_32_V_address1),
    .flat_array_32_V_ce1(grp_dense_1_fu_1413_flat_array_32_V_ce1),
    .flat_array_32_V_q1(flat_array_32_V_q1),
    .flat_array_33_V_address0(grp_dense_1_fu_1413_flat_array_33_V_address0),
    .flat_array_33_V_ce0(grp_dense_1_fu_1413_flat_array_33_V_ce0),
    .flat_array_33_V_q0(flat_array_33_V_q0),
    .flat_array_33_V_address1(grp_dense_1_fu_1413_flat_array_33_V_address1),
    .flat_array_33_V_ce1(grp_dense_1_fu_1413_flat_array_33_V_ce1),
    .flat_array_33_V_q1(flat_array_33_V_q1),
    .flat_array_34_V_address0(grp_dense_1_fu_1413_flat_array_34_V_address0),
    .flat_array_34_V_ce0(grp_dense_1_fu_1413_flat_array_34_V_ce0),
    .flat_array_34_V_q0(flat_array_34_V_q0),
    .flat_array_34_V_address1(grp_dense_1_fu_1413_flat_array_34_V_address1),
    .flat_array_34_V_ce1(grp_dense_1_fu_1413_flat_array_34_V_ce1),
    .flat_array_34_V_q1(flat_array_34_V_q1),
    .flat_array_35_V_address0(grp_dense_1_fu_1413_flat_array_35_V_address0),
    .flat_array_35_V_ce0(grp_dense_1_fu_1413_flat_array_35_V_ce0),
    .flat_array_35_V_q0(flat_array_35_V_q0),
    .flat_array_35_V_address1(grp_dense_1_fu_1413_flat_array_35_V_address1),
    .flat_array_35_V_ce1(grp_dense_1_fu_1413_flat_array_35_V_ce1),
    .flat_array_35_V_q1(flat_array_35_V_q1),
    .flat_array_36_V_address0(grp_dense_1_fu_1413_flat_array_36_V_address0),
    .flat_array_36_V_ce0(grp_dense_1_fu_1413_flat_array_36_V_ce0),
    .flat_array_36_V_q0(flat_array_36_V_q0),
    .flat_array_36_V_address1(grp_dense_1_fu_1413_flat_array_36_V_address1),
    .flat_array_36_V_ce1(grp_dense_1_fu_1413_flat_array_36_V_ce1),
    .flat_array_36_V_q1(flat_array_36_V_q1),
    .flat_array_37_V_address0(grp_dense_1_fu_1413_flat_array_37_V_address0),
    .flat_array_37_V_ce0(grp_dense_1_fu_1413_flat_array_37_V_ce0),
    .flat_array_37_V_q0(flat_array_37_V_q0),
    .flat_array_37_V_address1(grp_dense_1_fu_1413_flat_array_37_V_address1),
    .flat_array_37_V_ce1(grp_dense_1_fu_1413_flat_array_37_V_ce1),
    .flat_array_37_V_q1(flat_array_37_V_q1),
    .flat_array_38_V_address0(grp_dense_1_fu_1413_flat_array_38_V_address0),
    .flat_array_38_V_ce0(grp_dense_1_fu_1413_flat_array_38_V_ce0),
    .flat_array_38_V_q0(flat_array_38_V_q0),
    .flat_array_38_V_address1(grp_dense_1_fu_1413_flat_array_38_V_address1),
    .flat_array_38_V_ce1(grp_dense_1_fu_1413_flat_array_38_V_ce1),
    .flat_array_38_V_q1(flat_array_38_V_q1),
    .flat_array_39_V_address0(grp_dense_1_fu_1413_flat_array_39_V_address0),
    .flat_array_39_V_ce0(grp_dense_1_fu_1413_flat_array_39_V_ce0),
    .flat_array_39_V_q0(flat_array_39_V_q0),
    .flat_array_39_V_address1(grp_dense_1_fu_1413_flat_array_39_V_address1),
    .flat_array_39_V_ce1(grp_dense_1_fu_1413_flat_array_39_V_ce1),
    .flat_array_39_V_q1(flat_array_39_V_q1),
    .flat_array_40_V_address0(grp_dense_1_fu_1413_flat_array_40_V_address0),
    .flat_array_40_V_ce0(grp_dense_1_fu_1413_flat_array_40_V_ce0),
    .flat_array_40_V_q0(flat_array_40_V_q0),
    .flat_array_40_V_address1(grp_dense_1_fu_1413_flat_array_40_V_address1),
    .flat_array_40_V_ce1(grp_dense_1_fu_1413_flat_array_40_V_ce1),
    .flat_array_40_V_q1(flat_array_40_V_q1),
    .flat_array_41_V_address0(grp_dense_1_fu_1413_flat_array_41_V_address0),
    .flat_array_41_V_ce0(grp_dense_1_fu_1413_flat_array_41_V_ce0),
    .flat_array_41_V_q0(flat_array_41_V_q0),
    .flat_array_41_V_address1(grp_dense_1_fu_1413_flat_array_41_V_address1),
    .flat_array_41_V_ce1(grp_dense_1_fu_1413_flat_array_41_V_ce1),
    .flat_array_41_V_q1(flat_array_41_V_q1),
    .flat_array_42_V_address0(grp_dense_1_fu_1413_flat_array_42_V_address0),
    .flat_array_42_V_ce0(grp_dense_1_fu_1413_flat_array_42_V_ce0),
    .flat_array_42_V_q0(flat_array_42_V_q0),
    .flat_array_42_V_address1(grp_dense_1_fu_1413_flat_array_42_V_address1),
    .flat_array_42_V_ce1(grp_dense_1_fu_1413_flat_array_42_V_ce1),
    .flat_array_42_V_q1(flat_array_42_V_q1),
    .flat_array_43_V_address0(grp_dense_1_fu_1413_flat_array_43_V_address0),
    .flat_array_43_V_ce0(grp_dense_1_fu_1413_flat_array_43_V_ce0),
    .flat_array_43_V_q0(flat_array_43_V_q0),
    .flat_array_43_V_address1(grp_dense_1_fu_1413_flat_array_43_V_address1),
    .flat_array_43_V_ce1(grp_dense_1_fu_1413_flat_array_43_V_ce1),
    .flat_array_43_V_q1(flat_array_43_V_q1),
    .flat_array_44_V_address0(grp_dense_1_fu_1413_flat_array_44_V_address0),
    .flat_array_44_V_ce0(grp_dense_1_fu_1413_flat_array_44_V_ce0),
    .flat_array_44_V_q0(flat_array_44_V_q0),
    .flat_array_44_V_address1(grp_dense_1_fu_1413_flat_array_44_V_address1),
    .flat_array_44_V_ce1(grp_dense_1_fu_1413_flat_array_44_V_ce1),
    .flat_array_44_V_q1(flat_array_44_V_q1),
    .flat_array_45_V_address0(grp_dense_1_fu_1413_flat_array_45_V_address0),
    .flat_array_45_V_ce0(grp_dense_1_fu_1413_flat_array_45_V_ce0),
    .flat_array_45_V_q0(flat_array_45_V_q0),
    .flat_array_45_V_address1(grp_dense_1_fu_1413_flat_array_45_V_address1),
    .flat_array_45_V_ce1(grp_dense_1_fu_1413_flat_array_45_V_ce1),
    .flat_array_45_V_q1(flat_array_45_V_q1),
    .flat_array_46_V_address0(grp_dense_1_fu_1413_flat_array_46_V_address0),
    .flat_array_46_V_ce0(grp_dense_1_fu_1413_flat_array_46_V_ce0),
    .flat_array_46_V_q0(flat_array_46_V_q0),
    .flat_array_46_V_address1(grp_dense_1_fu_1413_flat_array_46_V_address1),
    .flat_array_46_V_ce1(grp_dense_1_fu_1413_flat_array_46_V_ce1),
    .flat_array_46_V_q1(flat_array_46_V_q1),
    .flat_array_47_V_address0(grp_dense_1_fu_1413_flat_array_47_V_address0),
    .flat_array_47_V_ce0(grp_dense_1_fu_1413_flat_array_47_V_ce0),
    .flat_array_47_V_q0(flat_array_47_V_q0),
    .flat_array_47_V_address1(grp_dense_1_fu_1413_flat_array_47_V_address1),
    .flat_array_47_V_ce1(grp_dense_1_fu_1413_flat_array_47_V_ce1),
    .flat_array_47_V_q1(flat_array_47_V_q1),
    .flat_array_48_V_address0(grp_dense_1_fu_1413_flat_array_48_V_address0),
    .flat_array_48_V_ce0(grp_dense_1_fu_1413_flat_array_48_V_ce0),
    .flat_array_48_V_q0(flat_array_48_V_q0),
    .flat_array_48_V_address1(grp_dense_1_fu_1413_flat_array_48_V_address1),
    .flat_array_48_V_ce1(grp_dense_1_fu_1413_flat_array_48_V_ce1),
    .flat_array_48_V_q1(flat_array_48_V_q1),
    .flat_array_49_V_address0(grp_dense_1_fu_1413_flat_array_49_V_address0),
    .flat_array_49_V_ce0(grp_dense_1_fu_1413_flat_array_49_V_ce0),
    .flat_array_49_V_q0(flat_array_49_V_q0),
    .flat_array_49_V_address1(grp_dense_1_fu_1413_flat_array_49_V_address1),
    .flat_array_49_V_ce1(grp_dense_1_fu_1413_flat_array_49_V_ce1),
    .flat_array_49_V_q1(flat_array_49_V_q1),
    .ap_return_0(grp_dense_1_fu_1413_ap_return_0),
    .ap_return_1(grp_dense_1_fu_1413_ap_return_1),
    .ap_return_2(grp_dense_1_fu_1413_ap_return_2),
    .ap_return_3(grp_dense_1_fu_1413_ap_return_3),
    .ap_return_4(grp_dense_1_fu_1413_ap_return_4),
    .ap_return_5(grp_dense_1_fu_1413_ap_return_5),
    .ap_return_6(grp_dense_1_fu_1413_ap_return_6),
    .ap_return_7(grp_dense_1_fu_1413_ap_return_7),
    .ap_return_8(grp_dense_1_fu_1413_ap_return_8),
    .ap_return_9(grp_dense_1_fu_1413_ap_return_9),
    .ap_return_10(grp_dense_1_fu_1413_ap_return_10),
    .ap_return_11(grp_dense_1_fu_1413_ap_return_11),
    .ap_return_12(grp_dense_1_fu_1413_ap_return_12),
    .ap_return_13(grp_dense_1_fu_1413_ap_return_13),
    .ap_return_14(grp_dense_1_fu_1413_ap_return_14),
    .ap_return_15(grp_dense_1_fu_1413_ap_return_15),
    .ap_return_16(grp_dense_1_fu_1413_ap_return_16),
    .ap_return_17(grp_dense_1_fu_1413_ap_return_17),
    .ap_return_18(grp_dense_1_fu_1413_ap_return_18),
    .ap_return_19(grp_dense_1_fu_1413_ap_return_19),
    .ap_return_20(grp_dense_1_fu_1413_ap_return_20),
    .ap_return_21(grp_dense_1_fu_1413_ap_return_21),
    .ap_return_22(grp_dense_1_fu_1413_ap_return_22),
    .ap_return_23(grp_dense_1_fu_1413_ap_return_23),
    .ap_return_24(grp_dense_1_fu_1413_ap_return_24),
    .ap_return_25(grp_dense_1_fu_1413_ap_return_25),
    .ap_return_26(grp_dense_1_fu_1413_ap_return_26),
    .ap_return_27(grp_dense_1_fu_1413_ap_return_27),
    .ap_return_28(grp_dense_1_fu_1413_ap_return_28),
    .ap_return_29(grp_dense_1_fu_1413_ap_return_29),
    .ap_return_30(grp_dense_1_fu_1413_ap_return_30),
    .ap_return_31(grp_dense_1_fu_1413_ap_return_31),
    .ap_return_32(grp_dense_1_fu_1413_ap_return_32),
    .ap_return_33(grp_dense_1_fu_1413_ap_return_33),
    .ap_return_34(grp_dense_1_fu_1413_ap_return_34),
    .ap_return_35(grp_dense_1_fu_1413_ap_return_35),
    .ap_return_36(grp_dense_1_fu_1413_ap_return_36),
    .ap_return_37(grp_dense_1_fu_1413_ap_return_37),
    .ap_return_38(grp_dense_1_fu_1413_ap_return_38),
    .ap_return_39(grp_dense_1_fu_1413_ap_return_39),
    .ap_return_40(grp_dense_1_fu_1413_ap_return_40),
    .ap_return_41(grp_dense_1_fu_1413_ap_return_41),
    .ap_return_42(grp_dense_1_fu_1413_ap_return_42),
    .ap_return_43(grp_dense_1_fu_1413_ap_return_43),
    .ap_return_44(grp_dense_1_fu_1413_ap_return_44),
    .ap_return_45(grp_dense_1_fu_1413_ap_return_45),
    .ap_return_46(grp_dense_1_fu_1413_ap_return_46),
    .ap_return_47(grp_dense_1_fu_1413_ap_return_47),
    .ap_return_48(grp_dense_1_fu_1413_ap_return_48),
    .ap_return_49(grp_dense_1_fu_1413_ap_return_49)
);

conv_2 grp_conv_2_fu_1471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_1471_ap_start),
    .ap_done(grp_conv_2_fu_1471_ap_done),
    .ap_idle(grp_conv_2_fu_1471_ap_idle),
    .ap_ready(grp_conv_2_fu_1471_ap_ready),
    .input_0_V_address0(grp_conv_2_fu_1471_input_0_V_address0),
    .input_0_V_ce0(grp_conv_2_fu_1471_input_0_V_ce0),
    .input_0_V_q0(max_pool_1_out_0_V_q0),
    .input_0_V_address1(grp_conv_2_fu_1471_input_0_V_address1),
    .input_0_V_ce1(grp_conv_2_fu_1471_input_0_V_ce1),
    .input_0_V_q1(max_pool_1_out_0_V_q1),
    .input_1_V_address0(grp_conv_2_fu_1471_input_1_V_address0),
    .input_1_V_ce0(grp_conv_2_fu_1471_input_1_V_ce0),
    .input_1_V_q0(max_pool_1_out_1_V_q0),
    .input_1_V_address1(grp_conv_2_fu_1471_input_1_V_address1),
    .input_1_V_ce1(grp_conv_2_fu_1471_input_1_V_ce1),
    .input_1_V_q1(max_pool_1_out_1_V_q1),
    .input_2_V_address0(grp_conv_2_fu_1471_input_2_V_address0),
    .input_2_V_ce0(grp_conv_2_fu_1471_input_2_V_ce0),
    .input_2_V_q0(max_pool_1_out_2_V_q0),
    .input_2_V_address1(grp_conv_2_fu_1471_input_2_V_address1),
    .input_2_V_ce1(grp_conv_2_fu_1471_input_2_V_ce1),
    .input_2_V_q1(max_pool_1_out_2_V_q1),
    .input_3_V_address0(grp_conv_2_fu_1471_input_3_V_address0),
    .input_3_V_ce0(grp_conv_2_fu_1471_input_3_V_ce0),
    .input_3_V_q0(max_pool_1_out_3_V_q0),
    .input_3_V_address1(grp_conv_2_fu_1471_input_3_V_address1),
    .input_3_V_ce1(grp_conv_2_fu_1471_input_3_V_ce1),
    .input_3_V_q1(max_pool_1_out_3_V_q1),
    .input_4_V_address0(grp_conv_2_fu_1471_input_4_V_address0),
    .input_4_V_ce0(grp_conv_2_fu_1471_input_4_V_ce0),
    .input_4_V_q0(max_pool_1_out_4_V_q0),
    .input_4_V_address1(grp_conv_2_fu_1471_input_4_V_address1),
    .input_4_V_ce1(grp_conv_2_fu_1471_input_4_V_ce1),
    .input_4_V_q1(max_pool_1_out_4_V_q1),
    .input_5_V_address0(grp_conv_2_fu_1471_input_5_V_address0),
    .input_5_V_ce0(grp_conv_2_fu_1471_input_5_V_ce0),
    .input_5_V_q0(max_pool_1_out_5_V_q0),
    .input_5_V_address1(grp_conv_2_fu_1471_input_5_V_address1),
    .input_5_V_ce1(grp_conv_2_fu_1471_input_5_V_ce1),
    .input_5_V_q1(max_pool_1_out_5_V_q1),
    .conv_out_V_address0(grp_conv_2_fu_1471_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_1471_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_1471_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_1471_conv_out_V_d0)
);

soft_max grp_soft_max_fu_1592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_soft_max_fu_1592_ap_start),
    .ap_done(grp_soft_max_fu_1592_ap_done),
    .ap_idle(grp_soft_max_fu_1592_ap_idle),
    .ap_ready(grp_soft_max_fu_1592_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_1592_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_1592_dense_array_V_ce0),
    .dense_array_V_we0(grp_soft_max_fu_1592_dense_array_V_we0),
    .dense_array_V_d0(grp_soft_max_fu_1592_dense_array_V_d0),
    .dense_array_V_q0(dense_array_V_q0),
    .prediction_V_address0(grp_soft_max_fu_1592_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_1592_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_1592_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_1592_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_1604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_1604_ap_start),
    .ap_done(grp_max_pool_1_fu_1604_ap_done),
    .ap_idle(grp_max_pool_1_fu_1604_ap_idle),
    .ap_ready(grp_max_pool_1_fu_1604_ap_ready),
    .conv_out_V_address0(grp_max_pool_1_fu_1604_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_1_fu_1604_conv_out_V_ce0),
    .conv_out_V_q0(conv_1_out_V_q0),
    .conv_out_V_address1(grp_max_pool_1_fu_1604_conv_out_V_address1),
    .conv_out_V_ce1(grp_max_pool_1_fu_1604_conv_out_V_ce1),
    .conv_out_V_q1(conv_1_out_V_q1),
    .max_pool_out_0_V_address0(grp_max_pool_1_fu_1604_max_pool_out_0_V_address0),
    .max_pool_out_0_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_0_V_ce0),
    .max_pool_out_0_V_we0(grp_max_pool_1_fu_1604_max_pool_out_0_V_we0),
    .max_pool_out_0_V_d0(grp_max_pool_1_fu_1604_max_pool_out_0_V_d0),
    .max_pool_out_1_V_address0(grp_max_pool_1_fu_1604_max_pool_out_1_V_address0),
    .max_pool_out_1_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_1_V_ce0),
    .max_pool_out_1_V_we0(grp_max_pool_1_fu_1604_max_pool_out_1_V_we0),
    .max_pool_out_1_V_d0(grp_max_pool_1_fu_1604_max_pool_out_1_V_d0),
    .max_pool_out_2_V_address0(grp_max_pool_1_fu_1604_max_pool_out_2_V_address0),
    .max_pool_out_2_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_2_V_ce0),
    .max_pool_out_2_V_we0(grp_max_pool_1_fu_1604_max_pool_out_2_V_we0),
    .max_pool_out_2_V_d0(grp_max_pool_1_fu_1604_max_pool_out_2_V_d0),
    .max_pool_out_3_V_address0(grp_max_pool_1_fu_1604_max_pool_out_3_V_address0),
    .max_pool_out_3_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_3_V_ce0),
    .max_pool_out_3_V_we0(grp_max_pool_1_fu_1604_max_pool_out_3_V_we0),
    .max_pool_out_3_V_d0(grp_max_pool_1_fu_1604_max_pool_out_3_V_d0),
    .max_pool_out_4_V_address0(grp_max_pool_1_fu_1604_max_pool_out_4_V_address0),
    .max_pool_out_4_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_4_V_ce0),
    .max_pool_out_4_V_we0(grp_max_pool_1_fu_1604_max_pool_out_4_V_we0),
    .max_pool_out_4_V_d0(grp_max_pool_1_fu_1604_max_pool_out_4_V_d0),
    .max_pool_out_5_V_address0(grp_max_pool_1_fu_1604_max_pool_out_5_V_address0),
    .max_pool_out_5_V_ce0(grp_max_pool_1_fu_1604_max_pool_out_5_V_ce0),
    .max_pool_out_5_V_we0(grp_max_pool_1_fu_1604_max_pool_out_5_V_we0),
    .max_pool_out_5_V_d0(grp_max_pool_1_fu_1604_max_pool_out_5_V_d0)
);

max_pool_2 grp_max_pool_2_fu_1615(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_1615_ap_start),
    .ap_done(grp_max_pool_2_fu_1615_ap_done),
    .ap_idle(grp_max_pool_2_fu_1615_ap_idle),
    .ap_ready(grp_max_pool_2_fu_1615_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_1615_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_1615_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_2_fu_1615_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_1615_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_1615_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_1615_max_pool_out_V_d0)
);

flat grp_flat_fu_1621(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_1621_ap_start),
    .ap_done(grp_flat_fu_1621_ap_done),
    .ap_idle(grp_flat_fu_1621_ap_idle),
    .ap_ready(grp_flat_fu_1621_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_1621_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_1621_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_V_q0),
    .flat_array_0_V_address0(grp_flat_fu_1621_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_flat_fu_1621_flat_array_0_V_ce0),
    .flat_array_0_V_we0(grp_flat_fu_1621_flat_array_0_V_we0),
    .flat_array_0_V_d0(grp_flat_fu_1621_flat_array_0_V_d0),
    .flat_array_1_V_address0(grp_flat_fu_1621_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_flat_fu_1621_flat_array_1_V_ce0),
    .flat_array_1_V_we0(grp_flat_fu_1621_flat_array_1_V_we0),
    .flat_array_1_V_d0(grp_flat_fu_1621_flat_array_1_V_d0),
    .flat_array_2_V_address0(grp_flat_fu_1621_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_flat_fu_1621_flat_array_2_V_ce0),
    .flat_array_2_V_we0(grp_flat_fu_1621_flat_array_2_V_we0),
    .flat_array_2_V_d0(grp_flat_fu_1621_flat_array_2_V_d0),
    .flat_array_3_V_address0(grp_flat_fu_1621_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_flat_fu_1621_flat_array_3_V_ce0),
    .flat_array_3_V_we0(grp_flat_fu_1621_flat_array_3_V_we0),
    .flat_array_3_V_d0(grp_flat_fu_1621_flat_array_3_V_d0),
    .flat_array_4_V_address0(grp_flat_fu_1621_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_flat_fu_1621_flat_array_4_V_ce0),
    .flat_array_4_V_we0(grp_flat_fu_1621_flat_array_4_V_we0),
    .flat_array_4_V_d0(grp_flat_fu_1621_flat_array_4_V_d0),
    .flat_array_5_V_address0(grp_flat_fu_1621_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_flat_fu_1621_flat_array_5_V_ce0),
    .flat_array_5_V_we0(grp_flat_fu_1621_flat_array_5_V_we0),
    .flat_array_5_V_d0(grp_flat_fu_1621_flat_array_5_V_d0),
    .flat_array_6_V_address0(grp_flat_fu_1621_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_flat_fu_1621_flat_array_6_V_ce0),
    .flat_array_6_V_we0(grp_flat_fu_1621_flat_array_6_V_we0),
    .flat_array_6_V_d0(grp_flat_fu_1621_flat_array_6_V_d0),
    .flat_array_7_V_address0(grp_flat_fu_1621_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_flat_fu_1621_flat_array_7_V_ce0),
    .flat_array_7_V_we0(grp_flat_fu_1621_flat_array_7_V_we0),
    .flat_array_7_V_d0(grp_flat_fu_1621_flat_array_7_V_d0),
    .flat_array_8_V_address0(grp_flat_fu_1621_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_flat_fu_1621_flat_array_8_V_ce0),
    .flat_array_8_V_we0(grp_flat_fu_1621_flat_array_8_V_we0),
    .flat_array_8_V_d0(grp_flat_fu_1621_flat_array_8_V_d0),
    .flat_array_9_V_address0(grp_flat_fu_1621_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_flat_fu_1621_flat_array_9_V_ce0),
    .flat_array_9_V_we0(grp_flat_fu_1621_flat_array_9_V_we0),
    .flat_array_9_V_d0(grp_flat_fu_1621_flat_array_9_V_d0),
    .flat_array_10_V_address0(grp_flat_fu_1621_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_flat_fu_1621_flat_array_10_V_ce0),
    .flat_array_10_V_we0(grp_flat_fu_1621_flat_array_10_V_we0),
    .flat_array_10_V_d0(grp_flat_fu_1621_flat_array_10_V_d0),
    .flat_array_11_V_address0(grp_flat_fu_1621_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_flat_fu_1621_flat_array_11_V_ce0),
    .flat_array_11_V_we0(grp_flat_fu_1621_flat_array_11_V_we0),
    .flat_array_11_V_d0(grp_flat_fu_1621_flat_array_11_V_d0),
    .flat_array_12_V_address0(grp_flat_fu_1621_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_flat_fu_1621_flat_array_12_V_ce0),
    .flat_array_12_V_we0(grp_flat_fu_1621_flat_array_12_V_we0),
    .flat_array_12_V_d0(grp_flat_fu_1621_flat_array_12_V_d0),
    .flat_array_13_V_address0(grp_flat_fu_1621_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_flat_fu_1621_flat_array_13_V_ce0),
    .flat_array_13_V_we0(grp_flat_fu_1621_flat_array_13_V_we0),
    .flat_array_13_V_d0(grp_flat_fu_1621_flat_array_13_V_d0),
    .flat_array_14_V_address0(grp_flat_fu_1621_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_flat_fu_1621_flat_array_14_V_ce0),
    .flat_array_14_V_we0(grp_flat_fu_1621_flat_array_14_V_we0),
    .flat_array_14_V_d0(grp_flat_fu_1621_flat_array_14_V_d0),
    .flat_array_15_V_address0(grp_flat_fu_1621_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_flat_fu_1621_flat_array_15_V_ce0),
    .flat_array_15_V_we0(grp_flat_fu_1621_flat_array_15_V_we0),
    .flat_array_15_V_d0(grp_flat_fu_1621_flat_array_15_V_d0),
    .flat_array_16_V_address0(grp_flat_fu_1621_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_flat_fu_1621_flat_array_16_V_ce0),
    .flat_array_16_V_we0(grp_flat_fu_1621_flat_array_16_V_we0),
    .flat_array_16_V_d0(grp_flat_fu_1621_flat_array_16_V_d0),
    .flat_array_17_V_address0(grp_flat_fu_1621_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_flat_fu_1621_flat_array_17_V_ce0),
    .flat_array_17_V_we0(grp_flat_fu_1621_flat_array_17_V_we0),
    .flat_array_17_V_d0(grp_flat_fu_1621_flat_array_17_V_d0),
    .flat_array_18_V_address0(grp_flat_fu_1621_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_flat_fu_1621_flat_array_18_V_ce0),
    .flat_array_18_V_we0(grp_flat_fu_1621_flat_array_18_V_we0),
    .flat_array_18_V_d0(grp_flat_fu_1621_flat_array_18_V_d0),
    .flat_array_19_V_address0(grp_flat_fu_1621_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_flat_fu_1621_flat_array_19_V_ce0),
    .flat_array_19_V_we0(grp_flat_fu_1621_flat_array_19_V_we0),
    .flat_array_19_V_d0(grp_flat_fu_1621_flat_array_19_V_d0),
    .flat_array_20_V_address0(grp_flat_fu_1621_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_flat_fu_1621_flat_array_20_V_ce0),
    .flat_array_20_V_we0(grp_flat_fu_1621_flat_array_20_V_we0),
    .flat_array_20_V_d0(grp_flat_fu_1621_flat_array_20_V_d0),
    .flat_array_21_V_address0(grp_flat_fu_1621_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_flat_fu_1621_flat_array_21_V_ce0),
    .flat_array_21_V_we0(grp_flat_fu_1621_flat_array_21_V_we0),
    .flat_array_21_V_d0(grp_flat_fu_1621_flat_array_21_V_d0),
    .flat_array_22_V_address0(grp_flat_fu_1621_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_flat_fu_1621_flat_array_22_V_ce0),
    .flat_array_22_V_we0(grp_flat_fu_1621_flat_array_22_V_we0),
    .flat_array_22_V_d0(grp_flat_fu_1621_flat_array_22_V_d0),
    .flat_array_23_V_address0(grp_flat_fu_1621_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_flat_fu_1621_flat_array_23_V_ce0),
    .flat_array_23_V_we0(grp_flat_fu_1621_flat_array_23_V_we0),
    .flat_array_23_V_d0(grp_flat_fu_1621_flat_array_23_V_d0),
    .flat_array_24_V_address0(grp_flat_fu_1621_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_flat_fu_1621_flat_array_24_V_ce0),
    .flat_array_24_V_we0(grp_flat_fu_1621_flat_array_24_V_we0),
    .flat_array_24_V_d0(grp_flat_fu_1621_flat_array_24_V_d0),
    .flat_array_25_V_address0(grp_flat_fu_1621_flat_array_25_V_address0),
    .flat_array_25_V_ce0(grp_flat_fu_1621_flat_array_25_V_ce0),
    .flat_array_25_V_we0(grp_flat_fu_1621_flat_array_25_V_we0),
    .flat_array_25_V_d0(grp_flat_fu_1621_flat_array_25_V_d0),
    .flat_array_26_V_address0(grp_flat_fu_1621_flat_array_26_V_address0),
    .flat_array_26_V_ce0(grp_flat_fu_1621_flat_array_26_V_ce0),
    .flat_array_26_V_we0(grp_flat_fu_1621_flat_array_26_V_we0),
    .flat_array_26_V_d0(grp_flat_fu_1621_flat_array_26_V_d0),
    .flat_array_27_V_address0(grp_flat_fu_1621_flat_array_27_V_address0),
    .flat_array_27_V_ce0(grp_flat_fu_1621_flat_array_27_V_ce0),
    .flat_array_27_V_we0(grp_flat_fu_1621_flat_array_27_V_we0),
    .flat_array_27_V_d0(grp_flat_fu_1621_flat_array_27_V_d0),
    .flat_array_28_V_address0(grp_flat_fu_1621_flat_array_28_V_address0),
    .flat_array_28_V_ce0(grp_flat_fu_1621_flat_array_28_V_ce0),
    .flat_array_28_V_we0(grp_flat_fu_1621_flat_array_28_V_we0),
    .flat_array_28_V_d0(grp_flat_fu_1621_flat_array_28_V_d0),
    .flat_array_29_V_address0(grp_flat_fu_1621_flat_array_29_V_address0),
    .flat_array_29_V_ce0(grp_flat_fu_1621_flat_array_29_V_ce0),
    .flat_array_29_V_we0(grp_flat_fu_1621_flat_array_29_V_we0),
    .flat_array_29_V_d0(grp_flat_fu_1621_flat_array_29_V_d0),
    .flat_array_30_V_address0(grp_flat_fu_1621_flat_array_30_V_address0),
    .flat_array_30_V_ce0(grp_flat_fu_1621_flat_array_30_V_ce0),
    .flat_array_30_V_we0(grp_flat_fu_1621_flat_array_30_V_we0),
    .flat_array_30_V_d0(grp_flat_fu_1621_flat_array_30_V_d0),
    .flat_array_31_V_address0(grp_flat_fu_1621_flat_array_31_V_address0),
    .flat_array_31_V_ce0(grp_flat_fu_1621_flat_array_31_V_ce0),
    .flat_array_31_V_we0(grp_flat_fu_1621_flat_array_31_V_we0),
    .flat_array_31_V_d0(grp_flat_fu_1621_flat_array_31_V_d0),
    .flat_array_32_V_address0(grp_flat_fu_1621_flat_array_32_V_address0),
    .flat_array_32_V_ce0(grp_flat_fu_1621_flat_array_32_V_ce0),
    .flat_array_32_V_we0(grp_flat_fu_1621_flat_array_32_V_we0),
    .flat_array_32_V_d0(grp_flat_fu_1621_flat_array_32_V_d0),
    .flat_array_33_V_address0(grp_flat_fu_1621_flat_array_33_V_address0),
    .flat_array_33_V_ce0(grp_flat_fu_1621_flat_array_33_V_ce0),
    .flat_array_33_V_we0(grp_flat_fu_1621_flat_array_33_V_we0),
    .flat_array_33_V_d0(grp_flat_fu_1621_flat_array_33_V_d0),
    .flat_array_34_V_address0(grp_flat_fu_1621_flat_array_34_V_address0),
    .flat_array_34_V_ce0(grp_flat_fu_1621_flat_array_34_V_ce0),
    .flat_array_34_V_we0(grp_flat_fu_1621_flat_array_34_V_we0),
    .flat_array_34_V_d0(grp_flat_fu_1621_flat_array_34_V_d0),
    .flat_array_35_V_address0(grp_flat_fu_1621_flat_array_35_V_address0),
    .flat_array_35_V_ce0(grp_flat_fu_1621_flat_array_35_V_ce0),
    .flat_array_35_V_we0(grp_flat_fu_1621_flat_array_35_V_we0),
    .flat_array_35_V_d0(grp_flat_fu_1621_flat_array_35_V_d0),
    .flat_array_36_V_address0(grp_flat_fu_1621_flat_array_36_V_address0),
    .flat_array_36_V_ce0(grp_flat_fu_1621_flat_array_36_V_ce0),
    .flat_array_36_V_we0(grp_flat_fu_1621_flat_array_36_V_we0),
    .flat_array_36_V_d0(grp_flat_fu_1621_flat_array_36_V_d0),
    .flat_array_37_V_address0(grp_flat_fu_1621_flat_array_37_V_address0),
    .flat_array_37_V_ce0(grp_flat_fu_1621_flat_array_37_V_ce0),
    .flat_array_37_V_we0(grp_flat_fu_1621_flat_array_37_V_we0),
    .flat_array_37_V_d0(grp_flat_fu_1621_flat_array_37_V_d0),
    .flat_array_38_V_address0(grp_flat_fu_1621_flat_array_38_V_address0),
    .flat_array_38_V_ce0(grp_flat_fu_1621_flat_array_38_V_ce0),
    .flat_array_38_V_we0(grp_flat_fu_1621_flat_array_38_V_we0),
    .flat_array_38_V_d0(grp_flat_fu_1621_flat_array_38_V_d0),
    .flat_array_39_V_address0(grp_flat_fu_1621_flat_array_39_V_address0),
    .flat_array_39_V_ce0(grp_flat_fu_1621_flat_array_39_V_ce0),
    .flat_array_39_V_we0(grp_flat_fu_1621_flat_array_39_V_we0),
    .flat_array_39_V_d0(grp_flat_fu_1621_flat_array_39_V_d0),
    .flat_array_40_V_address0(grp_flat_fu_1621_flat_array_40_V_address0),
    .flat_array_40_V_ce0(grp_flat_fu_1621_flat_array_40_V_ce0),
    .flat_array_40_V_we0(grp_flat_fu_1621_flat_array_40_V_we0),
    .flat_array_40_V_d0(grp_flat_fu_1621_flat_array_40_V_d0),
    .flat_array_41_V_address0(grp_flat_fu_1621_flat_array_41_V_address0),
    .flat_array_41_V_ce0(grp_flat_fu_1621_flat_array_41_V_ce0),
    .flat_array_41_V_we0(grp_flat_fu_1621_flat_array_41_V_we0),
    .flat_array_41_V_d0(grp_flat_fu_1621_flat_array_41_V_d0),
    .flat_array_42_V_address0(grp_flat_fu_1621_flat_array_42_V_address0),
    .flat_array_42_V_ce0(grp_flat_fu_1621_flat_array_42_V_ce0),
    .flat_array_42_V_we0(grp_flat_fu_1621_flat_array_42_V_we0),
    .flat_array_42_V_d0(grp_flat_fu_1621_flat_array_42_V_d0),
    .flat_array_43_V_address0(grp_flat_fu_1621_flat_array_43_V_address0),
    .flat_array_43_V_ce0(grp_flat_fu_1621_flat_array_43_V_ce0),
    .flat_array_43_V_we0(grp_flat_fu_1621_flat_array_43_V_we0),
    .flat_array_43_V_d0(grp_flat_fu_1621_flat_array_43_V_d0),
    .flat_array_44_V_address0(grp_flat_fu_1621_flat_array_44_V_address0),
    .flat_array_44_V_ce0(grp_flat_fu_1621_flat_array_44_V_ce0),
    .flat_array_44_V_we0(grp_flat_fu_1621_flat_array_44_V_we0),
    .flat_array_44_V_d0(grp_flat_fu_1621_flat_array_44_V_d0),
    .flat_array_45_V_address0(grp_flat_fu_1621_flat_array_45_V_address0),
    .flat_array_45_V_ce0(grp_flat_fu_1621_flat_array_45_V_ce0),
    .flat_array_45_V_we0(grp_flat_fu_1621_flat_array_45_V_we0),
    .flat_array_45_V_d0(grp_flat_fu_1621_flat_array_45_V_d0),
    .flat_array_46_V_address0(grp_flat_fu_1621_flat_array_46_V_address0),
    .flat_array_46_V_ce0(grp_flat_fu_1621_flat_array_46_V_ce0),
    .flat_array_46_V_we0(grp_flat_fu_1621_flat_array_46_V_we0),
    .flat_array_46_V_d0(grp_flat_fu_1621_flat_array_46_V_d0),
    .flat_array_47_V_address0(grp_flat_fu_1621_flat_array_47_V_address0),
    .flat_array_47_V_ce0(grp_flat_fu_1621_flat_array_47_V_ce0),
    .flat_array_47_V_we0(grp_flat_fu_1621_flat_array_47_V_we0),
    .flat_array_47_V_d0(grp_flat_fu_1621_flat_array_47_V_d0),
    .flat_array_48_V_address0(grp_flat_fu_1621_flat_array_48_V_address0),
    .flat_array_48_V_ce0(grp_flat_fu_1621_flat_array_48_V_ce0),
    .flat_array_48_V_we0(grp_flat_fu_1621_flat_array_48_V_we0),
    .flat_array_48_V_d0(grp_flat_fu_1621_flat_array_48_V_d0),
    .flat_array_49_V_address0(grp_flat_fu_1621_flat_array_49_V_address0),
    .flat_array_49_V_ce0(grp_flat_fu_1621_flat_array_49_V_ce0),
    .flat_array_49_V_we0(grp_flat_fu_1621_flat_array_49_V_we0),
    .flat_array_49_V_d0(grp_flat_fu_1621_flat_array_49_V_d0)
);

cnn_fpext_32ns_64b8t #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64b8t_U477(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(cnn_input_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_1676_p1)
);

cnn_mux_506_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 14 ),
    .din17_WIDTH( 14 ),
    .din18_WIDTH( 14 ),
    .din19_WIDTH( 14 ),
    .din20_WIDTH( 14 ),
    .din21_WIDTH( 14 ),
    .din22_WIDTH( 14 ),
    .din23_WIDTH( 14 ),
    .din24_WIDTH( 14 ),
    .din25_WIDTH( 14 ),
    .din26_WIDTH( 14 ),
    .din27_WIDTH( 14 ),
    .din28_WIDTH( 14 ),
    .din29_WIDTH( 14 ),
    .din30_WIDTH( 14 ),
    .din31_WIDTH( 14 ),
    .din32_WIDTH( 14 ),
    .din33_WIDTH( 14 ),
    .din34_WIDTH( 14 ),
    .din35_WIDTH( 14 ),
    .din36_WIDTH( 14 ),
    .din37_WIDTH( 14 ),
    .din38_WIDTH( 14 ),
    .din39_WIDTH( 14 ),
    .din40_WIDTH( 14 ),
    .din41_WIDTH( 14 ),
    .din42_WIDTH( 14 ),
    .din43_WIDTH( 14 ),
    .din44_WIDTH( 14 ),
    .din45_WIDTH( 14 ),
    .din46_WIDTH( 14 ),
    .din47_WIDTH( 14 ),
    .din48_WIDTH( 14 ),
    .din49_WIDTH( 14 ),
    .din50_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
cnn_mux_506_14_1_1_U478(
    .din0(dense_1_out_0_V_reg_3103),
    .din1(dense_1_out_1_V_reg_3108),
    .din2(dense_1_out_2_V_reg_3113),
    .din3(dense_1_out_3_V_reg_3118),
    .din4(dense_1_out_4_V_reg_3123),
    .din5(dense_1_out_5_V_reg_3128),
    .din6(dense_1_out_6_V_reg_3133),
    .din7(dense_1_out_7_V_reg_3138),
    .din8(dense_1_out_8_V_reg_3143),
    .din9(dense_1_out_9_V_reg_3148),
    .din10(dense_1_out_10_V_reg_3153),
    .din11(dense_1_out_11_V_reg_3158),
    .din12(dense_1_out_12_V_reg_3163),
    .din13(dense_1_out_13_V_reg_3168),
    .din14(dense_1_out_14_V_reg_3173),
    .din15(dense_1_out_15_V_reg_3178),
    .din16(dense_1_out_16_V_reg_3183),
    .din17(dense_1_out_17_V_reg_3188),
    .din18(dense_1_out_18_V_reg_3193),
    .din19(dense_1_out_19_V_reg_3198),
    .din20(dense_1_out_20_V_reg_3203),
    .din21(dense_1_out_21_V_reg_3208),
    .din22(dense_1_out_22_V_reg_3213),
    .din23(dense_1_out_23_V_reg_3218),
    .din24(dense_1_out_24_V_reg_3223),
    .din25(dense_1_out_25_V_reg_3228),
    .din26(dense_1_out_26_V_reg_3233),
    .din27(dense_1_out_27_V_reg_3238),
    .din28(dense_1_out_28_V_reg_3243),
    .din29(dense_1_out_29_V_reg_3248),
    .din30(dense_1_out_30_V_reg_3253),
    .din31(dense_1_out_31_V_reg_3258),
    .din32(dense_1_out_32_V_reg_3263),
    .din33(dense_1_out_33_V_reg_3268),
    .din34(dense_1_out_34_V_reg_3273),
    .din35(dense_1_out_35_V_reg_3278),
    .din36(dense_1_out_36_V_reg_3283),
    .din37(dense_1_out_37_V_reg_3288),
    .din38(dense_1_out_38_V_reg_3293),
    .din39(dense_1_out_39_V_reg_3298),
    .din40(dense_1_out_40_V_reg_3303),
    .din41(dense_1_out_41_V_reg_3308),
    .din42(dense_1_out_42_V_reg_3313),
    .din43(dense_1_out_43_V_reg_3318),
    .din44(dense_1_out_44_V_reg_3323),
    .din45(dense_1_out_45_V_reg_3328),
    .din46(dense_1_out_46_V_reg_3333),
    .din47(dense_1_out_47_V_reg_3338),
    .din48(dense_1_out_48_V_reg_3343),
    .din49(dense_1_out_49_V_reg_3348),
    .din50(j_0_i_reg_1324),
    .dout(tmp_13_fu_2311_p52)
);

cnn_mac_muladd_9sbqm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbqm_U479(
    .din0(dense_2_weights_V_q0),
    .din1(tmp_13_reg_3385),
    .din2(grp_fu_2853_p2),
    .dout(grp_fu_2853_p3)
);

cnn_mac_muladd_13b9t #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_13b9t_U480(
    .din0(grp_fu_2862_p0),
    .din1(dense_out_weights_V_q0),
    .din2(grp_fu_2862_p2),
    .dout(grp_fu_2862_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_1380_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_conv_1_fu_1380_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_1380_ap_ready == 1'b1)) begin
            grp_conv_1_fu_1380_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_1471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_conv_2_fu_1471_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_1471_ap_ready == 1'b1)) begin
            grp_conv_2_fu_1471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_1_fu_1413_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dense_1_fu_1413_ap_start_reg <= 1'b1;
        end else if ((grp_dense_1_fu_1413_ap_ready == 1'b1)) begin
            grp_dense_1_fu_1413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_1621_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_flat_fu_1621_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_1621_ap_ready == 1'b1)) begin
            grp_flat_fu_1621_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_1604_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_max_pool_1_fu_1604_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_1604_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_1604_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_1615_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_max_pool_2_fu_1615_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_1615_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_1615_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_soft_max_fu_1592_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_2432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_soft_max_fu_1592_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_1592_ap_ready == 1'b1)) begin
            grp_soft_max_fu_1592_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_2239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        d_0_i_reg_1335 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        d_0_i_reg_1335 <= d_reg_3403;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        f_0_i_reg_1358 <= f_reg_3422;
    end else if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln41_fu_2432_p2 == 1'd0))) begin
        f_0_i_reg_1358 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i24_0_reg_1369 <= i_2_reg_3450;
    end else if (((grp_soft_max_fu_1592_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        i24_0_reg_1369 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_0_i_reg_1301 <= i_1_reg_3356;
    end else if (((grp_dense_1_fu_1413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        i_0_i_reg_1301 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_1267 <= i_reg_2894;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1267 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix_in_0_reg_1255 <= ix_in_reg_2899;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_1255 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ix_in_1_reg_1278 <= add_ln28_fu_2033_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd0))) begin
        ix_in_1_reg_1278 <= ix_in_0_reg_1255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_0_i_reg_1324 <= j_reg_3375;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln9_fu_2239_p2 == 1'd0))) begin
        j_0_i_reg_1324 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_0_reg_1289 <= j_1_reg_3047;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd0))) begin
        j_0_reg_1289 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_18_reg_1312 <= {{grp_fu_2853_p3[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln9_fu_2239_p2 == 1'd0))) begin
        p_Val2_18_reg_1312 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_Val2_23_reg_1346 <= {{grp_fu_2862_p3[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln41_fu_2432_p2 == 1'd0))) begin
        p_Val2_23_reg_1346 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln581_reg_3083 <= and_ln581_fu_1918_p2;
        and_ln603_reg_3093 <= and_ln603_fu_1956_p2;
        icmp_ln585_reg_3078 <= icmp_ln585_fu_1855_p2;
        man_V_2_reg_3063 <= man_V_2_fu_1799_p3;
        select_ln585_reg_3088 <= select_ln585_fu_1936_p3;
        sh_amt_reg_3068 <= sh_amt_fu_1837_p3;
        trunc_ln583_reg_3073 <= trunc_ln583_fu_1851_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cnn_input_load_reg_3057 <= cnn_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd0))) begin
        conv_1_input_0_V_ad_reg_2904 <= zext_ln27_fu_1698_p1;
        conv_1_input_10_V_a_reg_2954 <= zext_ln27_fu_1698_p1;
        conv_1_input_11_V_a_reg_2959 <= zext_ln27_fu_1698_p1;
        conv_1_input_12_V_a_reg_2964 <= zext_ln27_fu_1698_p1;
        conv_1_input_13_V_a_reg_2969 <= zext_ln27_fu_1698_p1;
        conv_1_input_14_V_a_reg_2974 <= zext_ln27_fu_1698_p1;
        conv_1_input_15_V_a_reg_2979 <= zext_ln27_fu_1698_p1;
        conv_1_input_16_V_a_reg_2984 <= zext_ln27_fu_1698_p1;
        conv_1_input_17_V_a_reg_2989 <= zext_ln27_fu_1698_p1;
        conv_1_input_18_V_a_reg_2994 <= zext_ln27_fu_1698_p1;
        conv_1_input_19_V_a_reg_2999 <= zext_ln27_fu_1698_p1;
        conv_1_input_1_V_ad_reg_2909 <= zext_ln27_fu_1698_p1;
        conv_1_input_20_V_a_reg_3004 <= zext_ln27_fu_1698_p1;
        conv_1_input_21_V_a_reg_3009 <= zext_ln27_fu_1698_p1;
        conv_1_input_22_V_a_reg_3014 <= zext_ln27_fu_1698_p1;
        conv_1_input_23_V_a_reg_3019 <= zext_ln27_fu_1698_p1;
        conv_1_input_24_V_a_reg_3024 <= zext_ln27_fu_1698_p1;
        conv_1_input_25_V_a_reg_3029 <= zext_ln27_fu_1698_p1;
        conv_1_input_26_V_a_reg_3034 <= zext_ln27_fu_1698_p1;
        conv_1_input_27_V_a_reg_3039 <= zext_ln27_fu_1698_p1;
        conv_1_input_2_V_ad_reg_2914 <= zext_ln27_fu_1698_p1;
        conv_1_input_3_V_ad_reg_2919 <= zext_ln27_fu_1698_p1;
        conv_1_input_4_V_ad_reg_2924 <= zext_ln27_fu_1698_p1;
        conv_1_input_5_V_ad_reg_2929 <= zext_ln27_fu_1698_p1;
        conv_1_input_6_V_ad_reg_2934 <= zext_ln27_fu_1698_p1;
        conv_1_input_7_V_ad_reg_2939 <= zext_ln27_fu_1698_p1;
        conv_1_input_8_V_ad_reg_2944 <= zext_ln27_fu_1698_p1;
        conv_1_input_9_V_ad_reg_2949 <= zext_ln27_fu_1698_p1;
        ix_in_reg_2899 <= ix_in_fu_1692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        d_reg_3403 <= d_fu_2438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_1_fu_1413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        dense_1_out_0_V_reg_3103 <= grp_dense_1_fu_1413_ap_return_0;
        dense_1_out_10_V_reg_3153 <= grp_dense_1_fu_1413_ap_return_10;
        dense_1_out_11_V_reg_3158 <= grp_dense_1_fu_1413_ap_return_11;
        dense_1_out_12_V_reg_3163 <= grp_dense_1_fu_1413_ap_return_12;
        dense_1_out_13_V_reg_3168 <= grp_dense_1_fu_1413_ap_return_13;
        dense_1_out_14_V_reg_3173 <= grp_dense_1_fu_1413_ap_return_14;
        dense_1_out_15_V_reg_3178 <= grp_dense_1_fu_1413_ap_return_15;
        dense_1_out_16_V_reg_3183 <= grp_dense_1_fu_1413_ap_return_16;
        dense_1_out_17_V_reg_3188 <= grp_dense_1_fu_1413_ap_return_17;
        dense_1_out_18_V_reg_3193 <= grp_dense_1_fu_1413_ap_return_18;
        dense_1_out_19_V_reg_3198 <= grp_dense_1_fu_1413_ap_return_19;
        dense_1_out_1_V_reg_3108 <= grp_dense_1_fu_1413_ap_return_1;
        dense_1_out_20_V_reg_3203 <= grp_dense_1_fu_1413_ap_return_20;
        dense_1_out_21_V_reg_3208 <= grp_dense_1_fu_1413_ap_return_21;
        dense_1_out_22_V_reg_3213 <= grp_dense_1_fu_1413_ap_return_22;
        dense_1_out_23_V_reg_3218 <= grp_dense_1_fu_1413_ap_return_23;
        dense_1_out_24_V_reg_3223 <= grp_dense_1_fu_1413_ap_return_24;
        dense_1_out_25_V_reg_3228 <= grp_dense_1_fu_1413_ap_return_25;
        dense_1_out_26_V_reg_3233 <= grp_dense_1_fu_1413_ap_return_26;
        dense_1_out_27_V_reg_3238 <= grp_dense_1_fu_1413_ap_return_27;
        dense_1_out_28_V_reg_3243 <= grp_dense_1_fu_1413_ap_return_28;
        dense_1_out_29_V_reg_3248 <= grp_dense_1_fu_1413_ap_return_29;
        dense_1_out_2_V_reg_3113 <= grp_dense_1_fu_1413_ap_return_2;
        dense_1_out_30_V_reg_3253 <= grp_dense_1_fu_1413_ap_return_30;
        dense_1_out_31_V_reg_3258 <= grp_dense_1_fu_1413_ap_return_31;
        dense_1_out_32_V_reg_3263 <= grp_dense_1_fu_1413_ap_return_32;
        dense_1_out_33_V_reg_3268 <= grp_dense_1_fu_1413_ap_return_33;
        dense_1_out_34_V_reg_3273 <= grp_dense_1_fu_1413_ap_return_34;
        dense_1_out_35_V_reg_3278 <= grp_dense_1_fu_1413_ap_return_35;
        dense_1_out_36_V_reg_3283 <= grp_dense_1_fu_1413_ap_return_36;
        dense_1_out_37_V_reg_3288 <= grp_dense_1_fu_1413_ap_return_37;
        dense_1_out_38_V_reg_3293 <= grp_dense_1_fu_1413_ap_return_38;
        dense_1_out_39_V_reg_3298 <= grp_dense_1_fu_1413_ap_return_39;
        dense_1_out_3_V_reg_3118 <= grp_dense_1_fu_1413_ap_return_3;
        dense_1_out_40_V_reg_3303 <= grp_dense_1_fu_1413_ap_return_40;
        dense_1_out_41_V_reg_3308 <= grp_dense_1_fu_1413_ap_return_41;
        dense_1_out_42_V_reg_3313 <= grp_dense_1_fu_1413_ap_return_42;
        dense_1_out_43_V_reg_3318 <= grp_dense_1_fu_1413_ap_return_43;
        dense_1_out_44_V_reg_3323 <= grp_dense_1_fu_1413_ap_return_44;
        dense_1_out_45_V_reg_3328 <= grp_dense_1_fu_1413_ap_return_45;
        dense_1_out_46_V_reg_3333 <= grp_dense_1_fu_1413_ap_return_46;
        dense_1_out_47_V_reg_3338 <= grp_dense_1_fu_1413_ap_return_47;
        dense_1_out_48_V_reg_3343 <= grp_dense_1_fu_1413_ap_return_48;
        dense_1_out_49_V_reg_3348 <= grp_dense_1_fu_1413_ap_return_49;
        dense_1_out_4_V_reg_3123 <= grp_dense_1_fu_1413_ap_return_4;
        dense_1_out_5_V_reg_3128 <= grp_dense_1_fu_1413_ap_return_5;
        dense_1_out_6_V_reg_3133 <= grp_dense_1_fu_1413_ap_return_6;
        dense_1_out_7_V_reg_3138 <= grp_dense_1_fu_1413_ap_return_7;
        dense_1_out_8_V_reg_3143 <= grp_dense_1_fu_1413_ap_return_8;
        dense_1_out_9_V_reg_3148 <= grp_dense_1_fu_1413_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        f_reg_3422 <= f_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_1_reg_3356 <= i_1_fu_2245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_2_reg_3450 <= i_2_fu_2551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2894 <= i_fu_1686_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        icmp_ln935_reg_3465 <= icmp_ln935_fu_2562_p2;
        icmp_ln958_reg_3491 <= icmp_ln958_fu_2734_p2;
        or_ln_reg_3486[0] <= or_ln_fu_2726_p3[0];
        p_Result_31_reg_3470 <= prediction_V_q0[32'd13];
        sub_ln944_reg_3480 <= sub_ln944_fu_2616_p2;
        tmp_V_8_reg_3475 <= tmp_V_8_fu_2582_p3;
        trunc_ln943_reg_3496 <= trunc_ln943_fu_2740_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_3047 <= j_1_fu_1736_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        j_reg_3375 <= j_fu_2265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln13_fu_2259_p2 == 1'd0))) begin
        tmp_13_reg_3385 <= tmp_13_fu_2311_p52;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln9_fu_2239_p2 == 1'd0))) begin
        zext_ln13_reg_3367[4 : 0] <= zext_ln13_fu_2255_p1[4 : 0];
        zext_ln14_reg_3361[4 : 0] <= zext_ln14_fu_2251_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln41_fu_2432_p2 == 1'd0))) begin
        zext_ln46_reg_3414[3 : 0] <= zext_ln46_fu_2448_p1[3 : 0];
        zext_ln48_reg_3408[3 : 0] <= zext_ln48_fu_2444_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln69_fu_2545_p2 == 1'd0))) begin
        zext_ln70_reg_3455[3 : 0] <= zext_ln70_fu_2557_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_2545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_2545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_V_address0 = conv_1_input_0_V_ad_reg_2904;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_0_V_address0 = grp_conv_1_fu_1380_input_0_V_address0;
    end else begin
        conv_1_input_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_0_V_ce0 = grp_conv_1_fu_1380_input_0_V_ce0;
    end else begin
        conv_1_input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_0_V_ce1 = grp_conv_1_fu_1380_input_0_V_ce1;
    end else begin
        conv_1_input_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_10_V_address0 = conv_1_input_10_V_a_reg_2954;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_10_V_address0 = grp_conv_1_fu_1380_input_10_V_address0;
    end else begin
        conv_1_input_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_10_V_ce0 = grp_conv_1_fu_1380_input_10_V_ce0;
    end else begin
        conv_1_input_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_10_V_ce1 = grp_conv_1_fu_1380_input_10_V_ce1;
    end else begin
        conv_1_input_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_10_V_we0 = 1'b1;
    end else begin
        conv_1_input_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_11_V_address0 = conv_1_input_11_V_a_reg_2959;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_11_V_address0 = grp_conv_1_fu_1380_input_11_V_address0;
    end else begin
        conv_1_input_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_11_V_ce0 = grp_conv_1_fu_1380_input_11_V_ce0;
    end else begin
        conv_1_input_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_11_V_ce1 = grp_conv_1_fu_1380_input_11_V_ce1;
    end else begin
        conv_1_input_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_11_V_we0 = 1'b1;
    end else begin
        conv_1_input_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_12_V_address0 = conv_1_input_12_V_a_reg_2964;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_12_V_address0 = grp_conv_1_fu_1380_input_12_V_address0;
    end else begin
        conv_1_input_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_12_V_ce0 = grp_conv_1_fu_1380_input_12_V_ce0;
    end else begin
        conv_1_input_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_12_V_ce1 = grp_conv_1_fu_1380_input_12_V_ce1;
    end else begin
        conv_1_input_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_12_V_we0 = 1'b1;
    end else begin
        conv_1_input_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_13_V_address0 = conv_1_input_13_V_a_reg_2969;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_13_V_address0 = grp_conv_1_fu_1380_input_13_V_address0;
    end else begin
        conv_1_input_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_13_V_ce0 = grp_conv_1_fu_1380_input_13_V_ce0;
    end else begin
        conv_1_input_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_13_V_ce1 = grp_conv_1_fu_1380_input_13_V_ce1;
    end else begin
        conv_1_input_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_13_V_we0 = 1'b1;
    end else begin
        conv_1_input_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_14_V_address0 = conv_1_input_14_V_a_reg_2974;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_14_V_address0 = grp_conv_1_fu_1380_input_14_V_address0;
    end else begin
        conv_1_input_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_14_V_ce0 = grp_conv_1_fu_1380_input_14_V_ce0;
    end else begin
        conv_1_input_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_14_V_ce1 = grp_conv_1_fu_1380_input_14_V_ce1;
    end else begin
        conv_1_input_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_14_V_we0 = 1'b1;
    end else begin
        conv_1_input_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_15_V_address0 = conv_1_input_15_V_a_reg_2979;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_15_V_address0 = grp_conv_1_fu_1380_input_15_V_address0;
    end else begin
        conv_1_input_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_15_V_ce0 = grp_conv_1_fu_1380_input_15_V_ce0;
    end else begin
        conv_1_input_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_15_V_ce1 = grp_conv_1_fu_1380_input_15_V_ce1;
    end else begin
        conv_1_input_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_15_V_we0 = 1'b1;
    end else begin
        conv_1_input_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_16_V_address0 = conv_1_input_16_V_a_reg_2984;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_16_V_address0 = grp_conv_1_fu_1380_input_16_V_address0;
    end else begin
        conv_1_input_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_16_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_16_V_ce0 = grp_conv_1_fu_1380_input_16_V_ce0;
    end else begin
        conv_1_input_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_16_V_ce1 = grp_conv_1_fu_1380_input_16_V_ce1;
    end else begin
        conv_1_input_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd16) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_16_V_we0 = 1'b1;
    end else begin
        conv_1_input_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_17_V_address0 = conv_1_input_17_V_a_reg_2989;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_17_V_address0 = grp_conv_1_fu_1380_input_17_V_address0;
    end else begin
        conv_1_input_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_17_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_17_V_ce0 = grp_conv_1_fu_1380_input_17_V_ce0;
    end else begin
        conv_1_input_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_17_V_ce1 = grp_conv_1_fu_1380_input_17_V_ce1;
    end else begin
        conv_1_input_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd17) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_17_V_we0 = 1'b1;
    end else begin
        conv_1_input_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_18_V_address0 = conv_1_input_18_V_a_reg_2994;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_18_V_address0 = grp_conv_1_fu_1380_input_18_V_address0;
    end else begin
        conv_1_input_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_18_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_18_V_ce0 = grp_conv_1_fu_1380_input_18_V_ce0;
    end else begin
        conv_1_input_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_18_V_ce1 = grp_conv_1_fu_1380_input_18_V_ce1;
    end else begin
        conv_1_input_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd18) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_18_V_we0 = 1'b1;
    end else begin
        conv_1_input_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_19_V_address0 = conv_1_input_19_V_a_reg_2999;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_19_V_address0 = grp_conv_1_fu_1380_input_19_V_address0;
    end else begin
        conv_1_input_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_19_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_19_V_ce0 = grp_conv_1_fu_1380_input_19_V_ce0;
    end else begin
        conv_1_input_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_19_V_ce1 = grp_conv_1_fu_1380_input_19_V_ce1;
    end else begin
        conv_1_input_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd19) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_19_V_we0 = 1'b1;
    end else begin
        conv_1_input_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_V_address0 = conv_1_input_1_V_ad_reg_2909;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_1_V_address0 = grp_conv_1_fu_1380_input_1_V_address0;
    end else begin
        conv_1_input_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_1_V_ce0 = grp_conv_1_fu_1380_input_1_V_ce0;
    end else begin
        conv_1_input_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_1_V_ce1 = grp_conv_1_fu_1380_input_1_V_ce1;
    end else begin
        conv_1_input_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_20_V_address0 = conv_1_input_20_V_a_reg_3004;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_20_V_address0 = grp_conv_1_fu_1380_input_20_V_address0;
    end else begin
        conv_1_input_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_20_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_20_V_ce0 = grp_conv_1_fu_1380_input_20_V_ce0;
    end else begin
        conv_1_input_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_20_V_ce1 = grp_conv_1_fu_1380_input_20_V_ce1;
    end else begin
        conv_1_input_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd20) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_20_V_we0 = 1'b1;
    end else begin
        conv_1_input_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_21_V_address0 = conv_1_input_21_V_a_reg_3009;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_21_V_address0 = grp_conv_1_fu_1380_input_21_V_address0;
    end else begin
        conv_1_input_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_21_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_21_V_ce0 = grp_conv_1_fu_1380_input_21_V_ce0;
    end else begin
        conv_1_input_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_21_V_ce1 = grp_conv_1_fu_1380_input_21_V_ce1;
    end else begin
        conv_1_input_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd21) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_21_V_we0 = 1'b1;
    end else begin
        conv_1_input_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_22_V_address0 = conv_1_input_22_V_a_reg_3014;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_22_V_address0 = grp_conv_1_fu_1380_input_22_V_address0;
    end else begin
        conv_1_input_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_22_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_22_V_ce0 = grp_conv_1_fu_1380_input_22_V_ce0;
    end else begin
        conv_1_input_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_22_V_ce1 = grp_conv_1_fu_1380_input_22_V_ce1;
    end else begin
        conv_1_input_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd22) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_22_V_we0 = 1'b1;
    end else begin
        conv_1_input_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_23_V_address0 = conv_1_input_23_V_a_reg_3019;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_23_V_address0 = grp_conv_1_fu_1380_input_23_V_address0;
    end else begin
        conv_1_input_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_23_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_23_V_ce0 = grp_conv_1_fu_1380_input_23_V_ce0;
    end else begin
        conv_1_input_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_23_V_ce1 = grp_conv_1_fu_1380_input_23_V_ce1;
    end else begin
        conv_1_input_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd23) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_23_V_we0 = 1'b1;
    end else begin
        conv_1_input_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_24_V_address0 = conv_1_input_24_V_a_reg_3024;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_24_V_address0 = grp_conv_1_fu_1380_input_24_V_address0;
    end else begin
        conv_1_input_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_24_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_24_V_ce0 = grp_conv_1_fu_1380_input_24_V_ce0;
    end else begin
        conv_1_input_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_24_V_ce1 = grp_conv_1_fu_1380_input_24_V_ce1;
    end else begin
        conv_1_input_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd24) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_24_V_we0 = 1'b1;
    end else begin
        conv_1_input_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_25_V_address0 = conv_1_input_25_V_a_reg_3029;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_25_V_address0 = grp_conv_1_fu_1380_input_25_V_address0;
    end else begin
        conv_1_input_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_25_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_25_V_ce0 = grp_conv_1_fu_1380_input_25_V_ce0;
    end else begin
        conv_1_input_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_25_V_ce1 = grp_conv_1_fu_1380_input_25_V_ce1;
    end else begin
        conv_1_input_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd25) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_25_V_we0 = 1'b1;
    end else begin
        conv_1_input_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_26_V_address0 = conv_1_input_26_V_a_reg_3034;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_26_V_address0 = grp_conv_1_fu_1380_input_26_V_address0;
    end else begin
        conv_1_input_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_26_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_26_V_ce0 = grp_conv_1_fu_1380_input_26_V_ce0;
    end else begin
        conv_1_input_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_26_V_ce1 = grp_conv_1_fu_1380_input_26_V_ce1;
    end else begin
        conv_1_input_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd26) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_26_V_we0 = 1'b1;
    end else begin
        conv_1_input_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_27_V_address0 = conv_1_input_27_V_a_reg_3039;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_27_V_address0 = grp_conv_1_fu_1380_input_27_V_address0;
    end else begin
        conv_1_input_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_27_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_27_V_ce0 = grp_conv_1_fu_1380_input_27_V_ce0;
    end else begin
        conv_1_input_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_27_V_ce1 = grp_conv_1_fu_1380_input_27_V_ce1;
    end else begin
        conv_1_input_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((j_0_reg_1289 == 5'd27) | ((j_0_reg_1289 == 5'd28) | ((j_0_reg_1289 == 5'd29) | ((j_0_reg_1289 == 5'd30) | (j_0_reg_1289 == 5'd31))))))) begin
        conv_1_input_27_V_we0 = 1'b1;
    end else begin
        conv_1_input_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_V_address0 = conv_1_input_2_V_ad_reg_2914;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_2_V_address0 = grp_conv_1_fu_1380_input_2_V_address0;
    end else begin
        conv_1_input_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_2_V_ce0 = grp_conv_1_fu_1380_input_2_V_ce0;
    end else begin
        conv_1_input_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_2_V_ce1 = grp_conv_1_fu_1380_input_2_V_ce1;
    end else begin
        conv_1_input_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_3_V_address0 = conv_1_input_3_V_ad_reg_2919;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_3_V_address0 = grp_conv_1_fu_1380_input_3_V_address0;
    end else begin
        conv_1_input_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_3_V_ce0 = grp_conv_1_fu_1380_input_3_V_ce0;
    end else begin
        conv_1_input_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_3_V_ce1 = grp_conv_1_fu_1380_input_3_V_ce1;
    end else begin
        conv_1_input_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_3_V_we0 = 1'b1;
    end else begin
        conv_1_input_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_4_V_address0 = conv_1_input_4_V_ad_reg_2924;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_4_V_address0 = grp_conv_1_fu_1380_input_4_V_address0;
    end else begin
        conv_1_input_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_4_V_ce0 = grp_conv_1_fu_1380_input_4_V_ce0;
    end else begin
        conv_1_input_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_4_V_ce1 = grp_conv_1_fu_1380_input_4_V_ce1;
    end else begin
        conv_1_input_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_4_V_we0 = 1'b1;
    end else begin
        conv_1_input_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_5_V_address0 = conv_1_input_5_V_ad_reg_2929;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_5_V_address0 = grp_conv_1_fu_1380_input_5_V_address0;
    end else begin
        conv_1_input_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_5_V_ce0 = grp_conv_1_fu_1380_input_5_V_ce0;
    end else begin
        conv_1_input_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_5_V_ce1 = grp_conv_1_fu_1380_input_5_V_ce1;
    end else begin
        conv_1_input_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_5_V_we0 = 1'b1;
    end else begin
        conv_1_input_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_6_V_address0 = conv_1_input_6_V_ad_reg_2934;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_6_V_address0 = grp_conv_1_fu_1380_input_6_V_address0;
    end else begin
        conv_1_input_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_6_V_ce0 = grp_conv_1_fu_1380_input_6_V_ce0;
    end else begin
        conv_1_input_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_6_V_ce1 = grp_conv_1_fu_1380_input_6_V_ce1;
    end else begin
        conv_1_input_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_6_V_we0 = 1'b1;
    end else begin
        conv_1_input_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_7_V_address0 = conv_1_input_7_V_ad_reg_2939;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_7_V_address0 = grp_conv_1_fu_1380_input_7_V_address0;
    end else begin
        conv_1_input_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_7_V_ce0 = grp_conv_1_fu_1380_input_7_V_ce0;
    end else begin
        conv_1_input_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_7_V_ce1 = grp_conv_1_fu_1380_input_7_V_ce1;
    end else begin
        conv_1_input_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_7_V_we0 = 1'b1;
    end else begin
        conv_1_input_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_8_V_address0 = conv_1_input_8_V_ad_reg_2944;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_8_V_address0 = grp_conv_1_fu_1380_input_8_V_address0;
    end else begin
        conv_1_input_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_8_V_ce0 = grp_conv_1_fu_1380_input_8_V_ce0;
    end else begin
        conv_1_input_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_8_V_ce1 = grp_conv_1_fu_1380_input_8_V_ce1;
    end else begin
        conv_1_input_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_8_V_we0 = 1'b1;
    end else begin
        conv_1_input_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_9_V_address0 = conv_1_input_9_V_ad_reg_2949;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_9_V_address0 = grp_conv_1_fu_1380_input_9_V_address0;
    end else begin
        conv_1_input_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_9_V_ce0 = grp_conv_1_fu_1380_input_9_V_ce0;
    end else begin
        conv_1_input_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_input_9_V_ce1 = grp_conv_1_fu_1380_input_9_V_ce1;
    end else begin
        conv_1_input_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((j_0_reg_1289 == 5'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_9_V_we0 = 1'b1;
    end else begin
        conv_1_input_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_V_address0 = grp_max_pool_1_fu_1604_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_out_V_address0 = grp_conv_1_fu_1380_conv_out_V_address0;
    end else begin
        conv_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_V_ce0 = grp_max_pool_1_fu_1604_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_out_V_ce0 = grp_conv_1_fu_1380_conv_out_V_ce0;
    end else begin
        conv_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_V_ce1 = grp_max_pool_1_fu_1604_conv_out_V_ce1;
    end else begin
        conv_1_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_out_V_d0 = grp_conv_1_fu_1380_conv_out_V_d0;
    end else begin
        conv_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd1))) begin
        conv_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_1_out_V_we0 = grp_conv_1_fu_1380_conv_out_V_we0;
    end else begin
        conv_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_2_out_V_address0 = grp_max_pool_2_fu_1615_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_1471_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_2_out_V_ce0 = grp_max_pool_2_fu_1615_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_1471_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_1471_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd1))) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_1471_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense_2_out_V_address0 = zext_ln48_1_fu_2464_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_2_out_V_address0 = zext_ln14_reg_3361;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | ((grp_dense_1_fu_1413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_2_out_V_d0 = select_ln19_fu_2423_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_2_out_V_d0 = 13'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((grp_dense_1_fu_1413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_array_V_address0 = zext_ln48_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_address0 = grp_soft_max_fu_1592_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_ce0 = grp_soft_max_fu_1592_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_array_V_d0 = add_ln703_6_fu_2538_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_d0 = grp_soft_max_fu_1592_dense_array_V_d0;
    end else begin
        dense_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_we0 = grp_soft_max_fu_1592_dense_array_V_we0;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_0_V_address0 = grp_flat_fu_1621_flat_array_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_0_V_address0 = grp_dense_1_fu_1413_flat_array_0_V_address0;
    end else begin
        flat_array_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_1615_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        flat_array_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_0_V_ce0 = grp_flat_fu_1621_flat_array_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_0_V_ce0 = grp_dense_1_fu_1413_flat_array_0_V_ce0;
    end else begin
        flat_array_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_0_V_ce1 = grp_dense_1_fu_1413_flat_array_0_V_ce1;
    end else begin
        flat_array_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_0_V_d0 = grp_flat_fu_1621_flat_array_0_V_d0;
    end else begin
        flat_array_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_1615_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        flat_array_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_0_V_we0 = grp_flat_fu_1621_flat_array_0_V_we0;
    end else begin
        flat_array_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_10_V_address0 = grp_flat_fu_1621_flat_array_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_10_V_address0 = grp_dense_1_fu_1413_flat_array_10_V_address0;
    end else begin
        flat_array_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_10_V_ce0 = grp_flat_fu_1621_flat_array_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_10_V_ce0 = grp_dense_1_fu_1413_flat_array_10_V_ce0;
    end else begin
        flat_array_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_10_V_ce1 = grp_dense_1_fu_1413_flat_array_10_V_ce1;
    end else begin
        flat_array_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_10_V_we0 = grp_flat_fu_1621_flat_array_10_V_we0;
    end else begin
        flat_array_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_11_V_address0 = grp_flat_fu_1621_flat_array_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_11_V_address0 = grp_dense_1_fu_1413_flat_array_11_V_address0;
    end else begin
        flat_array_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_11_V_ce0 = grp_flat_fu_1621_flat_array_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_11_V_ce0 = grp_dense_1_fu_1413_flat_array_11_V_ce0;
    end else begin
        flat_array_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_11_V_ce1 = grp_dense_1_fu_1413_flat_array_11_V_ce1;
    end else begin
        flat_array_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_11_V_we0 = grp_flat_fu_1621_flat_array_11_V_we0;
    end else begin
        flat_array_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_12_V_address0 = grp_flat_fu_1621_flat_array_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_12_V_address0 = grp_dense_1_fu_1413_flat_array_12_V_address0;
    end else begin
        flat_array_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_12_V_ce0 = grp_flat_fu_1621_flat_array_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_12_V_ce0 = grp_dense_1_fu_1413_flat_array_12_V_ce0;
    end else begin
        flat_array_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_12_V_ce1 = grp_dense_1_fu_1413_flat_array_12_V_ce1;
    end else begin
        flat_array_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_12_V_we0 = grp_flat_fu_1621_flat_array_12_V_we0;
    end else begin
        flat_array_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_13_V_address0 = grp_flat_fu_1621_flat_array_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_13_V_address0 = grp_dense_1_fu_1413_flat_array_13_V_address0;
    end else begin
        flat_array_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_13_V_ce0 = grp_flat_fu_1621_flat_array_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_13_V_ce0 = grp_dense_1_fu_1413_flat_array_13_V_ce0;
    end else begin
        flat_array_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_13_V_ce1 = grp_dense_1_fu_1413_flat_array_13_V_ce1;
    end else begin
        flat_array_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_13_V_we0 = grp_flat_fu_1621_flat_array_13_V_we0;
    end else begin
        flat_array_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_14_V_address0 = grp_flat_fu_1621_flat_array_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_14_V_address0 = grp_dense_1_fu_1413_flat_array_14_V_address0;
    end else begin
        flat_array_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_14_V_ce0 = grp_flat_fu_1621_flat_array_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_14_V_ce0 = grp_dense_1_fu_1413_flat_array_14_V_ce0;
    end else begin
        flat_array_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_14_V_ce1 = grp_dense_1_fu_1413_flat_array_14_V_ce1;
    end else begin
        flat_array_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_14_V_we0 = grp_flat_fu_1621_flat_array_14_V_we0;
    end else begin
        flat_array_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_15_V_address0 = grp_flat_fu_1621_flat_array_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_15_V_address0 = grp_dense_1_fu_1413_flat_array_15_V_address0;
    end else begin
        flat_array_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_15_V_ce0 = grp_flat_fu_1621_flat_array_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_15_V_ce0 = grp_dense_1_fu_1413_flat_array_15_V_ce0;
    end else begin
        flat_array_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_15_V_ce1 = grp_dense_1_fu_1413_flat_array_15_V_ce1;
    end else begin
        flat_array_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_15_V_we0 = grp_flat_fu_1621_flat_array_15_V_we0;
    end else begin
        flat_array_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_16_V_address0 = grp_flat_fu_1621_flat_array_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_16_V_address0 = grp_dense_1_fu_1413_flat_array_16_V_address0;
    end else begin
        flat_array_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_16_V_ce0 = grp_flat_fu_1621_flat_array_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_16_V_ce0 = grp_dense_1_fu_1413_flat_array_16_V_ce0;
    end else begin
        flat_array_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_16_V_ce1 = grp_dense_1_fu_1413_flat_array_16_V_ce1;
    end else begin
        flat_array_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_16_V_we0 = grp_flat_fu_1621_flat_array_16_V_we0;
    end else begin
        flat_array_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_17_V_address0 = grp_flat_fu_1621_flat_array_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_17_V_address0 = grp_dense_1_fu_1413_flat_array_17_V_address0;
    end else begin
        flat_array_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_17_V_ce0 = grp_flat_fu_1621_flat_array_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_17_V_ce0 = grp_dense_1_fu_1413_flat_array_17_V_ce0;
    end else begin
        flat_array_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_17_V_ce1 = grp_dense_1_fu_1413_flat_array_17_V_ce1;
    end else begin
        flat_array_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_17_V_we0 = grp_flat_fu_1621_flat_array_17_V_we0;
    end else begin
        flat_array_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_18_V_address0 = grp_flat_fu_1621_flat_array_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_18_V_address0 = grp_dense_1_fu_1413_flat_array_18_V_address0;
    end else begin
        flat_array_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_18_V_ce0 = grp_flat_fu_1621_flat_array_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_18_V_ce0 = grp_dense_1_fu_1413_flat_array_18_V_ce0;
    end else begin
        flat_array_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_18_V_ce1 = grp_dense_1_fu_1413_flat_array_18_V_ce1;
    end else begin
        flat_array_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_18_V_we0 = grp_flat_fu_1621_flat_array_18_V_we0;
    end else begin
        flat_array_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_19_V_address0 = grp_flat_fu_1621_flat_array_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_19_V_address0 = grp_dense_1_fu_1413_flat_array_19_V_address0;
    end else begin
        flat_array_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_19_V_ce0 = grp_flat_fu_1621_flat_array_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_19_V_ce0 = grp_dense_1_fu_1413_flat_array_19_V_ce0;
    end else begin
        flat_array_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_19_V_ce1 = grp_dense_1_fu_1413_flat_array_19_V_ce1;
    end else begin
        flat_array_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_19_V_we0 = grp_flat_fu_1621_flat_array_19_V_we0;
    end else begin
        flat_array_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_1_V_address0 = grp_flat_fu_1621_flat_array_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_1_V_address0 = grp_dense_1_fu_1413_flat_array_1_V_address0;
    end else begin
        flat_array_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_1_V_ce0 = grp_flat_fu_1621_flat_array_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_1_V_ce0 = grp_dense_1_fu_1413_flat_array_1_V_ce0;
    end else begin
        flat_array_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_1_V_ce1 = grp_dense_1_fu_1413_flat_array_1_V_ce1;
    end else begin
        flat_array_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_1_V_we0 = grp_flat_fu_1621_flat_array_1_V_we0;
    end else begin
        flat_array_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_20_V_address0 = grp_flat_fu_1621_flat_array_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_20_V_address0 = grp_dense_1_fu_1413_flat_array_20_V_address0;
    end else begin
        flat_array_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_20_V_ce0 = grp_flat_fu_1621_flat_array_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_20_V_ce0 = grp_dense_1_fu_1413_flat_array_20_V_ce0;
    end else begin
        flat_array_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_20_V_ce1 = grp_dense_1_fu_1413_flat_array_20_V_ce1;
    end else begin
        flat_array_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_20_V_we0 = grp_flat_fu_1621_flat_array_20_V_we0;
    end else begin
        flat_array_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_21_V_address0 = grp_flat_fu_1621_flat_array_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_21_V_address0 = grp_dense_1_fu_1413_flat_array_21_V_address0;
    end else begin
        flat_array_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_21_V_ce0 = grp_flat_fu_1621_flat_array_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_21_V_ce0 = grp_dense_1_fu_1413_flat_array_21_V_ce0;
    end else begin
        flat_array_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_21_V_ce1 = grp_dense_1_fu_1413_flat_array_21_V_ce1;
    end else begin
        flat_array_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_21_V_we0 = grp_flat_fu_1621_flat_array_21_V_we0;
    end else begin
        flat_array_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_22_V_address0 = grp_flat_fu_1621_flat_array_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_22_V_address0 = grp_dense_1_fu_1413_flat_array_22_V_address0;
    end else begin
        flat_array_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_22_V_ce0 = grp_flat_fu_1621_flat_array_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_22_V_ce0 = grp_dense_1_fu_1413_flat_array_22_V_ce0;
    end else begin
        flat_array_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_22_V_ce1 = grp_dense_1_fu_1413_flat_array_22_V_ce1;
    end else begin
        flat_array_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_22_V_we0 = grp_flat_fu_1621_flat_array_22_V_we0;
    end else begin
        flat_array_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_23_V_address0 = grp_flat_fu_1621_flat_array_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_23_V_address0 = grp_dense_1_fu_1413_flat_array_23_V_address0;
    end else begin
        flat_array_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_23_V_ce0 = grp_flat_fu_1621_flat_array_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_23_V_ce0 = grp_dense_1_fu_1413_flat_array_23_V_ce0;
    end else begin
        flat_array_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_23_V_ce1 = grp_dense_1_fu_1413_flat_array_23_V_ce1;
    end else begin
        flat_array_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_23_V_we0 = grp_flat_fu_1621_flat_array_23_V_we0;
    end else begin
        flat_array_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_24_V_address0 = grp_flat_fu_1621_flat_array_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_24_V_address0 = grp_dense_1_fu_1413_flat_array_24_V_address0;
    end else begin
        flat_array_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_24_V_ce0 = grp_flat_fu_1621_flat_array_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_24_V_ce0 = grp_dense_1_fu_1413_flat_array_24_V_ce0;
    end else begin
        flat_array_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_24_V_ce1 = grp_dense_1_fu_1413_flat_array_24_V_ce1;
    end else begin
        flat_array_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_24_V_we0 = grp_flat_fu_1621_flat_array_24_V_we0;
    end else begin
        flat_array_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_25_V_address0 = grp_flat_fu_1621_flat_array_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_25_V_address0 = grp_dense_1_fu_1413_flat_array_25_V_address0;
    end else begin
        flat_array_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_25_V_ce0 = grp_flat_fu_1621_flat_array_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_25_V_ce0 = grp_dense_1_fu_1413_flat_array_25_V_ce0;
    end else begin
        flat_array_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_25_V_ce1 = grp_dense_1_fu_1413_flat_array_25_V_ce1;
    end else begin
        flat_array_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_25_V_we0 = grp_flat_fu_1621_flat_array_25_V_we0;
    end else begin
        flat_array_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_26_V_address0 = grp_flat_fu_1621_flat_array_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_26_V_address0 = grp_dense_1_fu_1413_flat_array_26_V_address0;
    end else begin
        flat_array_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_26_V_ce0 = grp_flat_fu_1621_flat_array_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_26_V_ce0 = grp_dense_1_fu_1413_flat_array_26_V_ce0;
    end else begin
        flat_array_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_26_V_ce1 = grp_dense_1_fu_1413_flat_array_26_V_ce1;
    end else begin
        flat_array_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_26_V_we0 = grp_flat_fu_1621_flat_array_26_V_we0;
    end else begin
        flat_array_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_27_V_address0 = grp_flat_fu_1621_flat_array_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_27_V_address0 = grp_dense_1_fu_1413_flat_array_27_V_address0;
    end else begin
        flat_array_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_27_V_ce0 = grp_flat_fu_1621_flat_array_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_27_V_ce0 = grp_dense_1_fu_1413_flat_array_27_V_ce0;
    end else begin
        flat_array_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_27_V_ce1 = grp_dense_1_fu_1413_flat_array_27_V_ce1;
    end else begin
        flat_array_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_27_V_we0 = grp_flat_fu_1621_flat_array_27_V_we0;
    end else begin
        flat_array_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_28_V_address0 = grp_flat_fu_1621_flat_array_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_28_V_address0 = grp_dense_1_fu_1413_flat_array_28_V_address0;
    end else begin
        flat_array_28_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_28_V_ce0 = grp_flat_fu_1621_flat_array_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_28_V_ce0 = grp_dense_1_fu_1413_flat_array_28_V_ce0;
    end else begin
        flat_array_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_28_V_ce1 = grp_dense_1_fu_1413_flat_array_28_V_ce1;
    end else begin
        flat_array_28_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_28_V_we0 = grp_flat_fu_1621_flat_array_28_V_we0;
    end else begin
        flat_array_28_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_29_V_address0 = grp_flat_fu_1621_flat_array_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_29_V_address0 = grp_dense_1_fu_1413_flat_array_29_V_address0;
    end else begin
        flat_array_29_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_29_V_ce0 = grp_flat_fu_1621_flat_array_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_29_V_ce0 = grp_dense_1_fu_1413_flat_array_29_V_ce0;
    end else begin
        flat_array_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_29_V_ce1 = grp_dense_1_fu_1413_flat_array_29_V_ce1;
    end else begin
        flat_array_29_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_29_V_we0 = grp_flat_fu_1621_flat_array_29_V_we0;
    end else begin
        flat_array_29_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_2_V_address0 = grp_flat_fu_1621_flat_array_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_2_V_address0 = grp_dense_1_fu_1413_flat_array_2_V_address0;
    end else begin
        flat_array_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_2_V_ce0 = grp_flat_fu_1621_flat_array_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_2_V_ce0 = grp_dense_1_fu_1413_flat_array_2_V_ce0;
    end else begin
        flat_array_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_2_V_ce1 = grp_dense_1_fu_1413_flat_array_2_V_ce1;
    end else begin
        flat_array_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_2_V_we0 = grp_flat_fu_1621_flat_array_2_V_we0;
    end else begin
        flat_array_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_30_V_address0 = grp_flat_fu_1621_flat_array_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_30_V_address0 = grp_dense_1_fu_1413_flat_array_30_V_address0;
    end else begin
        flat_array_30_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_30_V_ce0 = grp_flat_fu_1621_flat_array_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_30_V_ce0 = grp_dense_1_fu_1413_flat_array_30_V_ce0;
    end else begin
        flat_array_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_30_V_ce1 = grp_dense_1_fu_1413_flat_array_30_V_ce1;
    end else begin
        flat_array_30_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_30_V_we0 = grp_flat_fu_1621_flat_array_30_V_we0;
    end else begin
        flat_array_30_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_31_V_address0 = grp_flat_fu_1621_flat_array_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_31_V_address0 = grp_dense_1_fu_1413_flat_array_31_V_address0;
    end else begin
        flat_array_31_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_31_V_ce0 = grp_flat_fu_1621_flat_array_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_31_V_ce0 = grp_dense_1_fu_1413_flat_array_31_V_ce0;
    end else begin
        flat_array_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_31_V_ce1 = grp_dense_1_fu_1413_flat_array_31_V_ce1;
    end else begin
        flat_array_31_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_31_V_we0 = grp_flat_fu_1621_flat_array_31_V_we0;
    end else begin
        flat_array_31_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_32_V_address0 = grp_flat_fu_1621_flat_array_32_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_32_V_address0 = grp_dense_1_fu_1413_flat_array_32_V_address0;
    end else begin
        flat_array_32_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_32_V_ce0 = grp_flat_fu_1621_flat_array_32_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_32_V_ce0 = grp_dense_1_fu_1413_flat_array_32_V_ce0;
    end else begin
        flat_array_32_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_32_V_ce1 = grp_dense_1_fu_1413_flat_array_32_V_ce1;
    end else begin
        flat_array_32_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_32_V_we0 = grp_flat_fu_1621_flat_array_32_V_we0;
    end else begin
        flat_array_32_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_33_V_address0 = grp_flat_fu_1621_flat_array_33_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_33_V_address0 = grp_dense_1_fu_1413_flat_array_33_V_address0;
    end else begin
        flat_array_33_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_33_V_ce0 = grp_flat_fu_1621_flat_array_33_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_33_V_ce0 = grp_dense_1_fu_1413_flat_array_33_V_ce0;
    end else begin
        flat_array_33_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_33_V_ce1 = grp_dense_1_fu_1413_flat_array_33_V_ce1;
    end else begin
        flat_array_33_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_33_V_we0 = grp_flat_fu_1621_flat_array_33_V_we0;
    end else begin
        flat_array_33_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_34_V_address0 = grp_flat_fu_1621_flat_array_34_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_34_V_address0 = grp_dense_1_fu_1413_flat_array_34_V_address0;
    end else begin
        flat_array_34_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_34_V_ce0 = grp_flat_fu_1621_flat_array_34_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_34_V_ce0 = grp_dense_1_fu_1413_flat_array_34_V_ce0;
    end else begin
        flat_array_34_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_34_V_ce1 = grp_dense_1_fu_1413_flat_array_34_V_ce1;
    end else begin
        flat_array_34_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_34_V_we0 = grp_flat_fu_1621_flat_array_34_V_we0;
    end else begin
        flat_array_34_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_35_V_address0 = grp_flat_fu_1621_flat_array_35_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_35_V_address0 = grp_dense_1_fu_1413_flat_array_35_V_address0;
    end else begin
        flat_array_35_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_35_V_ce0 = grp_flat_fu_1621_flat_array_35_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_35_V_ce0 = grp_dense_1_fu_1413_flat_array_35_V_ce0;
    end else begin
        flat_array_35_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_35_V_ce1 = grp_dense_1_fu_1413_flat_array_35_V_ce1;
    end else begin
        flat_array_35_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_35_V_we0 = grp_flat_fu_1621_flat_array_35_V_we0;
    end else begin
        flat_array_35_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_36_V_address0 = grp_flat_fu_1621_flat_array_36_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_36_V_address0 = grp_dense_1_fu_1413_flat_array_36_V_address0;
    end else begin
        flat_array_36_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_36_V_ce0 = grp_flat_fu_1621_flat_array_36_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_36_V_ce0 = grp_dense_1_fu_1413_flat_array_36_V_ce0;
    end else begin
        flat_array_36_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_36_V_ce1 = grp_dense_1_fu_1413_flat_array_36_V_ce1;
    end else begin
        flat_array_36_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_36_V_we0 = grp_flat_fu_1621_flat_array_36_V_we0;
    end else begin
        flat_array_36_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_37_V_address0 = grp_flat_fu_1621_flat_array_37_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_37_V_address0 = grp_dense_1_fu_1413_flat_array_37_V_address0;
    end else begin
        flat_array_37_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_37_V_ce0 = grp_flat_fu_1621_flat_array_37_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_37_V_ce0 = grp_dense_1_fu_1413_flat_array_37_V_ce0;
    end else begin
        flat_array_37_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_37_V_ce1 = grp_dense_1_fu_1413_flat_array_37_V_ce1;
    end else begin
        flat_array_37_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_37_V_we0 = grp_flat_fu_1621_flat_array_37_V_we0;
    end else begin
        flat_array_37_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_38_V_address0 = grp_flat_fu_1621_flat_array_38_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_38_V_address0 = grp_dense_1_fu_1413_flat_array_38_V_address0;
    end else begin
        flat_array_38_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_38_V_ce0 = grp_flat_fu_1621_flat_array_38_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_38_V_ce0 = grp_dense_1_fu_1413_flat_array_38_V_ce0;
    end else begin
        flat_array_38_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_38_V_ce1 = grp_dense_1_fu_1413_flat_array_38_V_ce1;
    end else begin
        flat_array_38_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_38_V_we0 = grp_flat_fu_1621_flat_array_38_V_we0;
    end else begin
        flat_array_38_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_39_V_address0 = grp_flat_fu_1621_flat_array_39_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_39_V_address0 = grp_dense_1_fu_1413_flat_array_39_V_address0;
    end else begin
        flat_array_39_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_39_V_ce0 = grp_flat_fu_1621_flat_array_39_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_39_V_ce0 = grp_dense_1_fu_1413_flat_array_39_V_ce0;
    end else begin
        flat_array_39_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_39_V_ce1 = grp_dense_1_fu_1413_flat_array_39_V_ce1;
    end else begin
        flat_array_39_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_39_V_we0 = grp_flat_fu_1621_flat_array_39_V_we0;
    end else begin
        flat_array_39_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_3_V_address0 = grp_flat_fu_1621_flat_array_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_3_V_address0 = grp_dense_1_fu_1413_flat_array_3_V_address0;
    end else begin
        flat_array_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_3_V_ce0 = grp_flat_fu_1621_flat_array_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_3_V_ce0 = grp_dense_1_fu_1413_flat_array_3_V_ce0;
    end else begin
        flat_array_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_3_V_ce1 = grp_dense_1_fu_1413_flat_array_3_V_ce1;
    end else begin
        flat_array_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_3_V_we0 = grp_flat_fu_1621_flat_array_3_V_we0;
    end else begin
        flat_array_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_40_V_address0 = grp_flat_fu_1621_flat_array_40_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_40_V_address0 = grp_dense_1_fu_1413_flat_array_40_V_address0;
    end else begin
        flat_array_40_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_40_V_ce0 = grp_flat_fu_1621_flat_array_40_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_40_V_ce0 = grp_dense_1_fu_1413_flat_array_40_V_ce0;
    end else begin
        flat_array_40_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_40_V_ce1 = grp_dense_1_fu_1413_flat_array_40_V_ce1;
    end else begin
        flat_array_40_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_40_V_we0 = grp_flat_fu_1621_flat_array_40_V_we0;
    end else begin
        flat_array_40_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_41_V_address0 = grp_flat_fu_1621_flat_array_41_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_41_V_address0 = grp_dense_1_fu_1413_flat_array_41_V_address0;
    end else begin
        flat_array_41_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_41_V_ce0 = grp_flat_fu_1621_flat_array_41_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_41_V_ce0 = grp_dense_1_fu_1413_flat_array_41_V_ce0;
    end else begin
        flat_array_41_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_41_V_ce1 = grp_dense_1_fu_1413_flat_array_41_V_ce1;
    end else begin
        flat_array_41_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_41_V_we0 = grp_flat_fu_1621_flat_array_41_V_we0;
    end else begin
        flat_array_41_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_42_V_address0 = grp_flat_fu_1621_flat_array_42_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_42_V_address0 = grp_dense_1_fu_1413_flat_array_42_V_address0;
    end else begin
        flat_array_42_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_42_V_ce0 = grp_flat_fu_1621_flat_array_42_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_42_V_ce0 = grp_dense_1_fu_1413_flat_array_42_V_ce0;
    end else begin
        flat_array_42_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_42_V_ce1 = grp_dense_1_fu_1413_flat_array_42_V_ce1;
    end else begin
        flat_array_42_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_42_V_we0 = grp_flat_fu_1621_flat_array_42_V_we0;
    end else begin
        flat_array_42_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_43_V_address0 = grp_flat_fu_1621_flat_array_43_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_43_V_address0 = grp_dense_1_fu_1413_flat_array_43_V_address0;
    end else begin
        flat_array_43_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_43_V_ce0 = grp_flat_fu_1621_flat_array_43_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_43_V_ce0 = grp_dense_1_fu_1413_flat_array_43_V_ce0;
    end else begin
        flat_array_43_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_43_V_ce1 = grp_dense_1_fu_1413_flat_array_43_V_ce1;
    end else begin
        flat_array_43_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_43_V_we0 = grp_flat_fu_1621_flat_array_43_V_we0;
    end else begin
        flat_array_43_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_44_V_address0 = grp_flat_fu_1621_flat_array_44_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_44_V_address0 = grp_dense_1_fu_1413_flat_array_44_V_address0;
    end else begin
        flat_array_44_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_44_V_ce0 = grp_flat_fu_1621_flat_array_44_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_44_V_ce0 = grp_dense_1_fu_1413_flat_array_44_V_ce0;
    end else begin
        flat_array_44_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_44_V_ce1 = grp_dense_1_fu_1413_flat_array_44_V_ce1;
    end else begin
        flat_array_44_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_44_V_we0 = grp_flat_fu_1621_flat_array_44_V_we0;
    end else begin
        flat_array_44_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_45_V_address0 = grp_flat_fu_1621_flat_array_45_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_45_V_address0 = grp_dense_1_fu_1413_flat_array_45_V_address0;
    end else begin
        flat_array_45_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_45_V_ce0 = grp_flat_fu_1621_flat_array_45_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_45_V_ce0 = grp_dense_1_fu_1413_flat_array_45_V_ce0;
    end else begin
        flat_array_45_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_45_V_ce1 = grp_dense_1_fu_1413_flat_array_45_V_ce1;
    end else begin
        flat_array_45_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_45_V_we0 = grp_flat_fu_1621_flat_array_45_V_we0;
    end else begin
        flat_array_45_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_46_V_address0 = grp_flat_fu_1621_flat_array_46_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_46_V_address0 = grp_dense_1_fu_1413_flat_array_46_V_address0;
    end else begin
        flat_array_46_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_46_V_ce0 = grp_flat_fu_1621_flat_array_46_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_46_V_ce0 = grp_dense_1_fu_1413_flat_array_46_V_ce0;
    end else begin
        flat_array_46_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_46_V_ce1 = grp_dense_1_fu_1413_flat_array_46_V_ce1;
    end else begin
        flat_array_46_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_46_V_we0 = grp_flat_fu_1621_flat_array_46_V_we0;
    end else begin
        flat_array_46_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_47_V_address0 = grp_flat_fu_1621_flat_array_47_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_47_V_address0 = grp_dense_1_fu_1413_flat_array_47_V_address0;
    end else begin
        flat_array_47_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_47_V_ce0 = grp_flat_fu_1621_flat_array_47_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_47_V_ce0 = grp_dense_1_fu_1413_flat_array_47_V_ce0;
    end else begin
        flat_array_47_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_47_V_ce1 = grp_dense_1_fu_1413_flat_array_47_V_ce1;
    end else begin
        flat_array_47_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_47_V_we0 = grp_flat_fu_1621_flat_array_47_V_we0;
    end else begin
        flat_array_47_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_48_V_address0 = grp_flat_fu_1621_flat_array_48_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_48_V_address0 = grp_dense_1_fu_1413_flat_array_48_V_address0;
    end else begin
        flat_array_48_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_48_V_ce0 = grp_flat_fu_1621_flat_array_48_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_48_V_ce0 = grp_dense_1_fu_1413_flat_array_48_V_ce0;
    end else begin
        flat_array_48_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_48_V_ce1 = grp_dense_1_fu_1413_flat_array_48_V_ce1;
    end else begin
        flat_array_48_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_48_V_we0 = grp_flat_fu_1621_flat_array_48_V_we0;
    end else begin
        flat_array_48_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_49_V_address0 = grp_flat_fu_1621_flat_array_49_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_49_V_address0 = grp_dense_1_fu_1413_flat_array_49_V_address0;
    end else begin
        flat_array_49_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_49_V_ce0 = grp_flat_fu_1621_flat_array_49_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_49_V_ce0 = grp_dense_1_fu_1413_flat_array_49_V_ce0;
    end else begin
        flat_array_49_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_49_V_ce1 = grp_dense_1_fu_1413_flat_array_49_V_ce1;
    end else begin
        flat_array_49_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_49_V_we0 = grp_flat_fu_1621_flat_array_49_V_we0;
    end else begin
        flat_array_49_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_4_V_address0 = grp_flat_fu_1621_flat_array_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_4_V_address0 = grp_dense_1_fu_1413_flat_array_4_V_address0;
    end else begin
        flat_array_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_4_V_ce0 = grp_flat_fu_1621_flat_array_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_4_V_ce0 = grp_dense_1_fu_1413_flat_array_4_V_ce0;
    end else begin
        flat_array_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_4_V_ce1 = grp_dense_1_fu_1413_flat_array_4_V_ce1;
    end else begin
        flat_array_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_4_V_we0 = grp_flat_fu_1621_flat_array_4_V_we0;
    end else begin
        flat_array_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_5_V_address0 = grp_flat_fu_1621_flat_array_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_5_V_address0 = grp_dense_1_fu_1413_flat_array_5_V_address0;
    end else begin
        flat_array_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_5_V_ce0 = grp_flat_fu_1621_flat_array_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_5_V_ce0 = grp_dense_1_fu_1413_flat_array_5_V_ce0;
    end else begin
        flat_array_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_5_V_ce1 = grp_dense_1_fu_1413_flat_array_5_V_ce1;
    end else begin
        flat_array_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_5_V_we0 = grp_flat_fu_1621_flat_array_5_V_we0;
    end else begin
        flat_array_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_6_V_address0 = grp_flat_fu_1621_flat_array_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_6_V_address0 = grp_dense_1_fu_1413_flat_array_6_V_address0;
    end else begin
        flat_array_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_6_V_ce0 = grp_flat_fu_1621_flat_array_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_6_V_ce0 = grp_dense_1_fu_1413_flat_array_6_V_ce0;
    end else begin
        flat_array_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_6_V_ce1 = grp_dense_1_fu_1413_flat_array_6_V_ce1;
    end else begin
        flat_array_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_6_V_we0 = grp_flat_fu_1621_flat_array_6_V_we0;
    end else begin
        flat_array_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_7_V_address0 = grp_flat_fu_1621_flat_array_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_7_V_address0 = grp_dense_1_fu_1413_flat_array_7_V_address0;
    end else begin
        flat_array_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_7_V_ce0 = grp_flat_fu_1621_flat_array_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_7_V_ce0 = grp_dense_1_fu_1413_flat_array_7_V_ce0;
    end else begin
        flat_array_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_7_V_ce1 = grp_dense_1_fu_1413_flat_array_7_V_ce1;
    end else begin
        flat_array_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_7_V_we0 = grp_flat_fu_1621_flat_array_7_V_we0;
    end else begin
        flat_array_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_8_V_address0 = grp_flat_fu_1621_flat_array_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_8_V_address0 = grp_dense_1_fu_1413_flat_array_8_V_address0;
    end else begin
        flat_array_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_8_V_ce0 = grp_flat_fu_1621_flat_array_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_8_V_ce0 = grp_dense_1_fu_1413_flat_array_8_V_ce0;
    end else begin
        flat_array_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_8_V_ce1 = grp_dense_1_fu_1413_flat_array_8_V_ce1;
    end else begin
        flat_array_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_8_V_we0 = grp_flat_fu_1621_flat_array_8_V_we0;
    end else begin
        flat_array_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_9_V_address0 = grp_flat_fu_1621_flat_array_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_9_V_address0 = grp_dense_1_fu_1413_flat_array_9_V_address0;
    end else begin
        flat_array_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_9_V_ce0 = grp_flat_fu_1621_flat_array_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_9_V_ce0 = grp_dense_1_fu_1413_flat_array_9_V_ce0;
    end else begin
        flat_array_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_9_V_ce1 = grp_dense_1_fu_1413_flat_array_9_V_ce1;
    end else begin
        flat_array_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        flat_array_9_V_we0 = grp_flat_fu_1621_flat_array_9_V_we0;
    end else begin
        flat_array_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_0_V_address0 = grp_conv_2_fu_1471_input_0_V_address0;
    end else begin
        max_pool_1_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_0_V_ce0 = grp_conv_2_fu_1471_input_0_V_ce0;
    end else begin
        max_pool_1_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_0_V_ce1 = grp_conv_2_fu_1471_input_0_V_ce1;
    end else begin
        max_pool_1_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_V_d0 = grp_max_pool_1_fu_1604_max_pool_out_0_V_d0;
    end else begin
        max_pool_1_out_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd1))) begin
        max_pool_1_out_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_0_V_we0;
    end else begin
        max_pool_1_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_1_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_1_V_address0 = grp_conv_2_fu_1471_input_1_V_address0;
    end else begin
        max_pool_1_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_1_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_1_V_ce0 = grp_conv_2_fu_1471_input_1_V_ce0;
    end else begin
        max_pool_1_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_1_V_ce1 = grp_conv_2_fu_1471_input_1_V_ce1;
    end else begin
        max_pool_1_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_1_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_1_V_we0;
    end else begin
        max_pool_1_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_2_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_2_V_address0 = grp_conv_2_fu_1471_input_2_V_address0;
    end else begin
        max_pool_1_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_2_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_2_V_ce0 = grp_conv_2_fu_1471_input_2_V_ce0;
    end else begin
        max_pool_1_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_2_V_ce1 = grp_conv_2_fu_1471_input_2_V_ce1;
    end else begin
        max_pool_1_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_2_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_2_V_we0;
    end else begin
        max_pool_1_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_3_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_3_V_address0 = grp_conv_2_fu_1471_input_3_V_address0;
    end else begin
        max_pool_1_out_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_3_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_3_V_ce0 = grp_conv_2_fu_1471_input_3_V_ce0;
    end else begin
        max_pool_1_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_3_V_ce1 = grp_conv_2_fu_1471_input_3_V_ce1;
    end else begin
        max_pool_1_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_3_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_3_V_we0;
    end else begin
        max_pool_1_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_4_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_4_V_address0 = grp_conv_2_fu_1471_input_4_V_address0;
    end else begin
        max_pool_1_out_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_4_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_4_V_ce0 = grp_conv_2_fu_1471_input_4_V_ce0;
    end else begin
        max_pool_1_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_4_V_ce1 = grp_conv_2_fu_1471_input_4_V_ce1;
    end else begin
        max_pool_1_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_4_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_4_V_we0;
    end else begin
        max_pool_1_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_5_V_address0 = grp_max_pool_1_fu_1604_max_pool_out_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_5_V_address0 = grp_conv_2_fu_1471_input_5_V_address0;
    end else begin
        max_pool_1_out_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_5_V_ce0 = grp_max_pool_1_fu_1604_max_pool_out_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_5_V_ce0 = grp_conv_2_fu_1471_input_5_V_ce0;
    end else begin
        max_pool_1_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_5_V_ce1 = grp_conv_2_fu_1471_input_5_V_ce1;
    end else begin
        max_pool_1_out_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_5_V_we0 = grp_max_pool_1_fu_1604_max_pool_out_5_V_we0;
    end else begin
        max_pool_1_out_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_2_out_V_address0 = grp_flat_fu_1621_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_1615_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_2_out_V_ce0 = grp_flat_fu_1621_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_1615_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_1615_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd1))) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_1615_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_address0 = zext_ln70_fu_2557_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        prediction_V_address0 = grp_soft_max_fu_1592_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        prediction_V_ce0 = grp_soft_max_fu_1592_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        prediction_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        prediction_V_d0 = grp_soft_max_fu_1592_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln9_fu_2239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        prediction_V_we0 = grp_soft_max_fu_1592_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        prediction_output_EN_A = 1'b1;
    end else begin
        prediction_output_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        prediction_output_WEN_A = 4'd15;
    end else begin
        prediction_output_WEN_A = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1680_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln25_fu_1730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_conv_1_fu_1380_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_max_pool_1_fu_1604_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_conv_2_fu_1471_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_max_pool_2_fu_1615_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_flat_fu_1621_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_dense_1_fu_1413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln9_fu_2239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln13_fu_2259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln41_fu_2432_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln46_fu_2452_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_soft_max_fu_1592_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln69_fu_2545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1813_p2 = (12'd1075 - zext_ln461_fu_1773_p1);

assign a_fu_2680_p2 = (icmp_ln947_fu_2642_p2 & icmp_ln947_1_fu_2674_p2);

assign add_ln1116_5_fu_2499_p2 = (add_ln1116_fu_2493_p2 + zext_ln46_reg_3414);

assign add_ln1116_fu_2493_p2 = (zext_ln1116_56_fu_2489_p1 + zext_ln1116_fu_2477_p1);

assign add_ln1117_fu_2301_p2 = (sub_ln1117_fu_2295_p2 + zext_ln13_reg_3367);

assign add_ln203_fu_2409_p2 = ($signed(sext_ln703_fu_2399_p1) + $signed(trunc_ln703_fu_2395_p1));

assign add_ln28_fu_2033_p2 = (ix_in_1_reg_1278 + 10'd1);

assign add_ln581_fu_1825_p2 = ($signed(12'd4088) + $signed(F2_fu_1813_p2));

assign add_ln703_6_fu_2538_p2 = ($signed(sext_ln1265_1_fu_2534_p1) + $signed(p_Val2_23_reg_1346));

assign add_ln703_fu_2403_p2 = ($signed(p_Val2_18_reg_1312) + $signed(sext_ln1265_fu_2391_p1));

assign add_ln949_fu_2700_p2 = ($signed(14'd16360) + $signed(trunc_ln944_fu_2622_p1));

assign add_ln958_fu_2747_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_3480));

assign add_ln964_fu_2816_p2 = (select_ln964_fu_2803_p3 + sub_ln964_fu_2811_p2);

assign and_ln581_fu_1918_p2 = (xor_ln582_fu_1912_p2 & icmp_ln581_fu_1819_p2);

assign and_ln582_fu_1892_p2 = (xor_ln571_fu_1886_p2 & icmp_ln582_fu_1845_p2);

assign and_ln585_1_fu_1987_p2 = (icmp_ln585_reg_3078 & and_ln581_reg_3083);

assign and_ln585_fu_1930_p2 = (xor_ln585_fu_1924_p2 & and_ln581_fu_1918_p2);

assign and_ln603_fu_1956_p2 = (xor_ln581_fu_1950_p2 & icmp_ln603_fu_1861_p2);

assign and_ln949_fu_2714_p2 = (xor_ln949_fu_2694_p2 & p_Result_27_fu_2706_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln586_fu_1969_p2 = $signed(man_V_2_reg_3063) >>> zext_ln586_fu_1965_p1;

assign bitcast_ln696_fu_1867_p1 = cnn_input_load_reg_3057;

assign bitcast_ln739_fu_2841_p1 = p_Result_33_fu_2829_p5;

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln27_1_fu_1742_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign d_fu_2438_p2 = (d_0_i_reg_1335 + 4'd1);

assign dense_2_bias_V_address0 = zext_ln14_reg_3361;

assign dense_2_weights_V_address0 = sext_ln1117_fu_2306_p1;

assign dense_out_bias_V_address0 = zext_ln48_reg_3408;

assign dense_out_weights_V_address0 = zext_ln1116_57_fu_2504_p1;

assign exp_tmp_V_fu_1763_p4 = {{ireg_V_fu_1747_p1[62:52]}};

assign f_fu_2458_p2 = (f_0_i_reg_1358 + 5'd1);

assign grp_conv_1_fu_1380_ap_start = grp_conv_1_fu_1380_ap_start_reg;

assign grp_conv_2_fu_1471_ap_start = grp_conv_2_fu_1471_ap_start_reg;

assign grp_dense_1_fu_1413_ap_start = grp_dense_1_fu_1413_ap_start_reg;

assign grp_flat_fu_1621_ap_start = grp_flat_fu_1621_ap_start_reg;

assign grp_fu_2853_p2 = {{p_Val2_18_reg_1312}, {8'd0}};

assign grp_fu_2862_p0 = grp_fu_2862_p00;

assign grp_fu_2862_p00 = dense_2_out_V_q0;

assign grp_fu_2862_p2 = {{p_Val2_23_reg_1346}, {8'd0}};

assign grp_max_pool_1_fu_1604_ap_start = grp_max_pool_1_fu_1604_ap_start_reg;

assign grp_max_pool_2_fu_1615_ap_start = grp_max_pool_2_fu_1615_ap_start_reg;

assign grp_soft_max_fu_1592_ap_start = grp_soft_max_fu_1592_ap_start_reg;

assign i_1_fu_2245_p2 = (i_0_i_reg_1301 + 5'd1);

assign i_2_fu_2551_p2 = (i24_0_reg_1369 + 4'd1);

assign i_fu_1686_p2 = (i_0_reg_1267 + 5'd1);

assign icmp_ln13_fu_2259_p2 = ((j_0_i_reg_1324 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1680_p2 = ((i_0_reg_1267 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1730_p2 = ((j_0_reg_1289 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_2432_p2 = ((d_0_i_reg_1335 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2452_p2 = ((f_0_i_reg_1358 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1807_p2 = ((trunc_ln556_fu_1751_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_1819_p2 = (($signed(F2_fu_1813_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_1845_p2 = ((F2_fu_1813_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1855_p2 = ((sh_amt_fu_1837_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_1861_p2 = ((sh_amt_fu_1837_p3 < 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_2545_p2 = ((i24_0_reg_1369 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_2562_p2 = ((prediction_V_q0 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_2674_p2 = ((p_Result_s_fu_2668_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_2642_p2 = (($signed(tmp_45_fu_2632_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_2734_p2 = (($signed(lsb_index_fu_2626_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2239_p2 = ((i_0_i_reg_1301 == 5'd30) ? 1'b1 : 1'b0);

assign ireg_V_fu_1747_p1 = grp_fu_1676_p1;

assign ix_in_fu_1692_p2 = (ix_in_0_reg_1255 + 10'd28);

assign j_1_fu_1736_p2 = (j_0_reg_1289 + 5'd1);

assign j_fu_2265_p2 = (j_0_i_reg_1324 + 6'd1);


always @ (p_Result_32_fu_2600_p3) begin
    if (p_Result_32_fu_2600_p3[0] == 1'b1) begin
        l_fu_2608_p3 = 32'd0;
    end else if (p_Result_32_fu_2600_p3[1] == 1'b1) begin
        l_fu_2608_p3 = 32'd1;
    end else if (p_Result_32_fu_2600_p3[2] == 1'b1) begin
        l_fu_2608_p3 = 32'd2;
    end else if (p_Result_32_fu_2600_p3[3] == 1'b1) begin
        l_fu_2608_p3 = 32'd3;
    end else if (p_Result_32_fu_2600_p3[4] == 1'b1) begin
        l_fu_2608_p3 = 32'd4;
    end else if (p_Result_32_fu_2600_p3[5] == 1'b1) begin
        l_fu_2608_p3 = 32'd5;
    end else if (p_Result_32_fu_2600_p3[6] == 1'b1) begin
        l_fu_2608_p3 = 32'd6;
    end else if (p_Result_32_fu_2600_p3[7] == 1'b1) begin
        l_fu_2608_p3 = 32'd7;
    end else if (p_Result_32_fu_2600_p3[8] == 1'b1) begin
        l_fu_2608_p3 = 32'd8;
    end else if (p_Result_32_fu_2600_p3[9] == 1'b1) begin
        l_fu_2608_p3 = 32'd9;
    end else if (p_Result_32_fu_2600_p3[10] == 1'b1) begin
        l_fu_2608_p3 = 32'd10;
    end else if (p_Result_32_fu_2600_p3[11] == 1'b1) begin
        l_fu_2608_p3 = 32'd11;
    end else if (p_Result_32_fu_2600_p3[12] == 1'b1) begin
        l_fu_2608_p3 = 32'd12;
    end else if (p_Result_32_fu_2600_p3[13] == 1'b1) begin
        l_fu_2608_p3 = 32'd13;
    end else if (p_Result_32_fu_2600_p3[14] == 1'b1) begin
        l_fu_2608_p3 = 32'd14;
    end else if (p_Result_32_fu_2600_p3[15] == 1'b1) begin
        l_fu_2608_p3 = 32'd15;
    end else if (p_Result_32_fu_2600_p3[16] == 1'b1) begin
        l_fu_2608_p3 = 32'd16;
    end else if (p_Result_32_fu_2600_p3[17] == 1'b1) begin
        l_fu_2608_p3 = 32'd17;
    end else if (p_Result_32_fu_2600_p3[18] == 1'b1) begin
        l_fu_2608_p3 = 32'd18;
    end else if (p_Result_32_fu_2600_p3[19] == 1'b1) begin
        l_fu_2608_p3 = 32'd19;
    end else if (p_Result_32_fu_2600_p3[20] == 1'b1) begin
        l_fu_2608_p3 = 32'd20;
    end else if (p_Result_32_fu_2600_p3[21] == 1'b1) begin
        l_fu_2608_p3 = 32'd21;
    end else if (p_Result_32_fu_2600_p3[22] == 1'b1) begin
        l_fu_2608_p3 = 32'd22;
    end else if (p_Result_32_fu_2600_p3[23] == 1'b1) begin
        l_fu_2608_p3 = 32'd23;
    end else if (p_Result_32_fu_2600_p3[24] == 1'b1) begin
        l_fu_2608_p3 = 32'd24;
    end else if (p_Result_32_fu_2600_p3[25] == 1'b1) begin
        l_fu_2608_p3 = 32'd25;
    end else if (p_Result_32_fu_2600_p3[26] == 1'b1) begin
        l_fu_2608_p3 = 32'd26;
    end else if (p_Result_32_fu_2600_p3[27] == 1'b1) begin
        l_fu_2608_p3 = 32'd27;
    end else if (p_Result_32_fu_2600_p3[28] == 1'b1) begin
        l_fu_2608_p3 = 32'd28;
    end else if (p_Result_32_fu_2600_p3[29] == 1'b1) begin
        l_fu_2608_p3 = 32'd29;
    end else if (p_Result_32_fu_2600_p3[30] == 1'b1) begin
        l_fu_2608_p3 = 32'd30;
    end else if (p_Result_32_fu_2600_p3[31] == 1'b1) begin
        l_fu_2608_p3 = 32'd31;
    end else begin
        l_fu_2608_p3 = 32'd32;
    end
end

assign lsb_index_fu_2626_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_2616_p2));

assign lshr_ln947_fu_2662_p2 = 14'd16383 >> zext_ln947_fu_2658_p1;

assign lshr_ln958_fu_2752_p2 = m_fu_2744_p1 >> add_ln958_fu_2747_p2;

assign m_11_fu_2791_p1 = m_s_fu_2781_p4;

assign m_7_fu_2769_p3 = ((icmp_ln958_reg_3491[0:0] === 1'b1) ? lshr_ln958_fu_2752_p2 : shl_ln958_fu_2763_p2);

assign m_8_fu_2776_p2 = (m_7_fu_2769_p3 + or_ln_reg_3486);

assign m_fu_2744_p1 = tmp_V_8_reg_3475;

assign m_s_fu_2781_p4 = {{m_8_fu_2776_p2[31:1]}};

assign man_V_1_fu_1793_p2 = (54'd0 - p_Result_30_fu_1789_p1);

assign man_V_2_fu_1799_p3 = ((p_Result_29_fu_1755_p3[0:0] === 1'b1) ? man_V_1_fu_1793_p2 : p_Result_30_fu_1789_p1);

assign or_ln581_fu_1944_p2 = (or_ln582_fu_1906_p2 | icmp_ln581_fu_1819_p2);

assign or_ln582_fu_1906_p2 = (icmp_ln582_fu_1845_p2 | icmp_ln571_fu_1807_p2);

assign or_ln949_fu_2720_p2 = (and_ln949_fu_2714_p2 | a_fu_2680_p2);

assign or_ln_fu_2726_p3 = {{31'd0}, {or_ln949_fu_2720_p2}};

integer ap_tvar_int_0;

always @ (tmp_V_8_fu_2582_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_13_fu_2590_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_13_fu_2590_p4[ap_tvar_int_0] = tmp_V_8_fu_2582_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_Result_27_fu_2706_p3 = tmp_V_8_fu_2582_p3[add_ln949_fu_2700_p2];

assign p_Result_29_fu_1755_p3 = ireg_V_fu_1747_p1[32'd63];

assign p_Result_30_fu_1789_p1 = tmp_fu_1781_p3;

assign p_Result_31_fu_2568_p3 = prediction_V_q0[32'd13];

assign p_Result_32_fu_2600_p3 = {{18'd262143}, {p_Result_13_fu_2590_p4}};

assign p_Result_33_fu_2829_p5 = {{tmp_s_fu_2822_p3}, {m_11_fu_2791_p1[22:0]}};

assign p_Result_s_fu_2668_p2 = (tmp_V_8_fu_2582_p3 & lshr_ln947_fu_2662_p2);

assign prediction_output_Addr_A = prediction_output_Addr_A_orig << 32'd2;

assign prediction_output_Addr_A_orig = zext_ln70_reg_3455;

assign prediction_output_Clk_A = ap_clk;

assign prediction_output_Din_A = ((icmp_ln935_reg_3465[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_2841_p1);

assign prediction_output_Rst_A = ap_rst_n_inv;

assign select_ln19_fu_2423_p3 = ((tmp_43_fu_2415_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_2409_p2);

assign select_ln582_fu_1898_p3 = ((and_ln582_fu_1892_p2[0:0] === 1'b1) ? trunc_ln583_fu_1851_p1 : 14'd0);

assign select_ln585_1_fu_1991_p3 = ((and_ln585_1_fu_1987_p2[0:0] === 1'b1) ? trunc_ln586_fu_1974_p1 : select_ln585_reg_3088);

assign select_ln585_fu_1936_p3 = ((and_ln585_fu_1930_p2[0:0] === 1'b1) ? select_ln588_fu_1878_p3 : select_ln582_fu_1898_p3);

assign select_ln588_fu_1878_p3 = ((tmp_42_fu_1870_p3[0:0] === 1'b1) ? 14'd16383 : 14'd0);

assign select_ln603_fu_1998_p3 = ((and_ln603_reg_3093[0:0] === 1'b1) ? shl_ln604_fu_1982_p2 : select_ln585_1_fu_1991_p3);

assign select_ln964_fu_2803_p3 = ((tmp_47_fu_2795_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_2306_p1 = $signed(add_ln1117_fu_2301_p2);

assign sext_ln1265_1_fu_2534_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_2391_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_2391_p1 = sext_ln1265_fu_2391_p0;

assign sext_ln581_fu_1962_p1 = sh_amt_reg_3068;

assign sext_ln581cast_fu_1978_p1 = sext_ln581_fu_1962_p1[13:0];

assign sext_ln703_fu_2399_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_2399_p1 = sext_ln703_fu_2399_p0;

assign sh_amt_fu_1837_p3 = ((icmp_ln581_fu_1819_p2[0:0] === 1'b1) ? add_ln581_fu_1825_p2 : sub_ln581_fu_1831_p2);

assign shl_ln604_fu_1982_p2 = trunc_ln583_reg_3073 << sext_ln581cast_fu_1978_p1;

assign shl_ln958_fu_2763_p2 = m_fu_2744_p1 << sub_ln958_fu_2758_p2;

assign sub_ln1117_fu_2295_p2 = (zext_ln1117_fu_2279_p1 - zext_ln1117_111_fu_2291_p1);

assign sub_ln581_fu_1831_p2 = (12'd8 - F2_fu_1813_p2);

assign sub_ln944_fu_2616_p2 = (32'd14 - l_fu_2608_p3);

assign sub_ln947_fu_2652_p2 = (4'd7 - trunc_ln947_fu_2648_p1);

assign sub_ln958_fu_2758_p2 = (32'd25 - sub_ln944_reg_3480);

assign sub_ln964_fu_2811_p2 = (8'd6 - trunc_ln943_reg_3496);

assign tmp_199_fu_2271_p3 = {{j_0_i_reg_1324}, {5'd0}};

assign tmp_200_fu_2283_p3 = {{j_0_i_reg_1324}, {1'd0}};

assign tmp_201_fu_2469_p3 = {{f_0_i_reg_1358}, {3'd0}};

assign tmp_202_fu_2481_p3 = {{f_0_i_reg_1358}, {1'd0}};

assign tmp_42_fu_1870_p3 = bitcast_ln696_fu_1867_p1[32'd31];

assign tmp_43_fu_2415_p3 = add_ln703_fu_2403_p2[32'd13];

assign tmp_45_fu_2632_p4 = {{lsb_index_fu_2626_p2[31:1]}};

assign tmp_46_fu_2686_p3 = lsb_index_fu_2626_p2[32'd31];

assign tmp_47_fu_2795_p3 = m_8_fu_2776_p2[32'd25];

assign tmp_V_8_fu_2582_p3 = ((p_Result_31_fu_2568_p3[0:0] === 1'b1) ? tmp_V_fu_2576_p2 : prediction_V_q0);

assign tmp_V_fu_2576_p2 = (14'd0 - prediction_V_q0);

assign tmp_fu_1781_p3 = {{1'd1}, {trunc_ln565_fu_1777_p1}};

assign tmp_s_fu_2822_p3 = {{p_Result_31_reg_3470}, {add_ln964_fu_2816_p2}};

assign trunc_ln556_fu_1751_p1 = ireg_V_fu_1747_p1[62:0];

assign trunc_ln565_fu_1777_p1 = ireg_V_fu_1747_p1[51:0];

assign trunc_ln583_fu_1851_p1 = man_V_2_fu_1799_p3[13:0];

assign trunc_ln586_fu_1974_p1 = ashr_ln586_fu_1969_p2[13:0];

assign trunc_ln703_fu_2395_p1 = p_Val2_18_reg_1312[12:0];

assign trunc_ln943_fu_2740_p1 = l_fu_2608_p3[7:0];

assign trunc_ln944_fu_2622_p1 = sub_ln944_fu_2616_p2[13:0];

assign trunc_ln947_fu_2648_p1 = sub_ln944_fu_2616_p2[3:0];

assign xor_ln571_fu_1886_p2 = (icmp_ln571_fu_1807_p2 ^ 1'd1);

assign xor_ln581_fu_1950_p2 = (or_ln581_fu_1944_p2 ^ 1'd1);

assign xor_ln582_fu_1912_p2 = (or_ln582_fu_1906_p2 ^ 1'd1);

assign xor_ln585_fu_1924_p2 = (icmp_ln585_fu_1855_p2 ^ 1'd1);

assign xor_ln949_fu_2694_p2 = (tmp_46_fu_2686_p3 ^ 1'd1);

assign zext_ln1116_56_fu_2489_p1 = tmp_202_fu_2481_p3;

assign zext_ln1116_57_fu_2504_p1 = add_ln1116_5_fu_2499_p2;

assign zext_ln1116_fu_2477_p1 = tmp_201_fu_2469_p3;

assign zext_ln1117_111_fu_2291_p1 = tmp_200_fu_2283_p3;

assign zext_ln1117_fu_2279_p1 = tmp_199_fu_2271_p3;

assign zext_ln13_fu_2255_p1 = i_0_i_reg_1301;

assign zext_ln14_fu_2251_p1 = i_0_i_reg_1301;

assign zext_ln27_1_fu_1742_p1 = ix_in_1_reg_1278;

assign zext_ln27_fu_1698_p1 = i_0_reg_1267;

assign zext_ln461_fu_1773_p1 = exp_tmp_V_fu_1763_p4;

assign zext_ln46_fu_2448_p1 = d_0_i_reg_1335;

assign zext_ln48_1_fu_2464_p1 = f_0_i_reg_1358;

assign zext_ln48_fu_2444_p1 = d_0_i_reg_1335;

assign zext_ln586_fu_1965_p1 = $unsigned(sext_ln581_fu_1962_p1);

assign zext_ln70_fu_2557_p1 = i24_0_reg_1369;

assign zext_ln947_fu_2658_p1 = sub_ln947_fu_2652_p2;

always @ (posedge ap_clk) begin
    zext_ln14_reg_3361[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_3367[11:5] <= 7'b0000000;
    zext_ln48_reg_3408[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_reg_3414[8:4] <= 5'b00000;
    zext_ln70_reg_3455[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_3486[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
