module alu(input wire[1:0]a,input wire[1:0]b,input wire sel,output reg [1:0]result);
always@(*)
begin case(Sel)
1'b0:result =a+b;
1'b1:result =a-b;
default:result =2'b00;
endcase
end
endmodule
