// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_1_20_address0,
        A_1_20_ce0,
        A_1_20_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [11:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [11:0] A_1_20_address0;
output   A_1_20_ce0;
input  [23:0] A_1_20_q0;
output  [11:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [11:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_152_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_499;
wire   [63:0] zext_ln35_fu_178_p1;
reg   [63:0] zext_ln35_reg_503;
reg  signed [23:0] A_1_load_reg_530;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_66;
wire   [23:0] select_ln35_7_fu_467_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_70;
wire   [6:0] add_ln32_fu_183_p2;
reg   [6:0] ap_sig_allocacmp_j_2;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_1_20_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
wire   [3:0] lshr_ln1_fu_160_p4;
wire   [11:0] tmp_151_fu_170_p3;
wire  signed [23:0] sext_ln35_fu_197_p0;
wire  signed [23:0] add_ln35_fu_204_p1;
wire  signed [24:0] sext_ln35_1_fu_201_p1;
wire  signed [24:0] sext_ln35_fu_197_p1;
wire   [24:0] add_ln35_1_fu_209_p2;
wire   [23:0] add_ln35_fu_204_p2;
wire   [0:0] tmp_181_fu_215_p3;
wire   [0:0] tmp_182_fu_223_p3;
wire   [0:0] xor_ln35_fu_231_p2;
wire   [0:0] and_ln35_fu_237_p2;
wire   [0:0] xor_ln35_1_fu_243_p2;
wire   [23:0] select_ln35_fu_249_p3;
wire  signed [23:0] select_ln35_1_fu_257_p3;
wire  signed [23:0] sext_ln35_3_fu_269_p0;
wire  signed [23:0] add_ln35_2_fu_273_p0;
wire  signed [24:0] sext_ln35_2_fu_265_p1;
wire  signed [24:0] sext_ln35_3_fu_269_p1;
wire   [24:0] add_ln35_3_fu_279_p2;
wire   [23:0] add_ln35_2_fu_273_p2;
wire   [0:0] tmp_183_fu_285_p3;
wire   [0:0] tmp_184_fu_293_p3;
wire   [0:0] xor_ln35_2_fu_301_p2;
wire   [0:0] and_ln35_1_fu_307_p2;
wire   [0:0] xor_ln35_3_fu_313_p2;
wire   [23:0] select_ln35_2_fu_319_p3;
wire  signed [23:0] select_ln35_3_fu_327_p3;
wire  signed [23:0] sext_ln35_5_fu_339_p0;
wire  signed [23:0] add_ln35_4_fu_343_p0;
wire  signed [24:0] sext_ln35_4_fu_335_p1;
wire  signed [24:0] sext_ln35_5_fu_339_p1;
wire   [24:0] add_ln35_5_fu_349_p2;
wire   [23:0] add_ln35_4_fu_343_p2;
wire   [0:0] tmp_185_fu_355_p3;
wire   [0:0] tmp_186_fu_363_p3;
wire   [0:0] xor_ln35_4_fu_371_p2;
wire   [0:0] and_ln35_2_fu_377_p2;
wire   [0:0] xor_ln35_5_fu_383_p2;
wire   [23:0] select_ln35_4_fu_389_p3;
wire  signed [23:0] select_ln35_5_fu_397_p3;
wire  signed [23:0] sext_ln35_7_fu_409_p0;
wire  signed [23:0] add_ln35_6_fu_413_p0;
wire  signed [24:0] sext_ln35_6_fu_405_p1;
wire  signed [24:0] sext_ln35_7_fu_409_p1;
wire   [24:0] add_ln35_7_fu_419_p2;
wire   [23:0] add_ln35_6_fu_413_p2;
wire   [0:0] tmp_187_fu_425_p3;
wire   [0:0] tmp_188_fu_433_p3;
wire   [0:0] xor_ln35_6_fu_441_p2;
wire   [0:0] and_ln35_3_fu_447_p2;
wire   [0:0] xor_ln35_7_fu_453_p2;
wire   [23:0] select_ln35_6_fu_459_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_66 = 24'd0;
#0 j_fu_70 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_fu_66 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_66 <= select_ln35_7_fu_467_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_152_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_70 <= add_ln32_fu_183_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_70 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_load_reg_530 <= A_1_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_499 <= ap_sig_allocacmp_j_2[32'd6];
        zext_ln35_reg_503[11 : 0] <= zext_ln35_fu_178_p1[11 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_20_ce0_local = 1'b1;
    end else begin
        A_1_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_152_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_70;
    end
end

always @ (*) begin
    if (((tmp_reg_499 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_1_20_address0 = zext_ln35_reg_503;

assign A_1_20_ce0 = A_1_20_ce0_local;

assign A_1_address0 = zext_ln35_fu_178_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln35_reg_503;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln35_reg_503;

assign A_3_ce0 = A_3_ce0_local;

assign add_ln32_fu_183_p2 = (ap_sig_allocacmp_j_2 + 7'd4);

assign add_ln35_1_fu_209_p2 = ($signed(sext_ln35_1_fu_201_p1) + $signed(sext_ln35_fu_197_p1));

assign add_ln35_2_fu_273_p0 = A_1_20_q0;

assign add_ln35_2_fu_273_p2 = ($signed(add_ln35_2_fu_273_p0) + $signed(select_ln35_1_fu_257_p3));

assign add_ln35_3_fu_279_p2 = ($signed(sext_ln35_2_fu_265_p1) + $signed(sext_ln35_3_fu_269_p1));

assign add_ln35_4_fu_343_p0 = A_2_q0;

assign add_ln35_4_fu_343_p2 = ($signed(add_ln35_4_fu_343_p0) + $signed(select_ln35_3_fu_327_p3));

assign add_ln35_5_fu_349_p2 = ($signed(sext_ln35_4_fu_335_p1) + $signed(sext_ln35_5_fu_339_p1));

assign add_ln35_6_fu_413_p0 = A_3_q0;

assign add_ln35_6_fu_413_p2 = ($signed(add_ln35_6_fu_413_p0) + $signed(select_ln35_5_fu_397_p3));

assign add_ln35_7_fu_419_p2 = ($signed(sext_ln35_6_fu_405_p1) + $signed(sext_ln35_7_fu_409_p1));

assign add_ln35_fu_204_p1 = empty_fu_66;

assign add_ln35_fu_204_p2 = ($signed(A_1_load_reg_530) + $signed(add_ln35_fu_204_p1));

assign and_ln35_1_fu_307_p2 = (xor_ln35_2_fu_301_p2 & tmp_184_fu_293_p3);

assign and_ln35_2_fu_377_p2 = (xor_ln35_4_fu_371_p2 & tmp_186_fu_363_p3);

assign and_ln35_3_fu_447_p2 = (xor_ln35_6_fu_441_p2 & tmp_188_fu_433_p3);

assign and_ln35_fu_237_p2 = (xor_ln35_fu_231_p2 & tmp_182_fu_223_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln1_fu_160_p4 = {{ap_sig_allocacmp_j_2[5:2]}};

assign p_out = empty_fu_66;

assign select_ln35_1_fu_257_p3 = ((xor_ln35_1_fu_243_p2[0:0] == 1'b1) ? select_ln35_fu_249_p3 : add_ln35_fu_204_p2);

assign select_ln35_2_fu_319_p3 = ((and_ln35_1_fu_307_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln35_3_fu_327_p3 = ((xor_ln35_3_fu_313_p2[0:0] == 1'b1) ? select_ln35_2_fu_319_p3 : add_ln35_2_fu_273_p2);

assign select_ln35_4_fu_389_p3 = ((and_ln35_2_fu_377_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln35_5_fu_397_p3 = ((xor_ln35_5_fu_383_p2[0:0] == 1'b1) ? select_ln35_4_fu_389_p3 : add_ln35_4_fu_343_p2);

assign select_ln35_6_fu_459_p3 = ((and_ln35_3_fu_447_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln35_7_fu_467_p3 = ((xor_ln35_7_fu_453_p2[0:0] == 1'b1) ? select_ln35_6_fu_459_p3 : add_ln35_6_fu_413_p2);

assign select_ln35_fu_249_p3 = ((and_ln35_fu_237_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln35_1_fu_201_p1 = A_1_load_reg_530;

assign sext_ln35_2_fu_265_p1 = select_ln35_1_fu_257_p3;

assign sext_ln35_3_fu_269_p0 = A_1_20_q0;

assign sext_ln35_3_fu_269_p1 = sext_ln35_3_fu_269_p0;

assign sext_ln35_4_fu_335_p1 = select_ln35_3_fu_327_p3;

assign sext_ln35_5_fu_339_p0 = A_2_q0;

assign sext_ln35_5_fu_339_p1 = sext_ln35_5_fu_339_p0;

assign sext_ln35_6_fu_405_p1 = select_ln35_5_fu_397_p3;

assign sext_ln35_7_fu_409_p0 = A_3_q0;

assign sext_ln35_7_fu_409_p1 = sext_ln35_7_fu_409_p0;

assign sext_ln35_fu_197_p0 = empty_fu_66;

assign sext_ln35_fu_197_p1 = sext_ln35_fu_197_p0;

assign tmp_151_fu_170_p3 = {{i_1}, {lshr_ln1_fu_160_p4}};

assign tmp_181_fu_215_p3 = add_ln35_1_fu_209_p2[32'd24];

assign tmp_182_fu_223_p3 = add_ln35_fu_204_p2[32'd23];

assign tmp_183_fu_285_p3 = add_ln35_3_fu_279_p2[32'd24];

assign tmp_184_fu_293_p3 = add_ln35_2_fu_273_p2[32'd23];

assign tmp_185_fu_355_p3 = add_ln35_5_fu_349_p2[32'd24];

assign tmp_186_fu_363_p3 = add_ln35_4_fu_343_p2[32'd23];

assign tmp_187_fu_425_p3 = add_ln35_7_fu_419_p2[32'd24];

assign tmp_188_fu_433_p3 = add_ln35_6_fu_413_p2[32'd23];

assign tmp_fu_152_p3 = ap_sig_allocacmp_j_2[32'd6];

assign xor_ln35_1_fu_243_p2 = (tmp_182_fu_223_p3 ^ tmp_181_fu_215_p3);

assign xor_ln35_2_fu_301_p2 = (tmp_183_fu_285_p3 ^ 1'd1);

assign xor_ln35_3_fu_313_p2 = (tmp_184_fu_293_p3 ^ tmp_183_fu_285_p3);

assign xor_ln35_4_fu_371_p2 = (tmp_185_fu_355_p3 ^ 1'd1);

assign xor_ln35_5_fu_383_p2 = (tmp_186_fu_363_p3 ^ tmp_185_fu_355_p3);

assign xor_ln35_6_fu_441_p2 = (tmp_187_fu_425_p3 ^ 1'd1);

assign xor_ln35_7_fu_453_p2 = (tmp_188_fu_433_p3 ^ tmp_187_fu_425_p3);

assign xor_ln35_fu_231_p2 = (tmp_181_fu_215_p3 ^ 1'd1);

assign zext_ln35_fu_178_p1 = tmp_151_fu_170_p3;

always @ (posedge ap_clk) begin
    zext_ln35_reg_503[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4
