<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1548409495">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="design_1_wrapper.drc"/>
  <File Type="BG-BGN" Name="design_1_wrapper.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="design_1_wrapper.sysdef"/>
  <File Type="BITSTR-MMI" Name="design_1_wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="design_1_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="design_1_wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="design_1_wrapper.rbt"/>
  <File Type="BITSTR-MSK" Name="design_1_wrapper.msk"/>
  <File Type="BG-BIN" Name="design_1_wrapper.bin"/>
  <File Type="BG-BIT" Name="design_1_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="design_1_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="design_1_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="design_1_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="design_1_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="design_1_wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="design_1_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="design_1_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="design_1_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="design_1_wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="design_1_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="design_1_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="design_1_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="design_1_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="design_1_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="design_1_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="design_1_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="design_1_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="design_1_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="design_1_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="design_1_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="design_1_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="design_1_wrapper_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="design_1_wrapper_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="design_1_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="design_1_wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="design_1_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="RDI-RDI" Name="design_1_wrapper.vdi"/>
  <File Type="PLACE-TIMING" Name="design_1_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="design_1_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="design_1_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="design_1_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="design_1_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="design_1_wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="design_1_wrapper_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="design_1_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="design_1_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="design_1_wrapper_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="design_1_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="design_1_wrapper.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="design_1_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="design_1_wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="design_1_wrapper_opt.dcp"/>
  <File Type="INIT-TIMING" Name="design_1_wrapper_timing_summary_init.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="design_1_wrapper_postplace_pwropt.dcp"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboAudio/ZyboRTOS/src/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1507650340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/txt/txt_util.vhd">
      <FileInfo>
        <Attr Name="Library" Val="txt"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/txt/txt_util.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/vfixe/vfixe.vhd">
      <FileInfo>
        <Attr Name="Library" Val="vfixe"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/vfixe/vfixe.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/RAM/RAM_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="RAM"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/RAM/RAM_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1512403352"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/RAM/RAM_generic.vhd">
      <FileInfo>
        <Attr Name="Library" Val="RAM"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/RAM/RAM_generic.vhd"/>
        <Attr Name="ImportTime" Val="1510761927"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/vfixe/reduce_pack.vhd">
      <FileInfo>
        <Attr Name="Library" Val="vfixe"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/vfixe/reduce_pack.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/vfixe/reduce_pack_boolean.vhd">
      <FileInfo>
        <Attr Name="Library" Val="vfixe"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/vfixe/reduce_pack_boolean.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/divers/data_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="divers"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/divers/data_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/divers/serie_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="divers"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/divers/serie_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/vecteur_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/vecteur_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1543909505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/img_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/img_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/img_data_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/img_data_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1543909734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/image_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/image_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/volume_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/volume_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/img/m4d_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="img"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/img/m4d_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1510319257"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/io_video/io_video_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/io_video_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1543918229"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/RAM/synth/ram_synth.vhd">
      <FileInfo>
        <Attr Name="Library" Val="RAM"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/RAM/synth/ram_synth.vhd"/>
        <Attr Name="ImportTime" Val="1543931303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/io_video/camera/camera_capture_RGB565_8b_RGB.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/camera/camera_capture_RGB565_8b_RGB.vhd"/>
        <Attr Name="ImportTime" Val="1542033161"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/io_video/stream_processing/stream_RGB_to_memory.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/stream_processing/stream_RGB_to_memory.vhd"/>
        <Attr Name="ImportTime" Val="1512473021"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/io_video/display/display_VGA_memory_read.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/display/display_VGA_memory_read.vhd"/>
        <Attr Name="ImportTime" Val="1512403352"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/io_video/display/display_synchro.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/display/display_synchro.vhd"/>
        <Attr Name="ImportTime" Val="1542096563"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboAudio/ZyboRTOS/src/bd/design_1/hdl/design_1_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1507650340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mem2p_76800_12/mem2p_76800_12.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/RAM/synth/artix/mem2p_76800_12/mem2p_76800_12.xci"/>
        <Attr Name="ImportTime" Val="1543932188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/p-fmr/xph3sei710_Tamancoldi_Silveira/Vivado/conv_CAM/VHDL/io_video/camera/camera_capture_RGB565_8b_RGB.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/camera/camera_capture_RGB565_8b_RGB.vhd"/>
        <Attr Name="ImportTime" Val="1542033161"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/p-fmr/xph3sei710_Tamancoldi_Silveira/Vivado/conv_CAM/VHDL/io_video/io_video_component.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/io_video_component.vhd"/>
        <Attr Name="ImportTime" Val="1543918929"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/p-fmr/xph3sei710_Tamancoldi_Silveira/Vivado/conv_CAM/VHDL/io_video/stream_processing/stream_RGB_to_Lum.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/stream_processing/stream_RGB_to_Lum.vhd"/>
        <Attr Name="ImportTime" Val="1543920663"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/p-fmr/xph3sei710_Tamancoldi_Silveira/Vivado/conv_CAM/VHDL/io_video/boards/Zybo_CAM_VGA_Proc.vhd">
      <FileInfo>
        <Attr Name="Library" Val="io_video"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/io_video/boards/Zybo_CAM_VGA_Proc.vhd"/>
        <Attr Name="ImportTime" Val="1548067352"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/C_Code_only_conv/bias_coeffs.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/C_Code_only_conv/filter_coeffs.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/WEIGHTS_CONV_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/WEIGHTS_CONV_3.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/BIAS_CONV_1.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/BIAS_CONV_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/BIAS_CONV_3.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/PERCEPTRON_WEIGHT.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/PERCEPTRON_BIAS.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/image_in.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.edf">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/mem2p_76800_24/ip/mem2p_76800_24/mem2p_76800_24.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL/RAM/synth/artix/mem2p_76800_24/mem2p_76800_24.xci"/>
        <Attr Name="ImportTime" Val="1543932188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/F_3/F_3.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/F_3/F_3.xci"/>
        <Attr Name="ImportTime" Val="1548363283"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/F_2/F_2.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/F_2/F_2.xci"/>
        <Attr Name="ImportTime" Val="1548363423"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/F_1/F_1.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/F_1/F_1.xci"/>
        <Attr Name="ImportTime" Val="1548363492"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/B_3/B_3.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/B_3/B_3.xci"/>
        <Attr Name="ImportTime" Val="1548363556"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/B_2/B_2.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/B_2/B_2.xci"/>
        <Attr Name="ImportTime" Val="1548363653"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Zynq/Zybo/ZyboTest/ZyboCAMVGAProc/ZyboCAMVGAProc.srcs/sources_1/ip/B_1/B_1.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/image2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/image_in_3.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/image_in_8.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../tp/xph3sei/xph3sei710/Documents/CNN_FPGA_CIFAR10/HLS/CNN_c/include/coe/image_in_7.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/ZYBO_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Zynq/Zybo/ZyboAudio/ZyboRTOS/src/constraints/ZYBO_Master.xdc"/>
        <Attr Name="ImportTime" Val="1507650340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">4</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">14</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design">
      <Option Id="Directive">5</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mem2p_76800_8"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="P_B"/>
  <BlockFileSet Type="BlockSrcs" Name="P_W"/>
  <BlockFileSet Type="BlockSrcs" Name="image_in"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
</GenRun>
