Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 15:46:46 2025
| Host         : DESKTOP-403USDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.481        0.000                      0                  215        0.222        0.000                      0                  215        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.481        0.000                      0                  215        0.222        0.000                      0                  215        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.087ns (33.450%)  route 4.152ns (66.550%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.837    11.310    gen/millesecond_accumulator_0
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431    14.772    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[0]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.792    gen/millesecond_accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.087ns (33.450%)  route 4.152ns (66.550%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.837    11.310    gen/millesecond_accumulator_0
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431    14.772    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.792    gen/millesecond_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.087ns (33.450%)  route 4.152ns (66.550%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.837    11.310    gen/millesecond_accumulator_0
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431    14.772    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.792    gen/millesecond_accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.087ns (33.450%)  route 4.152ns (66.550%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.837    11.310    gen/millesecond_accumulator_0
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431    14.772    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.792    gen/millesecond_accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 2.087ns (33.897%)  route 4.070ns (66.103%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.755    11.228    gen/millesecond_accumulator_0
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    gen/millesecond_accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 2.087ns (33.897%)  route 4.070ns (66.103%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.755    11.228    gen/millesecond_accumulator_0
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    gen/millesecond_accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 2.087ns (33.897%)  route 4.070ns (66.103%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.755    11.228    gen/millesecond_accumulator_0
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    gen/millesecond_accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 2.087ns (33.897%)  route 4.070ns (66.103%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.755    11.228    gen/millesecond_accumulator_0
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[7]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.791    gen/millesecond_accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.087ns (34.342%)  route 3.990ns (65.658%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.675    11.148    gen/millesecond_accumulator_0
    SLICE_X31Y25         FDRE                                         r  gen/millesecond_accumulator_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.428    14.769    gen/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  gen/millesecond_accumulator_reg[12]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.789    gen/millesecond_accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.087ns (34.342%)  route 3.990ns (65.658%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.462     6.052    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.176 r  gen/millesecond_accumulator[3]_i_5/O
                         net (fo=1, routed)           0.000     6.176    gen/millesecond_accumulator[3]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.708 r  gen/millesecond_accumulator_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    gen/millesecond_accumulator_reg[3]_i_1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  gen/millesecond_accumulator0_carry_i_1/O[2]
                         net (fo=2, routed)           1.051     7.997    gen/millesecond_accumulator0_carry_i_1_n_5
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.302     8.299 r  gen/millesecond_accumulator[31]_i_6/O
                         net (fo=1, routed)           0.445     8.744    gen/millesecond_accumulator[31]_i_6_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  gen/millesecond_accumulator[31]_i_4/O
                         net (fo=1, routed)           0.924     9.792    gen/millesecond_accumulator[31]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  gen/millesecond_accumulator[31]_i_2/O
                         net (fo=2, routed)           0.433    10.349    gen/tick/millesecond_accumulator_reg[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.473 r  gen/tick/millesecond_accumulator[31]_i_1/O
                         net (fo=32, routed)          0.675    11.148    gen/millesecond_accumulator_0
    SLICE_X31Y25         FDRE                                         r  gen/millesecond_accumulator_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.428    14.769    gen/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  gen/millesecond_accumulator_reg[13]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.789    gen/millesecond_accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 gen/millesecond_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.268ns (82.020%)  route 0.059ns (17.980%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.436    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gen/millesecond_accumulator_reg[2]/Q
                         net (fo=2, routed)           0.059     1.636    gen/millesecond_accumulator[2]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.763 r  gen/millesecond_accumulator_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.763    gen/millesecond_accumulator_reg[3]_i_1_n_4
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.946    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[3]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    gen/millesecond_accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gen/millesecond_accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.436    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gen/millesecond_accumulator_reg[0]/Q
                         net (fo=2, routed)           0.076     1.654    gen/millesecond_accumulator[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  gen/millesecond_accumulator_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.778    gen/millesecond_accumulator_reg[3]_i_1_n_6
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.946    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    gen/millesecond_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 gen/millesecond_accumulator_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.287ns (83.255%)  route 0.058ns (16.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.436    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gen/millesecond_accumulator_reg[1]/Q
                         net (fo=2, routed)           0.058     1.635    gen/millesecond_accumulator[1]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.781 r  gen/millesecond_accumulator_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.781    gen/millesecond_accumulator_reg[3]_i_1_n_5
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.946    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    gen/millesecond_accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 downbeats/beat_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downbeats/beat_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    downbeats/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  downbeats/beat_idx_reg[2]/Q
                         net (fo=3, routed)           0.172     1.751    downbeats/beat_idx_reg[2]
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.049     1.800 r  downbeats/beat_idx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    downbeats/beat_idx[3]_i_1_n_0
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.823     1.950    downbeats/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y30         FDCE (Hold_fdce_C_D)         0.107     1.545    downbeats/beat_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 downbeats/downbeat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downbeats/downbeat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    downbeats/clk_IBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  downbeats/downbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  downbeats/downbeat_reg/Q
                         net (fo=25, routed)          0.168     1.747    downbeats/downbeat
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.792 r  downbeats/downbeat_i_1/O
                         net (fo=1, routed)           0.000     1.792    downbeats/downbeat_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  downbeats/downbeat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.823     1.950    downbeats/clk_IBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  downbeats/downbeat_reg/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    downbeats/downbeat_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frontend/u_front/u_disp/digit_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontend/u_front/u_disp/digit_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  frontend/u_front/u_disp/digit_timer_reg[8]/Q
                         net (fo=2, routed)           0.120     1.697    frontend/u_front/u_disp/digit_timer[8]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  frontend/u_front/u_disp/digit_timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.805    frontend/u_front/u_disp/digit_timer0_carry__0_n_4
    SLICE_X33Y22         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.946    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[8]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    frontend/u_front/u_disp/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frontend/u_front/u_disp/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontend/u_front/u_disp/digit_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  frontend/u_front/u_disp/digit_timer_reg[4]/Q
                         net (fo=2, routed)           0.120     1.697    frontend/u_front/u_disp/digit_timer[4]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  frontend/u_front/u_disp/digit_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.805    frontend/u_front/u_disp/digit_timer0_carry_n_4
    SLICE_X33Y21         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.820     1.947    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    frontend/u_front/u_disp/digit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frontend/u_front/u_disp/digit_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontend/u_front/u_disp/digit_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.551     1.434    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  frontend/u_front/u_disp/digit_timer_reg[12]/Q
                         net (fo=2, routed)           0.120     1.695    frontend/u_front/u_disp/digit_timer[12]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  frontend/u_front/u_disp/digit_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.803    frontend/u_front/u_disp/digit_timer0_carry__1_n_4
    SLICE_X33Y23         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.944    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[12]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    frontend/u_front/u_disp/digit_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frontend/u_front/u_disp/digit_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontend/u_front/u_disp/digit_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  frontend/u_front/u_disp/digit_timer_reg[16]/Q
                         net (fo=2, routed)           0.120     1.694    frontend/u_front/u_disp/digit_timer[16]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  frontend/u_front/u_disp/digit_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.802    frontend/u_front/u_disp/digit_timer0_carry__2_n_4
    SLICE_X33Y24         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.816     1.943    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  frontend/u_front/u_disp/digit_timer_reg[16]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    frontend/u_front/u_disp/digit_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 downbeats/beat_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downbeats/beat_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    downbeats/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  downbeats/beat_idx_reg[2]/Q
                         net (fo=3, routed)           0.172     1.751    downbeats/beat_idx_reg[2]
    SLICE_X28Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  downbeats/beat_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    downbeats/beat_idx[2]_i_1_n_0
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.823     1.950    downbeats/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  downbeats/beat_idx_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y30         FDCE (Hold_fdce_C_D)         0.092     1.530    downbeats/beat_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y21   adjust_bpm/bpm_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   adjust_bpm/bpm_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   adjust_bpm/bpm_out_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   adjust_bpm/bpm_out_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   adjust_bpm/bpm_out_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   adjust_bpm/bpm_out_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   adjust_bpm/bpm_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   adjust_bpm/bpm_out_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   downbeats/beat_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   adjust_bpm/bpm_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   adjust_bpm/bpm_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   adjust_bpm/bpm_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   adjust_bpm/bpm_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20   adjust_bpm/bpm_out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.877ns  (logic 5.911ns (42.600%)  route 7.965ns (57.400%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.259 r  adjust_bpm/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.728    10.987    adjust_bpm/frontend/u_front/u_fmt/t[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.111 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.990    12.101    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.154    12.255 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.961    15.215    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    18.950 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.950    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.430ns  (logic 5.913ns (44.026%)  route 7.517ns (55.974%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.152    10.287 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.433    10.720    adjust_bpm/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.326    11.046 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979    12.025    adjust_bpm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    12.149 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.818    14.967    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.503 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.503    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.399ns  (logic 5.651ns (42.179%)  route 7.747ns (57.821%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.259 r  adjust_bpm/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.728    10.987    adjust_bpm/frontend/u_front/u_fmt/t[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.111 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.990    12.101    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.124    12.225 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.743    14.968    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.472 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.472    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.340ns  (logic 5.658ns (42.410%)  route 7.683ns (57.590%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.259 r  adjust_bpm/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.728    10.987    adjust_bpm/frontend/u_front/u_fmt/t[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.111 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.991    12.102    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.124    12.226 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.677    14.903    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.414 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.414    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.302ns  (logic 5.904ns (44.387%)  route 7.397ns (55.613%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.259 r  adjust_bpm/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.728    10.987    adjust_bpm/frontend/u_front/u_fmt/t[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.111 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.826    11.937    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.150    12.087 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.557    14.644    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    18.375 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.375    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.298ns  (logic 6.133ns (46.119%)  route 7.165ns (53.881%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 r  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.152    10.287 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.433    10.720    adjust_bpm/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.326    11.046 f  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979    12.025    adjust_bpm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.152    12.177 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.466    14.643    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    18.371 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.371    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.210ns  (logic 5.682ns (43.013%)  route 7.528ns (56.987%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  adjust_bpm/bpm_out_reg[3]/Q
                         net (fo=21, routed)          1.266     6.795    adjust_bpm/Q[3]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_24[0]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.469 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[0]
                         net (fo=1, routed)           0.672     8.364    adjust_bpm/seg_OBUF[6]_inst_i_18_0[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.299     8.663 f  adjust_bpm/seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.282     8.945    adjust_bpm/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           1.066    10.135    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.259 f  adjust_bpm/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.728    10.987    adjust_bpm/frontend/u_front/u_fmt/t[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.111 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.826    11.937    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.124    12.061 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.688    14.749    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.284 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.284    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.699ns  (logic 4.287ns (36.648%)  route 7.412ns (63.352%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.556     5.077    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           0.998     6.593    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.717 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.950     7.667    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.791 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.464    13.255    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.776 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.776    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.284ns (37.925%)  route 7.012ns (62.075%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.556     5.077    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           0.998     6.593    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.717 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.950     7.667    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.791 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.064    12.855    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.374 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.374    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.286ns  (logic 4.273ns (37.864%)  route 7.013ns (62.136%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.556     5.077    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           0.998     6.593    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.717 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.950     7.667    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.791 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.065    12.856    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.363 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.363    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.426ns (58.837%)  route 0.998ns (41.163%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.144     1.705    frontend/u_front/u_disp/digit_select_reg[1]_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.098     1.803 r  frontend/u_front/u_disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.657    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.857 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.450ns (59.745%)  route 0.977ns (40.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.145     1.706    frontend/u_front/u_disp/digit_select_reg[1]_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.098     1.804 r  frontend/u_front/u_disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.636    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.860 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.860    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.508ns (59.894%)  route 1.010ns (40.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.145     1.706    frontend/u_front/u_disp/digit_select_reg[1]_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.102     1.808 r  frontend/u_front/u_disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.865     2.673    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.952 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.952    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.495ns (57.882%)  route 1.088ns (42.118%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.144     1.705    frontend/u_front/u_disp/digit_select_reg[1]_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.101     1.806 r  frontend/u_front/u_disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.750    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.016 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.016    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.540ns (58.885%)  route 1.075ns (41.115%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.552     1.435    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.107     1.706    adjust_bpm/Q[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.307     2.058    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.043     2.101 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.661     2.762    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.050 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.050    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.459ns (55.207%)  route 1.184ns (44.793%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.061     1.663    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.708 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.757    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          1.074     2.876    led_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.081 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.081    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.456ns (55.056%)  route 1.189ns (44.944%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.061     1.663    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.708 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.757    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          1.079     2.881    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.083 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.083    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.443ns (54.293%)  route 1.215ns (45.707%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.550     1.433    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  frontend/u_front/u_disp/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.200     1.774    adjust_bpm/digit_select[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.186     2.005    adjust_bpm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.050 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.879    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.091 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.091    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.464ns (53.716%)  route 1.262ns (46.284%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.061     1.663    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.708 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.757    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          1.151     2.954    led_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.164 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.164    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.490ns (54.530%)  route 1.242ns (45.470%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.552     1.435    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.164     1.599 f  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=5, routed)           0.107     1.706    adjust_bpm/Q[0]
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.751 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.318     2.069    adjust_bpm/sel0[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.114 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.932    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.168 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.168    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/beat_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.605ns (29.660%)  route 3.806ns (70.340%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.283     4.736    gen/tick/SR[0]
    SLICE_X33Y28         LUT3 (Prop_lut3_I2_O)        0.152     4.888 r  gen/tick/beat_tick_i_1/O
                         net (fo=1, routed)           0.523     5.411    gen/tick_n_1
    SLICE_X33Y29         FDRE                                         r  gen/beat_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    gen/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  gen/beat_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 1.453ns (27.018%)  route 3.924ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.924     5.377    adjust_bpm/SR[0]
    SLICE_X34Y21         FDCE                                         f  adjust_bpm/bpm_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    adjust_bpm/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.453ns (27.300%)  route 3.869ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.869     5.322    adjust_bpm/SR[0]
    SLICE_X32Y20         FDCE                                         f  adjust_bpm/bpm_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.453ns (27.300%)  route 3.869ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.869     5.322    adjust_bpm/SR[0]
    SLICE_X32Y20         FDCE                                         f  adjust_bpm/bpm_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.453ns (27.300%)  route 3.869ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.869     5.322    adjust_bpm/SR[0]
    SLICE_X32Y20         FDPE                                         f  adjust_bpm/bpm_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.453ns (27.300%)  route 3.869ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.869     5.322    adjust_bpm/SR[0]
    SLICE_X32Y20         FDPE                                         f  adjust_bpm/bpm_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  adjust_bpm/bpm_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 1.453ns (27.386%)  route 3.852ns (72.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.852     5.305    adjust_bpm/SR[0]
    SLICE_X32Y21         FDPE                                         f  adjust_bpm/bpm_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.433     4.774    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  adjust_bpm/bpm_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 1.453ns (27.386%)  route 3.852ns (72.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.852     5.305    adjust_bpm/SR[0]
    SLICE_X32Y21         FDPE                                         f  adjust_bpm/bpm_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.433     4.774    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  adjust_bpm/bpm_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 1.453ns (27.386%)  route 3.852ns (72.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.852     5.305    adjust_bpm/SR[0]
    SLICE_X32Y21         FDCE                                         f  adjust_bpm/bpm_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.433     4.774    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  adjust_bpm/bpm_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.453ns (28.940%)  route 3.567ns (71.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=64, routed)          3.567     5.020    gen/SR[0]
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    gen/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  gen/millesecond_accumulator_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.221ns (18.876%)  route 0.950ns (81.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.950     1.171    gen/SR[0]
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.944    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.221ns (18.876%)  route 0.950ns (81.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.950     1.171    gen/SR[0]
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.944    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.221ns (18.876%)  route 0.950ns (81.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.950     1.171    gen/SR[0]
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.944    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.221ns (18.876%)  route 0.950ns (81.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.950     1.171    gen/SR[0]
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.944    gen/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gen/millesecond_accumulator_reg[7]/C

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.334ns (28.139%)  route 0.854ns (71.861%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           0.854     1.073    adjust_bpm/bpm_button_down_IBUF
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.118 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     1.118    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.188 r  adjust_bpm/bpm_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.188    adjust_bpm/bpm_out_reg[4]_i_1_n_7
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.948    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.370ns (30.252%)  route 0.854ns (69.748%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           0.854     1.073    adjust_bpm/bpm_button_down_IBUF
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.118 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     1.118    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.224 r  adjust_bpm/bpm_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.224    adjust_bpm/bpm_out_reg[4]_i_1_n_6
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.948    adjust_bpm/clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.221ns (18.031%)  route 1.004ns (81.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          1.004     1.225    gen/SR[0]
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.816     1.943    gen/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.221ns (18.031%)  route 1.004ns (81.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          1.004     1.225    gen/SR[0]
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.816     1.943    gen/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.221ns (18.031%)  route 1.004ns (81.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          1.004     1.225    gen/SR[0]
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.816     1.943    gen/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.221ns (18.031%)  route 1.004ns (81.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=64, routed)          1.004     1.225    gen/SR[0]
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.816     1.943    gen/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  gen/millesecond_accumulator_reg[9]/C





