<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESP API: /home/zoe/Mbed Programs/esp_code/mbed-os/cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm33.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESP API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('core__cm33_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">core_cm33.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__cm33_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2021 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include                        </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header                   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">  #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;   </span><span class="comment">/* disable pedantic warning due to unnamed structs/unions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*  CMSIS CM33 definitions */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a3d7a5b61467ad0538e0f861404d2564c">   68</a></span><span class="preprocessor">#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a70f6db15309ee7e9c35be21963c291c0">   69</a></span><span class="preprocessor">#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen00070" data-start="" data-end="">
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#acebad456e0752e4b06377d8e6fd96069">   70</a></span><span class="preprocessor">#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                     __CM33_CMSIS_VERSION_SUB           )      </span><span class="preprocessor"></span></div>
</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a63ea62503c88acab19fcf3d5743009e3">   73</a></span><span class="preprocessor">#define __CORTEX_M                 (33U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  #if defined (__TARGET_FPU_VFP)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  #if defined (__ARMVFP__)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">  #if defined (__TI_VFP_SUPPORT__)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">  #if defined (__FPU_VFP__)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#include &quot;<a class="code" href="CMSIS__5_2CMSIS_2TARGET__CORTEX__M_2Include_2cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>}</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#ifndef __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#ada772bb9648ecc7c89583fef1012f6e1">  220</a></span><span class="preprocessor">#define __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">  #ifndef __CM33_REV</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">    #define __CM33_REV                0x0000U</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">    #warning &quot;__CM33_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">    #define __VTOR_PRESENT             1U</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">  #define   __I     volatile             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#af63697ed9952cc71e1225efe205f6cd3">  280</a></span><span class="preprocessor">  #define   __I     volatile const       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a7e25d9380f9ef903923964322e71f2f6">  282</a></span><span class="preprocessor">#define     __O     volatile             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#aec43007d9998a0a0e01faede4133d6be">  283</a></span><span class="preprocessor">#define     __IO    volatile             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define     __IM     volatile const      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define     __OM     volatile            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define     __IOM    volatile            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>{</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaca9dfd844e0d35de43eaf94e4df9f13a">  325</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaca9dfd844e0d35de43eaf94e4df9f13a">_reserved0</a>:16;              </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1d535a8399093160329fdd94c83befdf">  326</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1d535a8399093160329fdd94c83befdf">GE</a>:4;                       </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7b16eb18885483d55d036c1bd87c5cfc">  327</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga7b16eb18885483d55d036c1bd87c5cfc">_reserved1</a>:7;               </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabb20620a7afc8c9b92e23124baac16f2">  328</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gabb20620a7afc8c9b92e23124baac16f2">Q</a>:1;                        </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga56c370dfb98561407b5081333936f12b">  329</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga56c370dfb98561407b5081333936f12b">V</a>:1;                        </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae2d17e200ae576c7e299b47193a34003">  330</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae2d17e200ae576c7e299b47193a34003">C</a>:1;                        </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab36b393cd7710d4cb74e9736115aa46c">  331</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gab36b393cd7710d4cb74e9736115aa46c">Z</a>:1;                        </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga409b1fa2e803c1277331934745b3b001">  332</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga409b1fa2e803c1277331934745b3b001">N</a>:1;                        </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad9f872ea7a78c63c668c20d259e38238">  333</a></span>  } b;                                   </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  uint32_t w;                            </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>} <a class="code hl_union" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  338</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  339</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  341</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  342</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  344</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  345</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  347</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  348</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">  350</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  351</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  353</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  354</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  {</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5b075024b1857fe6d1bcb5e2f2cefaf2">  364</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5b075024b1857fe6d1bcb5e2f2cefaf2">ISR</a>:9;                      </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0f1ed74e265f69e6cd1c09fe5a26e6af">  365</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga0f1ed74e265f69e6cd1c09fe5a26e6af">_reserved0</a>:23;              </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gada12e83f32abf3f3f688405bbc723e0a">  366</a></span>  } b;                                   </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  uint32_t w;                            </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>} <a class="code hl_union" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  371</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  372</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>{</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  {</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga957932467ad44db34b3be2da6ec5f1ad">  382</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga957932467ad44db34b3be2da6ec5f1ad">ISR</a>:9;                      </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga10e0a0132f36e642a474a44b28a2e2b1">  383</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga10e0a0132f36e642a474a44b28a2e2b1">_reserved0</a>:7;               </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa1c0d05e9b071b3b43ee107b081c301f">  384</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaa1c0d05e9b071b3b43ee107b081c301f">GE</a>:4;                       </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6ac5fc89ebeb1e642f2daca2e6c52384">  385</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga6ac5fc89ebeb1e642f2daca2e6c52384">_reserved1</a>:4;               </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1f966f457914d713b54a040f61b5636c">  386</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1f966f457914d713b54a040f61b5636c">T</a>:1;                        </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga51d33905af869149983eabc6e2e0763e">  387</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga51d33905af869149983eabc6e2e0763e">IT</a>:2;                       </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafcba43cb867c9cba01c4974433dee811">  388</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gafcba43cb867c9cba01c4974433dee811">Q</a>:1;                        </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae21b0ed23d56e0b36a7abd21a327fc8a">  389</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae21b0ed23d56e0b36a7abd21a327fc8a">V</a>:1;                        </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga27436da7f5c9afe8a905e936c7ea32cd">  390</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga27436da7f5c9afe8a905e936c7ea32cd">C</a>:1;                        </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga154b8880f3ae65700acfde3147205334">  391</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga154b8880f3ae65700acfde3147205334">Z</a>:1;                        </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga25d6ddc16abeef58aa7c01757398466b">  392</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga25d6ddc16abeef58aa7c01757398466b">N</a>:1;                        </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaac64f648811c0a5a735bb8e5de5abb4c">  393</a></span>  } b;                                   </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  uint32_t w;                            </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>} <a class="code hl_union" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  398</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  399</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  401</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  402</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  404</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  405</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  407</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  408</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">  410</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">  411</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">  413</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6dc177aab488851bb3b98cf4b420141a">  414</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  416</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  417</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">  419</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">  420</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  422</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  423</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>{</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  {</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga17fb4de24e31c5bc542151e536535f8b">  433</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga17fb4de24e31c5bc542151e536535f8b">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5e5c7a5c3cda5b6c564034ce5572b5ea">  434</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5e5c7a5c3cda5b6c564034ce5572b5ea">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0e78cdba22e6bf92429401fc6331925a">  435</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga0e78cdba22e6bf92429401fc6331925a">FPCA</a>:1;                     </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga828cbc64965246910c60ffd57149b862">  436</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga828cbc64965246910c60ffd57149b862">SFPA</a>:1;                     </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga03f762096c7a27879ea7369122e5c36a">  437</a></span>    uint32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga03f762096c7a27879ea7369122e5c36a">_reserved1</a>:28;              </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaaf8526d07ec84d272e652b3edbc61520">  438</a></span>  } b;                                   </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  uint32_t w;                            </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>} <a class="code hl_union" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4eb493f7e00c0b286f6663b2554d5f1">  443</a></span><span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  444</a></span><span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">  446</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">  447</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  449</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  450</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  452</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  453</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[16U];              </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>        uint32_t RESERVED0[16U];</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[16U];              </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        uint32_t RSERVED1[16U];</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[16U];              </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>        uint32_t RESERVED2[16U];</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[16U];              </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>        uint32_t RESERVED3[16U];</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[16U];              </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>        uint32_t RESERVED4[16U];</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITNS[16U];              </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>        uint32_t RESERVED5[16U];</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  IPR[496U];              </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>        uint32_t RESERVED6[580U];</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t STIR;                   </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>}  <a class="code hl_struct" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9eebe495e2e48d302211108837a2b3e8">  488</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae4060c4dfcebb08871ca4244176ce752">  489</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>{</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CPUID;                  </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR;                   </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR;                   </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR;                  </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR;                    </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR;                    </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  SHPR[12U];              </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR;                  </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFSR;                   </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFSR;                   </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFSR;                   </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMFAR;                  </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BFAR;                   </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFSR;                   </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_PFR[2U];             </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_DFR;                 </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_ADR;                 </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_MMFR[4U];            </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_ISAR[6U];            </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CLIDR;                  </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CTR;                    </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CCSIDR;                 </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSSELR;                 </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPACR;                  </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NSACR;                  </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>        uint32_t RESERVED3[92U];</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t STIR;                   </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>        uint32_t RESERVED4[15U];</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR0;                  </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR1;                  </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR2;                  </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t ICIALLU;                </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t ICIMVAU;                </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCIMVAC;                </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCISW;                  </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCMVAU;                </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCMVAC;                </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCSW;                  </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCIMVAC;               </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCISW;                 </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t BPIALL;                 </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>} <a class="code hl_struct" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga58686b88f94f789d4e6f429fe1ff58cf">  552</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0932b31faafd47656a03ced75a31d99b">  553</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga104462bd0815391b4044a70bd15d3a71">  555</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad358dfbd04300afc1824329d128b99e8">  556</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf8b3236b08fb8e840efb682645fb0e98">  558</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafae4a1f27a927338ae9dc51a0e146213">  559</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga705f68eaa9afb042ca2407dc4e4629ac">  561</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98e581423ca016680c238c469aba546d">  562</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3c3d9071e574de11fb27ba57034838b1">  564</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  565</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac180386fac3a5701e6060084dacd003a">  568</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  569</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga750d4b52624a46d71356db4ea769573b">  571</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  572</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  574</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gace870429ae27601613da7c6f6e53a18f">  575</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  577</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e40d93efb402763c8c00ddcc56724ff">  578</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae218d9022288f89faf57187c4d542ecd">  580</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  581</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9dbb3358c6167c9c3f85661b90fb2794">  583</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7325b61ea0ec323ef2d5c893b112e546">  584</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbe25e4b333ece1341beb1a740168fdc">  586</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab241827d2a793269d8cd99b9b28c2157">  587</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga021591700b2d6a6e332d932efaece42b">  589</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70404175bcf7f329758829a9888e48c4">  590</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga11cb5b1f9ce167b81f31787a77e575df">  592</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa966600396290808d596fe96e92ca2b5">  593</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga10749d92b9b744094b845c2eb46d4319">  595</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga056d74fd538e5d36d3be1f28d399c877">  596</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gada60c92bf88d6fd21a8f49efa4a127b8">  598</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacb6992e7c7ddc27a370f62878a21ef72">  599</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga403d154200242629e6d2764bfc12a7ec">  601</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  602</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae4f602c7c5c895d5fb687b71b0979fc3">  604</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5533791a4ecf1b9301c883047b3e8396">  605</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac6a55451ddd38bffcff5a211d29cea78">  608</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga75e395ed74042923e8c93edf50f0996c">  609</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">  612</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  613</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec404750ff5ca07f499a3c06b62051ef">  615</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabacedaefeefc73d666bbe59ece904493">  616</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad31dec98fbc0d33ace63cb1f1a927923">  618</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f571f93d3d4a6eac9a3040756d3d951">  619</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2590e227eedb35a41044d8fb7feb9037">  621</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0032bb51f38e103fc34c2a57e59ada6f">  622</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga94e2fc10be4f6065dcb5a7276b40d933">  624</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  625</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">  627</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">  628</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  630</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  631</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaffb2737eca1eac0fc1c282a76a40953c">  633</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">  634</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa30a12e892bb696e61626d71359a9029">  636</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga212c5ab1c1c82c807d30d2307aa8d218">  637</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3bddcec40aeaf3d3a998446100fa0e44">  640</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafb98656644a14342e467505f69a997c9">  641</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga28a2c6524329e68f073b64d4fbfaba39">  643</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  644</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab304f6258ec03bd9a6e7a360515c3cfe">  646</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  647</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3680a15114d7fdc1e25043b881308fe9">  649</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga50a243e317b9a70781b02758d45b05ee">  650</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2a729c850e865d602bbf25852c7d44fe">  653</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7fac248cabee94546aa9530d27217772">  654</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33f0f2a0818b2570f3e00b7e79501448">  656</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">  657</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa1896a99252649cfb96139b56ba87d9b">  659</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">  660</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98372e0d55ce8573350ce36c500e0555">  662</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf7004d71376738038e912def01c31fe8">  663</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  665</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  666</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8d512998bb8cd9333fb7627ddf59bba">  668</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabb9aeac71b3abd8586d0297070f61dcb">  669</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4e4928b864ea10fc24dbbc57d976229">  671</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga68c96ad594af70c007923979085c99e0">  672</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga789e41f45f59a8cd455fd59fa7652e5e">  674</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4cf59b6343ca962c80e1885710da90aa">  675</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2e86fa5b7279235de3a62839e3f147cb">  678</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad72747c81f58f73f0610760529697297">  679</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga39d60110521af453e9ae55f1a29d2ab4">  681</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga504f2af763a6f491acaba1912d5fe702">  682</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafccb0c2b386b439ce03fb25ce3392ffc">  684</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  685</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae71949507636fda388ec11d5c2d30b52">  687</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga056fb6be590857bbc029bed48b21dd79">  688</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  690</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  691</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga685b4564a8760b4506f14ec4307b7251">  693</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf084424fa1f69bea36a1c44899d83d17">  694</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  696</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6095a7acfbad66f52822b1392be88652">  697</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa22551e24a72b65f1e817f7ab462203b">  699</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga677c23749c4d348f30fb471d1223e783">  700</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  702</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  703</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  705</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga122b4f732732010895e438803a29d3cc">  706</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec9ca3b1213c49e2442373445e1697de">  708</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafef530088dc6d6bfc9f1893d52853684">  709</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  711</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0e837241a515d4cbadaaae1faa8e039">  712</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8b71cf4c61803752a41c96deb00d26af">  714</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  715</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga977f5176be2bc8b123873861b38bc02f">  717</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga634c0f69a233475289023ae5cb158fdf">  718</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabab1177d5e9a6ef204b9fd88551b7e53">  720</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  721</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9c27422acd12822bd6854bcdf0890179">  723</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga15864bcf00ceff971f7b8c173673dbbf">  724</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae06f54f5081f01ed3f6824e451ad3656">  726</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3166103b5a5f7931d0df90949c47dfe">  727</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga499ec47414b2f668c32ebb28b5889e2c">  729</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  730</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  732</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  733</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7c856f79a75dcc1d1517b19a67691803">  735</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9147fd4e1b12394ae26eadf900a023a3">  736</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">  739</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga565807b1a3f31891f1f967d0fa30d03f">  740</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  742</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  743</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">  745</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad46716159a3808c9e7da22067d6bec98">  746</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf9a595a3a8e0171473d486b490669165">  749</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33f17b24b05b0405de908ce185bef5c3">  750</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1390a486a538d1bb8e9661b678e88e39">  752</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac0602ef4ef443ef6ccb1f24d6886661a">  753</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga76517c60f54396e7cf075876e8af7a62">  755</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30331822fa13db8ee288173cfbcbbf72">  756</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  758</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2d77850270c5ca96e63e456315609876">  759</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa9c22daf6e72e64259673b55ae095725">  761</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd585d5b620c175f80dd99aecbe42bcf">  762</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga964f0465dfaca775e31db26e50f395d5">  764</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac0a8e6525cd6c610f05d99640b40e6b7">  765</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1cdff62f1f5730c14c809fef9009bfbb">  768</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  769</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf9b4a695a4f8d14a17be613423ef30e1">  771</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8af8c68915f63358325fb4ebc5d7acc1">  772</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  774</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77076fdfa5941327d4d8f0cb99653872">  775</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  777</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2dfce5c289681884651f92377d09380e">  778</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec426f59eb8d75acd48b32953ac154f5">  780</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  781</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4744e87d7f6eddbff803977901d6ad0">  783</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad8fc0d1f80364470e52d3dcf941f38cc">  784</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  786</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  787</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa8fc61d57be3e94db000367f521aa1fc">  790</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d91a0850b4962ad1335b2eadac6777e">  791</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8836da99a7e569d7a5a79ab4eaa85690">  793</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7d2aa508a08a2cab97aa8683c87d125">  794</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  796</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0b3bb3653d904169486e2d4efe4c566">  797</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga769b841a38d4e7b8c5e7e74cf0455754">  799</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  800</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga526d3cebe0e96962941e5e3a729307c2">  802</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafd7f0192bfedbde5d313fe7e637f55f1">  803</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga85ecc14a387d790129e9a3fb1312407a">  805</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8088a459ac3900a43a54f5cd4252484d">  806</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga28219a6a1ae6b6118ffd1682c362c63d">  808</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga96e201c8da2bd76df35e184f31b89f1e">  809</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  812</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gababd60e94756bb33929d5e6f25d8dba3">  813</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab361e54183a378474cb419ae2a55d6f4">  815</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6560d97ed043bc01152a7247bafa3157">  816</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77993da8de35adea7bda6a4475f036ab">  818</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaac5e289211d0a63fe879a9691cb9e1a9">  819</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga13f502fb5ac673df9c287488c40b0c1d">  822</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  823</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad02d3eaf062ac184c18a7889c9b6de57">  825</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacbb931575c07b324ec793775b7c44d05">  826</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaccf82364c6d0ed7206f1084277b7cc61">  828</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3f7384b8a761704655fd45396a305663">  829</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf28fdce48655f0dcefb383aebf26b050">  831</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga609edf8f50bc49adb51ae28bcecefe1f">  832</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef4ec28427f9f88ac70a13ae4e541378">  834</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga200bcf918d57443b5e29e8ce552e4bdf">  835</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  838</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac025b32fd79c75b8d0ca578af1818241">  839</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafb8add9ee956ce7e68254dd17631770c">  841</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  842</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga48465bf3063f7673197c8c77ac5a591e">  844</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">  845</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/* SCB Cache Level ID Register Definitions */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga384f04641b96d74495e023cca27ed72f">  848</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a2124def29e03f85d8ab6b455f5a174">  849</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad723f01984bb639c77acc9529fa35ea8">  851</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  852</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/* SCB Cache Type Register Definitions */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3c7f12bf78e1049eeb477a1d48b144f">  855</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf0303349e35d3777aa3aceae268f1651">  856</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga96ba2dac3d22d7892eabb851c052a286">  858</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga341c1fe0efc63e26a2affebda136da6c">  859</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7692042fbaab5852ca60f6c2d659f724">  861</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  862</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae25b69e6ea66c125f703870adabb0d65">  864</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga634bb0b270954a68757c86c517de948b">  865</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5be00464e6789da9619947d67d2a1529">  867</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62440e20c39b8022279a4a706ef9aa3">  868</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/* SCB Cache Size ID Register Definitions */</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  871</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9089551a75985fa7cf051062ed2d62b9">  872</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  874</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  875</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga379743eea011cede0032ecb7812b51e1">  877</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa77f28cbf94b44c1114a66e05cc43255">  878</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gade432ae0a64858e92fa35c2983fb47a4">  880</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga519ebde5ad64be2098f586bddbc8e898">  881</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  883</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga47d1f01185d7a039334031008386c5a8">  884</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">  886</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae093c4c635dad43845967512fa87173a">  887</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga750388e1509b36d35568a68a7a1e1ff7">  889</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07b3bdffe4c289b9c19c70cf698499da">  890</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8c014c9678bc9072f10459a1e14b973c">  893</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa24e3a6d6960acff3d6949e416046cf0">  894</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70e80783c3bd7b11504c63b052b0c0b9">  896</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  897</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaeb4a916d84d967c1bab8e88800a28984">  900</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  901</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  904</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">  905</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  907</a></span><span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">  908</a></span><span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">  911</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8374e67655ac524284c9bb59eb2efa23">  912</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">  914</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga669e16d98c8ea0e66afb04641971d98c">  915</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">  918</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  919</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">  921</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  922</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>{</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ICTR;                   </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTLR;                  </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPPWR;                  </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>} <a class="code hl_struct" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0777ddf379af50f9ca41d40573bfffc5">  946</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3efa0f5210051464e1034b19fc7b33c7">  947</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>{</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOAD;                   </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VAL;                    </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CALIB;                  </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>} <a class="code hl_struct" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbb65d4a815759649db41df216ed4d60">  971</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1bf3033ecccf200f59baefe15dbb367c">  972</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga24fbc69a5f0b78d67fda2300257baff1">  974</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">  975</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  977</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">  978</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0b48cc1e36d92a92e4bf632890314810">  980</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">  981</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf44d10df359dc5bf5752b0894ae3bad2">  984</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">  985</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3208104c3b019b5de35ae8c21d5c34dd">  988</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafc77b56d568930b49a2474debc75ab45">  989</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  992</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3af0d891fdd99bcc8d8912d37830edb6">  993</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadd0c9cd6641b9f6a0c618e7982954860">  995</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a6a85a87334776f33d77fd147587431">  996</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacae558f6e75a0bed5d826f606d8e695e">  998</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf1e68865c5aece2ad58971225bd3e95e">  999</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>{</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38aa4cefbf90e78da8446e5b3e748656"> 1018</a></span>    __OM  uint8_t    <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga38aa4cefbf90e78da8446e5b3e748656">u8</a>;                 </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabb46ed18c7b375104d7ac3cb0e118dc3"> 1019</a></span>    __OM  uint16_t   <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gabb46ed18c7b375104d7ac3cb0e118dc3">u16</a>;                </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga852ad6737ba5f3409c68e4334bde082a"> 1020</a></span>    __OM  uint32_t   <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga852ad6737ba5f3409c68e4334bde082a">u32</a>;                </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae0b52dbbc7172d60b55d9ed6fa80f499"> 1021</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TER;                    </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPR;                    </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TCR;                    </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>        uint32_t RESERVED3[32U];</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t LAR;                    </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t LSR;                    </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>        uint32_t RESERVED6[4U];</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID4;                   </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID5;                   </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID6;                   </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID7;                   </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID0;                   </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID1;                   </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID2;                   </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID3;                   </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID0;                   </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID1;                   </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID2;                   </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID3;                   </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>} <a class="code hl_struct" href="structITM__Type.html">ITM_Type</a>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafd9ed85f36233685f182cc249621e025"> 1050</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1051</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1053</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1054</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7abe5e590d1611599df87a1884a352e8"> 1057</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga168e089d882df325a387aab3a802a46b"> 1058</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1061</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1062</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1064</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac014c7345304ed245b642eb9d6e9a302"> 1065</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1067</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gade862cf009827f7f6748fc44c541b067"> 1068</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1070</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1071</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad74ca6140644b572eadbf21e870d24b9"> 1073</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga724f0560593042670b49e2f9a6483b6f"> 1074</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7a380f0c8078f6560051406583ecd6a5"> 1076</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga97476cb65bab16a328b35f81fd02010a"> 1077</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1079</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1080</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa93a1147a39fc63980d299231252a30e"> 1082</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac89b74a78701c25b442105d7fe2bbefb"> 1083</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5aa381845f810114ab519b90753922a1"> 1085</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1086</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1088</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1089</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabfae3e570edc8759597311ed6dfb478e"> 1092</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1093</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span> </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1095</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1096</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1098</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1099</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> <span class="comment">/* end of group CMSIS_ITM */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>{</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CYCCNT;                 </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPICNT;                 </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EXCCNT;                 </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEEPCNT;               </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LSUCNT;                 </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOLDCNT;                </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PCSR;                   </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP0;                  </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION0;              </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP1;                  </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>        uint32_t RESERVED3[1U];</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION1;              </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP2;                  </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION2;              </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP3;                  </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>        uint32_t RESERVED7[1U];</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION3;              </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP4;                  </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>        uint32_t RESERVED9[1U];</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION4;              </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>        uint32_t RESERVED10[1U];</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP5;                  </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>        uint32_t RESERVED11[1U];</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION5;              </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>        uint32_t RESERVED12[1U];</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP6;                  </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>        uint32_t RESERVED13[1U];</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION6;              </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>        uint32_t RESERVED14[1U];</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP7;                  </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>        uint32_t RESERVED15[1U];</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION7;              </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>        uint32_t RESERVED16[1U];</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP8;                  </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>        uint32_t RESERVED17[1U];</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION8;              </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>        uint32_t RESERVED18[1U];</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP9;                  </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>        uint32_t RESERVED19[1U];</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION9;              </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>        uint32_t RESERVED20[1U];</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP10;                 </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>        uint32_t RESERVED21[1U];</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION10;             </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>        uint32_t RESERVED22[1U];</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP11;                 </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>        uint32_t RESERVED23[1U];</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION11;             </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>        uint32_t RESERVED24[1U];</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP12;                 </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>        uint32_t RESERVED25[1U];</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION12;             </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>        uint32_t RESERVED26[1U];</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP13;                 </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>        uint32_t RESERVED27[1U];</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION13;             </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>        uint32_t RESERVED28[1U];</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP14;                 </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>        uint32_t RESERVED29[1U];</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION14;             </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>        uint32_t RESERVED30[1U];</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP15;                 </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>        uint32_t RESERVED31[1U];</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION15;             </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>        uint32_t RESERVED32[934U];</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t LSR;                    </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        uint32_t RESERVED33[1U];</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>} <a class="code hl_struct" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1194</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1195</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1197</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1198</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad997b9026715d5609b5a3b144eca42d0"> 1200</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacc7d15edf7a27147c422099ab475953e"> 1201</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga337f6167d960f57f12aa382ffecce522"> 1203</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf40c8d7a4fd978034c137e90f714c143"> 1204</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad52a0e5be84363ab166cc17beca0d048"> 1206</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1207</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1209</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga688a3b9ecd2a044f2da3280367476271"> 1210</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1212</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga40554bd81460e39abf08810f45fac1a2"> 1213</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1215</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga717e679d775562ae09185a3776b1582f"> 1216</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1218</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1219</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1221</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f431b3734fb840daf5b361034856da9"> 1222</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1224</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab7ee0def33423b5859ca4030dff63b58"> 1225</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1227</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga189089c30aade60b983df17ad2412f6f"> 1228</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1230</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1231</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e14afc7790fcb424fcf619e192554c9"> 1233</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1234</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga678ef08786edcbef964479217efb9284"> 1236</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1237</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1239</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6c12e2868b8989a69445646698b8c331"> 1240</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2868c0b28eb13be930afb819f55f6f25"> 1242</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1243</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga129bc152febfddd67a0c20c6814cba69"> 1245</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1246</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa4509f5f8514a7200be61691f0e01f10"> 1248</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1249</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1252</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1253</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031c693654030d4cba398b45d2925b1d"> 1256</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga057fa604a107b58a198bbbadb47e69c9"> 1257</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1260</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e340751d71413fef400a0a1d76cc828"> 1261</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab9394c7911b0b4312a096dad91d53a3d"> 1264</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2186d7fc9317e20bad61336ee2925615"> 1265</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1268</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1269</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1272</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6bc2e15fcc300f511f64dad561c97582"> 1273</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1275</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8b1a655947490280709037808eec8ac"> 1276</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1278</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaab42cbc1e6084c44d5de70971613ea76"> 1279</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga00893dd43b824ca5be80e0235a237485"> 1281</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1282</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1284</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1285</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> <span class="comment">/* end of group CMSIS_DWT */</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>{</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t SSPSR;                  </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSPSR;                  </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACPR;                   </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPPR;                   </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t FFSR;                   </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FFCR;                   </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PSCR;                   </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TRIGGER;                </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITFTTD0;                </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITATBCTR2;              </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITATBCTR0;              </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITFTTD1;                </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITCTRL;                 </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLAIMSET;               </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLAIMCLR;               </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVID;                  </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>} <a class="code hl_struct" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1329</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4fcacd27208419929921aec8457a8c13"> 1330</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0f302797b94bb2da24052082ab630858"> 1333</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1334</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1337</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1338</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1340</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1341</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span> </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaedf31fd453a878021b542b644e2869d2"> 1343</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1344</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga542ca74a081588273e6d5275ba5da6bf"> 1346</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga63dfb09259893958962914fc3a9e3824"> 1347</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1350</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga360b413bc5da61f751546a7133c3e4dd"> 1351</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac57b0b588a37a870573560bc6316cbcc"> 1353</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7aeb30af62d04e852a55c3bd64c1bd2c"> 1354</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga99e58a0960b275a773b245e2b69b9a64"> 1356</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1357</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5517fa2ced64efbbd413720329c50b99"> 1360</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga814227af2b2665a0687bb49345e21110"> 1361</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/* TPI Integration Test FIFO Test Data 0 Register Definitions */</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab268401221645f4e0e1a82d1d6c2caee"> 1364</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac6fc2d04903210afe2599482a72e0a25"> 1365</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gadaa8bfec760711c2d190d5fd124706fe"> 1367</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8b342379b5d45d46459807859a8a6687"> 1368</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_bytecount_Pos) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0b95f6b474fe2e4b7ba9963b00d18258"> 1370</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8650e68e2efc65b0d94de91772dc5940"> 1371</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae82d334486fb5d11e57e8e07fd21be7b"> 1373</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga71301ef5984fef602d83305f34ea5c97"> 1374</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_bytecount_Pos) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga79e526cc6f0857f45187e897f4009f55"> 1376</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga942cc46e6e858b215e81ef6b57c3f63f"> 1377</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7715fac6bd637e7ec153518da1fd4f0b"> 1379</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gada0033c411d5b57161b6e5c244518836"> 1380</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae6ff8b9a79602a3546d951261d787cc7"> 1382</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gafb950b90ccb002e81ae6c44482cd46fd"> 1383</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD0_ATB_IF1_data0_Pos*/</span><span class="preprocessor">) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">/* TPI Integration Test ATB Control Register 2 Register Definitions */</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7b77f85ad8cad3c00b490ca18ba52263"> 1386</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga840a62dd0a903c7c0d90214e57f89f6f"> 1387</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID2S_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga15b83625dedbaa8acaab637185cf4fab"> 1389</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf25272d068154278decc987e101bfac7"> 1390</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID1S_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span> </div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa94a190da6db605987bb65d4bd76415a"> 1392</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7530ebf5f4ae263bf9621d901f9840ee"> 1393</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga52812ab751c370d2d34e55275d896128"> 1395</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabcc13f970f966e62158aea015b910f6b"> 1396</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span> </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">/* TPI Integration Test FIFO Test Data 1 Register Definitions */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae08894135bf256813f4298ba0ea3964c"> 1399</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab90afcecec23b0a84f60858a4becf101"> 1400</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1faf942e53403e99b720cd9bd337834b"> 1402</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaffb4994b50708823e386c789893a70a7"> 1403</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_bytecount_Pos) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga044de2a0de2700dbf131484f4ed6e7a0"> 1405</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3ab94563c20fa37ed1335cfba7b8cc77"> 1406</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga6c7aeeb290b4fcc9ef6dc0915987434e"> 1408</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae732ca50dcfc0d2d951480ac77300fa9"> 1409</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_bytecount_Pos) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga795919f12700ccafc14122cf023f8ff3"> 1411</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga284ac1fccc1eed973d38ddba209ee04a"> 1412</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1a6cd0ad1a353a2f59ad86f7a3506d67"> 1414</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad02cfa7d9eb9927a4fd6beece42cf159"> 1415</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa0d7dc480efe4e717e2ab84643ae6e0"> 1417</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf688adf6b3790de906b3f50bc89eaaed"> 1418</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD1_ATB_IF2_data0_Pos*/</span><span class="preprocessor">) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">/* TPI Integration Test ATB Control Register 0 Definitions */</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca17a69fe70e2cb87f04a2160bca51a"> 1421</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8d47192a54ef5a7e9086d4c949f33b24"> 1422</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID2S_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac2018f988c8306301a11a8f08af67d2c"> 1424</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8ea98aa5bb5a223e409213ef9a754cbd"> 1425</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID1S_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0ca42c4782e0a5421c34b14a0183c220"> 1427</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga07713088c6abb2ab14efa3a0e0b9e454"> 1428</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga616d6fbe0522ce0c5ad1711d33509907"> 1430</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga6211d550c37ce45f9593ddf98d71f6eb"> 1431</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa847adb71a1bc811d2e3190528f495f0"> 1434</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad6f87550b468ad0920d5f405bfd3f017"> 1435</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9f46cf1a1708575f56d6b827766277f4"> 1438</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1439</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga675534579d9e25477bb38970e3ef973c"> 1441</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1442</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1444</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1ca84d62243e475836bba02516ba6b97"> 1445</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe"> 1447</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7e718d8f239920d5b65e3eaa1c490df"> 1448</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga80ecae7fec479e80e583f545996868ed"> 1450</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabed454418d2140043cd65ec899abd97f"> 1451</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span> </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0c799ff892af5eb3162d152abc00af7a"> 1454</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1455</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga69c4892d332755a9f64c1680497cebdd"> 1457</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaecbceed6d08ec586403b37ad47b38c88"> 1458</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> <span class="comment">/* end of group CMSIS_TPI */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>{</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A1;                </div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A1;                </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A2;                </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A2;                </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A3;                </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A3;                </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>        uint32_t RESERVED0[1];</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR[2];</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR0;                  </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR1;                  </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  };</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  };</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>} MPU_Type;</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>{</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>        uint32_t RESERVED0[3];</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFSR;                   </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFAR;                   </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>} SAU_Type;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span> </div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span> </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>{</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCCR;                  </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCAR;                  </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPDSCR;                 </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR0;                  </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR1;                  </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR2;                  </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>} <a class="code hl_struct" href="structFPU__Type.html">FPU_Type</a>;</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1685</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1686</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1688</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4ab19de45df6522dd882bc116f938e9"> 1689</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span> </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1691</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 1692</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1694</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadedc12ec237657721a613c6f47abed6f"> 1695</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1697</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga103d932807c15250d96711952878eeb2"> 1698</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga624474f408fde177df519460775a74a1"> 1700</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 1701</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac48b42e143b93411977dcb9086a5e4e4"> 1703</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga97c610927aab580cac3fb166f080b6a6"> 1704</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac90e551e3cfda27c089bf381acba5aa0"> 1706</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 1707</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0a4effc79209d821ded517c2be326ba"> 1709</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga42067729a887081cf56b8fe1029be7a1"> 1710</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1712</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga419a1e5609bbedf94f518c72214bddbc"> 1713</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d633920f92c3ce4133d769701619b17"> 1715</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1716</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaccdb481211629f9440431439231187f1"> 1718</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1719</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab12733991487acc2da41ca300fe36fb6"> 1721</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4beaa279abff34828344bd594fff8a1"> 1722</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span> </div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0937d64c42374200af44b22e5b49fd26"> 1724</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8d18cd88336d63d4b1810383aa8da700"> 1725</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4123d3881e5342251f559cec19e23b4e"> 1727</a></span><span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga47d3d3b29514c7d7581cfcc304368cea"> 1728</a></span><span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaea663104375ce6be15470e3db294c92d"> 1730</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1731</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span> </div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1733</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1734</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1737</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga517d89370c81325c5387b9c3085ac554"> 1738</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga138f54bc002629ab3e4de814c58abb29"> 1741</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1742</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1744</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1745</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1747</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1748</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1750</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga449beb50211f8e97df6b2640c82c4741"> 1751</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span> </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">/* Media and VFP Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1ebcc9076f08013f0ea814540df03e82"> 1754</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1755</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabbf83a918536ebf10889cee71a0404c7"> 1757</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1758</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga176c85453ba03257bf263adec05f7344"> 1760</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1761</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span> </div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga167be203091e6cc7d00ad40ca48c4396"> 1763</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1764</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1766</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga29bbddd679e821e050699fda23e6c85e"> 1767</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga461e26147be0c39402a78cb6249e8f84"> 1769</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1770</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1b4e9fe31992b1495c7a158747d42571"> 1772</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1773</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa1de44af3e3162c8c176a57564611618"> 1775</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga118f13f9562805356e92b5ad52573021"> 1776</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">/* Media and VFP Feature Register 1 Definitions */</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga68c53771f02f4c73122a7b40796549cc"> 1779</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1780</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga02ceac0abcbdc8670633056bec005bfd"> 1782</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafe29dd327ed3b723b3f01759568e116d"> 1783</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1785</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1786</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7faa5bfa85036f8511793234cbbc2409"> 1788</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac566bde39a7afcceffbb21d830c269c1"> 1789</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span> </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">/* Media and VFP Feature Register 2 Definitions */</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab4637d3ad5f0110b806f0de22471f8e3"> 1792</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Pos                4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga896448d6f41eab9971050e8a1820839b"> 1793</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Msk               (0xFUL &lt;&lt; FPU_MVFR2_FPMisc_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>{</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DHCSR;                  </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCRDR;                  </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEMCR;                  </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSCSR;                  </div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>} <a class="code hl_struct" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac91280edd0ce932665cf75a23d11d842"> 1820</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1ce997cee15edaafe4aed77751816ffc"> 1821</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1823</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabe3254d40aaa482987ff31584d2a3240"> 1824</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6f934c5427ea057394268e541fa97753"> 1826</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac474394bcceb31a8e09566c90b3f8922"> 1827</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2328118f8b3574c871a53605eb17e730"> 1829</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1830</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2900dd56a988a4ed27ad664d5642807e"> 1832</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7b67e4506d7f464ef5dafd6219739756"> 1833</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga349ccea33accc705595624c2d334fbcb"> 1835</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d51538e645c2c1a422279cd85a0a25"> 1836</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1838</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1839</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga20a71871ca8768019c51168c70c3f41d"> 1841</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4cd6f3178de48f473d8903e8c847c07"> 1842</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1844</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1845</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1847</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1848</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1850</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1851</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1853</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1854</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1856</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab815c741a4fc2a61988cd2fb7594210b"> 1857</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1860</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1861</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span> </div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1863</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga17cafbd72b55030219ce5609baa7c01d"> 1864</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6ff2102b98f86540224819a1b767ba39"> 1867</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5e99652c1df93b441257389f49407834"> 1868</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga341020a3b7450416d72544eaf8e57a64"> 1870</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae6384cbe8045051186d13ef9cdeace95"> 1871</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9ae10710684e14a1a534e785ef390e1b"> 1873</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1874</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1876</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga68ec55930269fab78e733dcfa32392f8"> 1877</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga802829678f6871863ae9ecf60a10425c"> 1879</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac2b46b9b65bf8d23027f255fc9641977"> 1880</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaed9f42053031a9a30cd8054623304c0a"> 1882</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga803fc98c5bb85f10f0347b23794847d1"> 1883</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga22079a6e436f23b90308be97e19cf07e"> 1885</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1886</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1888</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1889</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1891</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa38b947d77672c48bba1280c0a642e19"> 1892</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1894</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f98b461d19746ab2febfddebb73da6f"> 1895</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span> </div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1897</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga03ee58b1b02fdbf21612809034562f1c"> 1898</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga444454f7c7748e76cd76c3809c887c41"> 1900</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad420a9b60620584faaca6289e83d3a87"> 1901</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1903</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga906476e53c1e1487c30f3a1181df9e30"> 1904</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1907</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadad0bf68d32cba49c1ea7534122c2752"> 1908</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1910</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1911</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1913</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1914</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span> </div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga587610b7ac18292de47bf9d675b0b88c"> 1916</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa043fd13768d57be320c682ca1c9b234"> 1917</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span> </div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1920</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga083417245e1aa40e84a2b12433a15a6b"> 1921</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7450603163415ab4d4e4a7a767879eae"> 1923</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1924</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span> </div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3eb88e444b678057db1b59272eebb1ad"> 1926</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5e5ed94cac1139165af161c008881805"> 1927</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>{</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DHCSR;                  </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCRDR;                  </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEMCR;                  </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_define" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSCSR;                  </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>} <a class="code hl_struct" href="structDCB__Type.html">DCB_Type</a>;</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">/* DHCSR, Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga12b3737946b54102c34dcea6c78405f2"> 1954</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf09798457faaaf37a65df1435a66b166"> 1955</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL &lt;&lt; DCB_DHCSR_DBGKEY_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad25c1624991baf865cb10afae7db57c1"> 1957</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9e2b9c3bb98114ae95991d4e244a7401"> 1958</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL &lt;&lt; DCB_DHCSR_S_RESTART_ST_Pos)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span> </div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad1e54f0a3444ef957469404953ac6557"> 1960</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8731dddf478a4f3b42d00b0b871c2e70"> 1961</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL &lt;&lt; DCB_DHCSR_S_RESET_ST_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga76553119c9c6a14246701ad053ee2eca"> 1963</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga88912cf67a8ecfc8555ada187d828ba6"> 1964</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL &lt;&lt; DCB_DHCSR_S_RETIRE_ST_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6da4456644744f1395cc6a53a27b39db"> 1966</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Pos                20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga79b58ace49a1e4b14ea93d09c34ad33e"> 1967</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Msk                (0x1UL &lt;&lt; DCB_DHCSR_S_SDE_Pos)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9ad849410b8f8532d42a0c98c7a8a8a5"> 1969</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga34ee618d96d0528f765f557045bc7858"> 1970</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_LOCKUP_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span> </div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga08d9aff46b98a76bcc8af40b54e44acc"> 1972</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Pos              18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafbfe8bbcf7240126780a631da3e8d4f1"> 1973</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL &lt;&lt; DCB_DHCSR_S_SLEEP_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae3213e4a2e71ce4250d5dd6282ce76da"> 1975</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Pos               17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafde3d82fba9bf12538370f862c5cd01e"> 1976</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_S_HALT_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span> </div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad962e2f5f279ad8b066587b0647a2bb7"> 1978</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Pos             16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fb6f604c62b90564a0bc065feab9bba"> 1979</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_REGRDY_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span> </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad398d284d3fa76f3fabb3b8ad052b930"> 1981</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad04296a033cfc6c85b2067a6fca74357"> 1982</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL &lt;&lt; DCB_DHCSR_C_SNAPSTALL_Pos)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga79eee7530dee856083bed16fb5196b79"> 1984</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab16f27417e246d0e1ebf11b405a5e521"> 1985</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL &lt;&lt; DCB_DHCSR_C_MASKINTS_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga624e7715c52c7c1a61142ae8671119bb"> 1987</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Pos                2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga310c8c0a49e650999eaf012b7d88a72d"> 1988</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_STEP_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span> </div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8715aba59d08a28d58763c1845007e37"> 1990</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Pos                1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e33bd97d480af3a24b3c34d6bd77f13"> 1991</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_HALT_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd"> 1993</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3b3d1d7747fca2bda398861ea9fbcedc"> 1994</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">/* DCRSR, Debug Core Register Select Register Definitions */</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacc6c1d3f65e2c1e518f1428ff944066a"> 1997</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga43fd9c69a9788b4d46ad62d5ef4e618b"> 1998</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Msk               (0x1UL &lt;&lt; DCB_DCRSR_REGWnR_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span> </div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa5cdb57f15bee9fcd6c177efa7b57e66"> 2000</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0026c4a1ee72085f05aff5a5c273d1c5"> 2001</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Msk               (0x7FUL </span><span class="comment">/*&lt;&lt; DCB_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">/* DCRDR, Debug Core Register Data Register Definitions */</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9b2c2d386aec0558206d57e4a1aa1362"> 2004</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Pos                0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga38285659cca4b33aff4fca807ef3d66b"> 2005</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DCB_DCRDR_DBGTMP_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">/* DEMCR, Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e6c3a676479dd1d891617d01dbcd0a1"> 2008</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Pos               24U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadff361a49d1839b75c80edf3660763f5"> 2009</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Msk               (0x1UL &lt;&lt; DCB_DEMCR_TRCENA_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga143b25dcc690ed40e573e9c117f8360b"> 2011</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Pos             23U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga207e739d92d13600eceecf67d516ae9a"> 2012</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MONPRKEY_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae55bb49f907a4055c6a9d290f47d9c5c"> 2014</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Pos              21U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"> 2015</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Msk              (0x1UL &lt;&lt; DCB_DEMCR_UMON_EN_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span> </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad9ed1d5f82b7f24f5d18340249aae966"> 2017</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Pos                 20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad6b3a8ead9752e9782fbf6f34cf0933e"> 2018</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Msk                 (0x1UL &lt;&lt; DCB_DEMCR_SDME_Pos)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span> </div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8e660d739448bc65a9e1c62d6b5873a4"> 2020</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Pos              19U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6282d943f9b6c7b730df8f7199af8959"> 2021</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Msk              (0x1UL &lt;&lt; DCB_DEMCR_MON_REQ_Pos)               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51ad542a683cd0b63016b8bc02705319"> 2023</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Pos             18U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga290340c4ac4538ec66a496b2cab125a7"> 2024</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_STEP_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad0e2400f93c321b4e6dbe3b377cbdd39"> 2026</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Pos             17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae39f386158a6a40a033fbc8bddc328e9"> 2027</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_PEND_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga55673a5fd1d9834bee90fcef964ca97c"> 2029</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Pos               16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3eae3995e948693e91d81c0ea2ab750"> 2030</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Msk               (0x1UL &lt;&lt; DCB_DEMCR_MON_EN_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span> </div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3f81abbc3d7a509a6538947edb670da2"> 2032</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Pos             11U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga56ceaf093968c116b30e910488c56713"> 2033</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_SFERR_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span> </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0d4f8067ee40546c4e64494d04e4bee8"> 2035</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga71c8b7b28e49b8203d26a37721988a81"> 2036</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_HARDERR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7cc3c80c266faf134a1b92a40b04d8eb"> 2038</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Pos             9U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7ca63bbc80211bc240d6c6455ad011e6"> 2039</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_INTERR_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd141abf5fa82a9760182643c2a721eb"> 2041</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab397c1ce598ffce2a23ac20cd471f7c8"> 2042</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_BUSERR_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0b60664ade333a467195c240ceb2f59b"> 2044</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Pos            7U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga636ccd0ff5dd449f1a318f7136dc693b"> 2045</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_STATERR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacc8f776e6339bf13f97467bb1d204f65"> 2047</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf278895480ced80e9438b5030ad92642"> 2048</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_CHKERR_Pos)             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span> </div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8dc92767c451c58cb6df7967bd6b31b5"> 2050</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga09f83c2b639968b088a92c6811f00f08"> 2051</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_NOCPERR_Pos)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa45fd3e9d92c970a12916ffa52b304c4"> 2053</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Pos              4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b"> 2054</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_MMERR_Pos)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90828dda3a83cfb419981f46983518af"> 2056</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga63ada18b4471e9e257e2bcd11615d3c6"> 2057</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">/* DAUTHCTRL, Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51c03c86c57344062f1f8106b0e8e1e8"> 2060</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7ab862a4067f2c631f474b50a698e074"> 2061</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPNIDEN_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga35d6f7e0f9df825bec9f1e0e2a49d577"> 2063</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab577308afca3e40b996b56fa35806e8b"> 2064</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_SPNIDENSEL_Pos)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga386ba63b679bc5e972accb0267eb86de"> 2066</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2609a87c2b4b682e0684816dec6c0357"> 2067</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPIDEN_Pos)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span> </div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9b05bcad4ffa8191ca83e88d7b47a44a"> 2069</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabfcbe4bf2324d93d6efab0b5cba75b90"> 2070</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">/* DSCSR, Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac83880a712da05a4ab21b3a37f0e7a57"> 2073</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Pos               17U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaae99c1a6965e103bc3970de7b8e636ec"> 2074</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Msk               (0x1UL &lt;&lt; DCB_DSCSR_CDSKEY_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1bfa3500fe3d3b9a00475ea1b03b4208"> 2076</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Pos                  16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga636488a90fb3aad5b8019c779f2971d0"> 2077</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Msk                  (0x1UL &lt;&lt; DCB_DSCSR_CDS_Pos)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07"> 2079</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Pos                1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73"> 2080</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Msk               (0x1UL &lt;&lt; DCB_DSCSR_SBRSEL_Pos)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span> </div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8"> 2082</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Pos              0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7189a0400b7ab4cf295efaa6c52a0426"> 2083</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span> </div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>{</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <a class="code hl_define" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DLAR;                   </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DLSR;                   </div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DAUTHSTATUS;            </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DDEVARCH;               </div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>  <a class="code hl_define" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DDEVTYPE;               </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>} <a class="code hl_struct" href="structDIB__Type.html">DIB_Type</a>;</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">/* DLAR, SCS Software Lock Access Register Definitions */</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga127afaadba5b459c931afff57ac907c1"> 2109</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Pos                    0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae5342ea35b7425ab234af3581effaed6"> 2110</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DIB_DLAR_KEY_Pos */</span><span class="preprocessor">)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">/* DLSR, SCS Software Lock Status Register Definitions */</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga54f28afe083f0687ffe90b018dd9e4f9"> 2113</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Pos                    2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4f4faf7f40b381c9ae0e3c9573519cd5"> 2114</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Msk                   (0x1UL &lt;&lt; DIB_DLSR_nTT_Pos )                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga82827e80a616135324a2559da6c679ed"> 2116</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Pos                    1U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6c97eb2514d21bc12690510893c7ecde"> 2117</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Msk                   (0x1UL &lt;&lt; DIB_DLSR_SLK_Pos )                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac3617f13ba9a7d79562cb22ec4c118eb"> 2119</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Pos                    0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga49a06f3f445bab2950439328b45b4bf3"> 2120</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Msk                   (0x1UL </span><span class="comment">/*&lt;&lt; DIB_DLSR_SLI_Pos*/</span><span class="preprocessor">)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span> </div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">/* DAUTHSTATUS, Debug Authentication Status Register Definitions */</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga880f44c94c670cf40d6b3bfe8df1a1f6"> 2123</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac908fb14ab6d8e26c9c31749f6686c64"> 2124</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SNID_Pos )           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"> 2126</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Pos             4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8fe5fa917c14ef84db4e7027e0571890"> 2127</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SID_Pos )            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0e98beadde2cccb305af7f0dcc155ac"> 2129</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1a15194c34fbf1175fb1e9aed9af7247"> 2130</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSNID_Pos )          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad496c716a7bbe92edb0f7cae5bf7212d"> 2132</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga584d700c868ebc39868caca789101053"> 2133</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL </span><span class="comment">/*&lt;&lt; DIB_DAUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span> </div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">/* DDEVARCH, SCS Device Architecture Register Definitions */</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab448ca03dc0f7a619ea434f6626ecdf9"> 2136</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf0d7d875fc1d66cd93a1cf746ff320ae"> 2137</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL &lt;&lt; DIB_DDEVARCH_ARCHITECT_Pos )       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9661bb5a91435714e7d64eb0ec0dd6e1"> 2139</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Pos           20U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae7535f92c04589baca2478a590dadb9c"> 2140</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL &lt;&lt; DIB_DDEVARCH_PRESENT_Pos )          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gace94e17d744b66442d694538037f68f6"> 2142</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Pos          16U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafcbc875b0a66b416156bfcbf740e45dd"> 2143</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Msk          (0xFUL &lt;&lt; DIB_DDEVARCH_REVISION_Pos )          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span> </div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d68156ccbab1a82645f9daab08b2d1d"> 2145</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabc52d7f88de4470f5c86a6df2236bbf0"> 2146</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL &lt;&lt; DIB_DDEVARCH_ARCHVER_Pos )           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaace3b54b816dcf28ad07c129320daf51"> 2148</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5c78c6e408203da144f9615941b74dea"> 2149</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVARCH_ARCHPART_Pos*/</span><span class="preprocessor">)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span> </div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment">/* DDEVTYPE, SCS Device Type Register Definitions */</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga826e455b366742bb77a918400eb8fe52"> 2152</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Pos                4U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf1ec26a4463fec04670e54b6e3f1699"> 2153</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Msk               (0xFUL &lt;&lt; DIB_DDEVTYPE_SUB_Pos )               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6f06deefd7677809c7397a2f6fc3cb01"> 2155</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga93c123bd61630bb972f4cbd83bcfcc88"> 2156</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVTYPE_MAJOR_Pos*/</span><span class="preprocessor">)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span> </div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span> </div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 2175</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga139b6e261c981f014f386927ca4a8444"> 2183</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770"> 2196</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadd76251e412a195ec0a8f47227a8359e"> 2197</a></span><span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafdab534f961bf8935eb456cb7700dcd2"> 2198</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2b1eeff850a7e418844ca847145a1a68"> 2199</a></span><span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga680604dbcda9e9b31a1639fcffe5230b"> 2200</a></span><span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga979239bc18ab4729b5b4dbd0835adcde"> 2201</a></span><span class="preprocessor">  #define DCB_BASE            (0xE000EDF0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4858489bf7e778df2b32664813ed7f2b"> 2202</a></span><span class="preprocessor">  #define DIB_BASE            (0xE000EFB0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga58effaac0b93006b756d33209e814646"> 2203</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa0288691785a5f868238e0468b39523d"> 2204</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 2205</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span> </div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 2207</a></span><span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 2208</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de"> 2209</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 2210</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43"> 2211</a></span><span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 2212</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 2213</a></span><span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 2214</a></span><span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772"> 2215</a></span><span class="preprocessor">  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792"> 2216</a></span><span class="preprocessor">  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span> </div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span> </div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4dcad4027118c098c07bcd575f1fbb28"> 2228</a></span><span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428"> 2229</a></span><span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">  #define DCB_BASE_NS         (0xE002EDF0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="preprocessor">  #define DIB_BASE_NS         (0xE002EFB0UL)                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span> </div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="preprocessor">  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span> </div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span> </div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span> </div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span> </div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span> </div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span> </div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span> </div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span> </div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span> </div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>__STATIC_INLINE <span class="keywordtype">void</span> __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>{</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  reg_value  =  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>}</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span> </div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>__STATIC_INLINE uint32_t <a class="code hl_define" href="group__CMSIS__CoreDebug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>{</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>}</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>{</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  {</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  }</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>}</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span> </div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>{</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>  {</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>  }</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>  {</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>  }</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>}</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>{</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>  {</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  }</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>}</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span> </div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>{</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>  {</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>  }</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>  {</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>  }</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>}</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span> </div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>{</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>  {</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  }</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>}</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>{</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>  {</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>  }</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>}</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>{</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  {</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>  }</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  {</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>  }</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>}</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span> </div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span> </div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>{</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  {</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>  }</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  {</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  }</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>}</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>{</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  {</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>  }</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  {</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  }</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>}</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>{</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>  {</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  }</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>  {</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>  }</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>}</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span> </div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(IRQn_Type IRQn, uint32_t priority)</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>{</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  {</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  }</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  {</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  }</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>}</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span> </div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>{</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  {</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  }</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>  {</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  }</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>}</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span> </div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>{</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span> </div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span> </div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>         );</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>}</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>{</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span> </div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span> </div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>}</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span> </div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(IRQn_Type IRQn, uint32_t vector)</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>{</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>}</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>{</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>}</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>{</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>  <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>                           (<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>                            <a class="code hl_define" href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>  <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  {</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#abd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  }</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>}</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span> </div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>{</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>  reg_value  =  SCB_NS-&gt;AIRCR;                                                <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>}</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>{</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>}</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span> </div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>{</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  {</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  }</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>}</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span> </div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>{</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>  {</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>  }</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>  {</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  }</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>}</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span> </div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>{</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  {</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  }</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>}</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>{</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>  {</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>  }</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>  {</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  }</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>}</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>{</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>  {</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>  }</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>}</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>{</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>  {</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  }</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>}</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>{</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  {</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  }</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  {</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>  }</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>}</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span> </div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>{</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>  {</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  }</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  {</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  }</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>}</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span> </div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>{</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span> </div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  {</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>  }</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  {</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>  }</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>}</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span> </div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span> </div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span> </div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span> </div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span> </div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>{</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>  mvfr0 = <a class="code hl_define" href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code hl_define" href="group__CMSIS__CORE.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x220U)</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>  {</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>  }</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code hl_define" href="group__CMSIS__CORE.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>  {</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  }</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>  {</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>  }</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>}</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span> </div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span> </div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span> </div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span> </div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>{</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>}</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span> </div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>{</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>}</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span> </div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span> </div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment">/* ##################################    Debug Control function  ############################################ */</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span> </div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a>(uint32_t value)</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>{</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>}</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span> </div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>{</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>}</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span> </div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_DCB_SetAuthCtrl_NS(uint32_t value)</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>{</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>    DCB_NS-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>    <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>}</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span> </div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>{</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>    <span class="keywordflow">return</span> (DCB_NS-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>}</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span> </div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span> </div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">/* ##################################    Debug Identification function  ############################################ */</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>{</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>}</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span> </div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>{</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>    <span class="keywordflow">return</span> (DIB_NS-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>}</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span> </div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span> </div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span> </div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span> </div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>{</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  {</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>  }</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span> </div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>  NVIC_SetPriority (SysTick_IRQn, (1UL &lt;&lt; __NVIC_PRIO_BITS) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>                   <a class="code hl_define" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>                   <a class="code hl_define" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>}</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span> </div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>{</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  {</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>  }</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span> </div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL &lt;&lt; __NVIC_PRIO_BITS) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>  SysTick_NS-&gt;CTRL  = <a class="code hl_define" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>                      <a class="code hl_define" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>                      <a class="code hl_define" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>}</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span> </div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span> </div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span> </div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 3189</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>{</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>      ((<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>  {</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>    {</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>      <a class="code hl_define" href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#abd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>    }</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>  }</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>}</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>{</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span> </div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>  {</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>    ch = <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>    <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>  }</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span> </div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>}</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span> </div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>{</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>  {</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>  }</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>  {</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>  }</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>}</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span> </div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span> </div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span> </div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>}</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span> </div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span> </div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aCMSIS__5_2CMSIS_2TARGET__CORTEX__M_2Include_2cmsis__compiler_8h_html"><div class="ttname"><a href="CMSIS__5_2CMSIS_2TARGET__CORTEX__M_2Include_2cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="aTARGET__CORTEX__A_2Include_2cmsis__armcc_8h_html_a067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#a067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:122</div></div>
<div class="ttc" id="aTARGET__CORTEX__A_2Include_2cmsis__armcc_8h_html_aad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#aad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:117</div></div>
<div class="ttc" id="aTARGET__CORTEX__A_2Include_2cmsis__armcc_8h_html_abd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="TARGET__CORTEX__A_2Include_2cmsis__armcc_8h.html#abd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:97</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="acore__ca_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdoc">Defines &#39;write only&#39; structure member permissions.</div><div class="ttdef"><b>Definition</b> core_ca.h:177</div></div>
<div class="ttc" id="acore__ca_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdoc">Defines &#39;read only&#39; structure member permissions.</div><div class="ttdef"><b>Definition</b> core_ca.h:176</div></div>
<div class="ttc" id="acore__ca_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdoc">Defines &#39;read / write&#39; structure member permissions.</div><div class="ttdef"><b>Definition</b> core_ca.h:178</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1042</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga17ff3ff0a32abe8ce8ae632c6e31d772"><div class="ttname"><a href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a></div><div class="ttdeci">#define DCB</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3111</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1046</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group__CMSIS__CORE.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition</b> core_armv8mml.h:1695</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__CORE.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1151</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:636</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:621</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group__CMSIS__CORE.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition</b> core_armv8mml.h:1698</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1039</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1036</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:620</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3104</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaab10845ca61f0a991c300da5c5b56792"><div class="ttname"><a href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a></div><div class="ttdeci">#define DIB</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3112</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:648</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3107</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3130</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3106</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:635</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3105</div></div>
<div class="ttc" id="agroup__CMSIS__CoreDebug_html_gae1de06155d072758b3453edb07d12459"><div class="ttname"><a href="group__CMSIS__CoreDebug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">#define __NVIC_GetPriorityGrouping()</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition</b> core_armv8mbl.h:1441</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3600</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3573</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga170e6e52a7681cb223727c524975b5c6"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)</div><div class="ttdoc">Get Debug Authentication Status Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4036</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3550</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3589</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3476</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3370</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3336</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3851</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3279</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga8684eef21a32a624112814027635796b"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)</div><div class="ttdoc">Set Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3969</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3387</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3355</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3298</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3523</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3317</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3498</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaf5c941317584778c1830125de083c23e"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)</div><div class="ttdoc">Get Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3984</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga03f762096c7a27879ea7369122e5c36a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga03f762096c7a27879ea7369122e5c36a">CONTROL_Type::@177245170336075311200070346152260201115160227233::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_cm33.h:437</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0e78cdba22e6bf92429401fc6331925a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0e78cdba22e6bf92429401fc6331925a">CONTROL_Type::@177245170336075311200070346152260201115160227233::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition</b> core_cm33.h:435</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0f1ed74e265f69e6cd1c09fe5a26e6af"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0f1ed74e265f69e6cd1c09fe5a26e6af">IPSR_Type::@310274054107175250256300275043133071201234245043::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_cm33.h:365</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga10e0a0132f36e642a474a44b28a2e2b1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga10e0a0132f36e642a474a44b28a2e2b1">xPSR_Type::@210200021250251056115127060060215257242303171320::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_cm33.h:383</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga154b8880f3ae65700acfde3147205334"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga154b8880f3ae65700acfde3147205334">xPSR_Type::@210200021250251056115127060060215257242303171320::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition</b> core_cm33.h:391</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga17fb4de24e31c5bc542151e536535f8b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga17fb4de24e31c5bc542151e536535f8b">CONTROL_Type::@177245170336075311200070346152260201115160227233::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition</b> core_cm33.h:433</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1d535a8399093160329fdd94c83befdf"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1d535a8399093160329fdd94c83befdf">APSR_Type::@127104001324310140072307015000306165042370253211::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition</b> core_cm33.h:326</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1f966f457914d713b54a040f61b5636c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1f966f457914d713b54a040f61b5636c">xPSR_Type::@210200021250251056115127060060215257242303171320::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition</b> core_cm33.h:386</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga25d6ddc16abeef58aa7c01757398466b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga25d6ddc16abeef58aa7c01757398466b">xPSR_Type::@210200021250251056115127060060215257242303171320::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition</b> core_cm33.h:392</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga27436da7f5c9afe8a905e936c7ea32cd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga27436da7f5c9afe8a905e936c7ea32cd">xPSR_Type::@210200021250251056115127060060215257242303171320::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition</b> core_cm33.h:390</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38aa4cefbf90e78da8446e5b3e748656"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38aa4cefbf90e78da8446e5b3e748656">ITM_Type::@313240001055124165003317067371067342261320036222::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition</b> core_cm33.h:1018</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga409b1fa2e803c1277331934745b3b001"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga409b1fa2e803c1277331934745b3b001">APSR_Type::@127104001324310140072307015000306165042370253211::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition</b> core_cm33.h:332</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga51d33905af869149983eabc6e2e0763e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga51d33905af869149983eabc6e2e0763e">xPSR_Type::@210200021250251056115127060060215257242303171320::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition</b> core_cm33.h:387</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga56c370dfb98561407b5081333936f12b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga56c370dfb98561407b5081333936f12b">APSR_Type::@127104001324310140072307015000306165042370253211::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition</b> core_cm33.h:329</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5b075024b1857fe6d1bcb5e2f2cefaf2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5b075024b1857fe6d1bcb5e2f2cefaf2">IPSR_Type::@310274054107175250256300275043133071201234245043::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition</b> core_cm33.h:364</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5e5c7a5c3cda5b6c564034ce5572b5ea"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5e5c7a5c3cda5b6c564034ce5572b5ea">CONTROL_Type::@177245170336075311200070346152260201115160227233::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition</b> core_cm33.h:434</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6ac5fc89ebeb1e642f2daca2e6c52384"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6ac5fc89ebeb1e642f2daca2e6c52384">xPSR_Type::@210200021250251056115127060060215257242303171320::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_cm33.h:385</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7b16eb18885483d55d036c1bd87c5cfc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7b16eb18885483d55d036c1bd87c5cfc">APSR_Type::@127104001324310140072307015000306165042370253211::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_cm33.h:327</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga828cbc64965246910c60ffd57149b862"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga828cbc64965246910c60ffd57149b862">CONTROL_Type::@177245170336075311200070346152260201115160227233::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdef"><b>Definition</b> core_cm33.h:436</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga852ad6737ba5f3409c68e4334bde082a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga852ad6737ba5f3409c68e4334bde082a">ITM_Type::@313240001055124165003317067371067342261320036222::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition</b> core_cm33.h:1020</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga957932467ad44db34b3be2da6ec5f1ad"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga957932467ad44db34b3be2da6ec5f1ad">xPSR_Type::@210200021250251056115127060060215257242303171320::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition</b> core_cm33.h:382</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa1c0d05e9b071b3b43ee107b081c301f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa1c0d05e9b071b3b43ee107b081c301f">xPSR_Type::@210200021250251056115127060060215257242303171320::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition</b> core_cm33.h:384</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4141</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab36b393cd7710d4cb74e9736115aa46c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab36b393cd7710d4cb74e9736115aa46c">APSR_Type::@127104001324310140072307015000306165042370253211::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition</b> core_cm33.h:331</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabb20620a7afc8c9b92e23124baac16f2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabb20620a7afc8c9b92e23124baac16f2">APSR_Type::@127104001324310140072307015000306165042370253211::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition</b> core_cm33.h:328</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabb46ed18c7b375104d7ac3cb0e118dc3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabb46ed18c7b375104d7ac3cb0e118dc3">ITM_Type::@313240001055124165003317067371067342261320036222::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition</b> core_cm33.h:1019</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4173</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4152</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaca9dfd844e0d35de43eaf94e4df9f13a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaca9dfd844e0d35de43eaf94e4df9f13a">APSR_Type::@127104001324310140072307015000306165042370253211::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_cm33.h:325</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae21b0ed23d56e0b36a7abd21a327fc8a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae21b0ed23d56e0b36a7abd21a327fc8a">xPSR_Type::@210200021250251056115127060060215257242303171320::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition</b> core_cm33.h:389</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae2d17e200ae576c7e299b47193a34003"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae2d17e200ae576c7e299b47193a34003">APSR_Type::@127104001324310140072307015000306165042370253211::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition</b> core_cm33.h:330</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4193</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafcba43cb867c9cba01c4974433dee811"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafcba43cb867c9cba01c4974433dee811">xPSR_Type::@210200021250251056115127060060215257242303171320::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition</b> core_cm33.h:388</div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2622</div></div>
<div class="ttc" id="astructDCB__Type_html"><div class="ttname"><a href="structDCB__Type.html">DCB_Type</a></div><div class="ttdoc">Structure type to access the Debug Control Block Registers (DCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2793</div></div>
<div class="ttc" id="astructDIB__Type_html"><div class="ttname"><a href="structDIB__Type.html">DIB_Type</a></div><div class="ttdoc">Structure type to access the Debug Identification Block Registers (DIB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2984</div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1177</div></div>
<div class="ttc" id="astructFPU__Type_html"><div class="ttname"><a href="structFPU__Type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2481</div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1076</div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:476</div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:512</div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:999</div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1024</div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1363</div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:329</div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:437</div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:368</div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:386</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5fdebfbd0a4b5643a5e85bf3c8b1558b.html">mbed-os</a></li><li class="navelem"><a class="el" href="dir_7f334eb0f3a7bc607a4da0d0c1f021cd.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_1509890120e82cb2b5c74a0c6a6ad87d.html">CMSIS_5</a></li><li class="navelem"><a class="el" href="dir_b13dc66fab60eb36a1657010efcd41d8.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_c6d99df9074a52e1a5e78226b336771c.html">TARGET_CORTEX_M</a></li><li class="navelem"><a class="el" href="dir_8403a7e07d49412a1b0172a91aea00f5.html">Include</a></li><li class="navelem"><a class="el" href="core__cm33_8h.html">core_cm33.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
