module PWM(
	CLK,
	duty ,
	PWMOUT);

	//---Ports declearation: generated by Robei---
	input CLK;
	input [7:0] duty ;
	output PWMOUT;

	wire CLK;
	wire [7:0] duty ;
	reg PWMOUT;

	//----Code starts here: integrated by Robei-----
	parameter Freq_CLK = 1_000;
	reg [31:0]cnt;
	always@(posedge CLK)
	begin
		if(cnt<Freq_CLK)
			cnt <= cnt+1'b1;
		else
			cnt <= 32'b0;
	end
	always@(posedge CLK)
	begin
		if(cnt<=Freq_CLK*duty/100)
			PWMOUT <= 1'b0;
		else
			PWMOUT <= 1'b1;
	end
	
	
endmodule    //PWM

