# Reading E:/Quartus_Prime/app/modelsim_ase/tcl/vsim/pref.tcl
# do bus_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus_Prime/app/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top {E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Aug 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top" E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v 
# -- Compiling module bus_top
# 
# Top level modules:
# 	bus_top
# End time: 14:50:01 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Aug 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 
# -- Compiling module bus_slave_mux
# 
# Top level modules:
# 	bus_slave_mux
# End time: 14:50:01 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Aug 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 
# -- Compiling module bus_master_mux
# 
# Top level modules:
# 	bus_master_mux
# End time: 14:50:01 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Aug 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 
# -- Compiling module bus_arbiter
# 
# Top level modules:
# 	bus_arbiter
# End time: 14:50:01 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Aug 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 
# -- Compiling module bus_addr_dec
# 
# Top level modules:
# 	bus_addr_dec
# End time: 14:50:01 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
