ModuleName LEA_ROL9
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 31
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 184 ,Y1: 136 ,X2: 704 ,Y2: 136
End
Branches
Branch Left: 304 ,Top: 136
BranchStrList
[31:23]
End
Branch Left: 424 ,Top: 136
BranchStrList
[22:0]
End
End
Wire Name: b1
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 192 ,Y1: 272 ,X2: 704 ,Y2: 272
End
Branches
Branch Left: 304 ,Top: 272
BranchStrList
[8:0]
End
Branch Left: 424 ,Top: 272
BranchStrList
[31:9]
End
End
Wire Name: b3
LV: 22
RV: 0
Width: 23
Edges
Edge X1: 424 ,Y1: 136 ,X2: 424 ,Y2: 272
End
Branches
End
Wire Name: b4
LV: 8
RV: 0
Width: 9
Edges
Edge X1: 304 ,Y1: 136 ,X2: 304 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 184 Top: 136 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 704 Top: 272 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
End
Symbols
End
Texts
End
Links
End
