<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p699" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_699{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_699{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_699{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_699{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_699{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-1.15px;}
#t6_699{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_699{left:70px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_699{left:70px;bottom:1013px;letter-spacing:-0.33px;}
#t9_699{left:70px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ta_699{left:70px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tb_699{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_699{left:70px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_699{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_699{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_699{left:70px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_699{left:70px;bottom:855px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#th_699{left:70px;bottom:797px;letter-spacing:0.14px;}
#ti_699{left:152px;bottom:797px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_699{left:70px;bottom:773px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tk_699{left:70px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_699{left:70px;bottom:739px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#tm_699{left:70px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tn_699{left:70px;bottom:706px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#to_699{left:70px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tp_699{left:70px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_699{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_699{left:70px;bottom:621px;}
#ts_699{left:96px;bottom:625px;letter-spacing:-0.18px;word-spacing:-0.71px;}
#tt_699{left:96px;bottom:608px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tu_699{left:70px;bottom:582px;}
#tv_699{left:96px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_699{left:70px;bottom:344px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tx_699{left:70px;bottom:327px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#ty_699{left:70px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_699{left:70px;bottom:293px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_699{left:70px;bottom:243px;letter-spacing:-0.09px;}
#t11_699{left:156px;bottom:243px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_699{left:70px;bottom:219px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t13_699{left:70px;bottom:202px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t14_699{left:311px;bottom:397px;letter-spacing:0.12px;word-spacing:0.03px;}
#t15_699{left:412px;bottom:397px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t16_699{left:631px;bottom:508px;}
#t17_699{left:598px;bottom:508px;}
#t18_699{left:225px;bottom:508px;letter-spacing:-0.16px;}
#t19_699{left:611px;bottom:508px;}
#t1a_699{left:357px;bottom:487px;letter-spacing:-0.18px;}
#t1b_699{left:375px;bottom:519px;letter-spacing:0.13px;}
#t1c_699{left:582px;bottom:508px;}
#t1d_699{left:654px;bottom:458px;letter-spacing:0.09px;word-spacing:0.04px;}

.s1_699{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_699{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_699{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_699{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_699{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_699{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_699{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_699{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_699{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts699" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg699Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg699" style="-webkit-user-select: none;"><object width="935" height="1210" data="699/699.svg" type="image/svg+xml" id="pdf699" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_699" class="t s1_699">Vol. 3B </span><span id="t2_699" class="t s1_699">18-61 </span>
<span id="t3_699" class="t s2_699">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_699" class="t s3_699">within. Each logical processor contains an instance of the IA32_PQR_ASSOC register at MSR location 0C8FH, and </span>
<span id="t5_699" class="t s3_699">Figure 18-34 shows the bit field layout for this register. Bits[63:32] contain the COS field for each logical processor. </span>
<span id="t6_699" class="t s3_699">Note that placing the RMID field within the same PQR register enables both RMID and CLOS to be swapped at </span>
<span id="t7_699" class="t s3_699">context swap time for simultaneous use of monitoring and allocation features with a single register write for effi- </span>
<span id="t8_699" class="t s3_699">ciency. </span>
<span id="t9_699" class="t s3_699">When CDP is enabled, Specifying a COS value in IA32_PQR_ASSOC.COS greater than MAX_COS_CDP = </span>
<span id="ta_699" class="t s3_699">(CPUID.(EAX=10H, ECX=1):EDX[15:0] &gt;&gt; 1) will cause undefined performance impact to code and data fetches. </span>
<span id="tb_699" class="t s3_699">In all cases, code and data masks for L2 and L3 CDP should be programmed with at least one bit set. </span>
<span id="tc_699" class="t s3_699">Note that if the IA32_PQR_ASSOC.COS is never written then the CAT capability defaults to using COS 0, which in </span>
<span id="td_699" class="t s3_699">turn is set to the default mask in IA32_L3_MASK_0 - which is all “1”s (on reset). This essentially disables the </span>
<span id="te_699" class="t s3_699">enforcement feature by default or for legacy operating systems and software. </span>
<span id="tf_699" class="t s3_699">See Section 18.19.7, “Introduction to Memory Bandwidth Allocation,” for important COS programming consider- </span>
<span id="tg_699" class="t s3_699">ations including maximum values when using CAT and CDP. </span>
<span id="th_699" class="t s4_699">18.19.5 </span><span id="ti_699" class="t s4_699">Code and Data Prioritization (CDP): Enumerating and Enabling L3 CDP Technology </span>
<span id="tj_699" class="t s3_699">L3 CDP is an extension of L3 CAT. The presence of the L3 CDP feature is enumerated via CPUID.(EAX=10H, </span>
<span id="tk_699" class="t s3_699">ECX=1):ECX.CDP[bit 2] (see Figure 18-32). Most of the CPUID.(EAX=10H, ECX=1) sub-leaf data that applies to </span>
<span id="tl_699" class="t s3_699">CAT also apply to CDP. However, CPUID.(EAX=10H, ECX=1):EDX.COS_MAX_CAT specifies the maximum COS </span>
<span id="tm_699" class="t s3_699">applicable to CAT-only operation. For CDP operations, COS_MAX_CDP is equal to (CPUID.(EAX=10H, </span>
<span id="tn_699" class="t s3_699">ECX=1):EDX.COS_MAX_CAT &gt;&gt;1). </span>
<span id="to_699" class="t s3_699">If CPUID.(EAX=10H, ECX=1):ECX.CDP[bit 2] =1, the processor supports CDP and provides a new MSR </span>
<span id="tp_699" class="t s3_699">IA32_L3_QOS_CFG at address 0C81H. The layout of IA32_L3_QOS_CFG is shown in Figure 18-36. The bit field </span>
<span id="tq_699" class="t s3_699">definition of IA32_L3_QOS_CFG are: </span>
<span id="tr_699" class="t s5_699">• </span><span id="ts_699" class="t s3_699">Bit 0: L3 CDP Enable. If set, enables CDP, maps CAT mask MSRs into pairs of Data Mask and Code Mask MSRs. </span>
<span id="tt_699" class="t s3_699">The maximum allowed value to write into IA32_PQR_ASSOC.COS is COS_MAX_CDP. </span>
<span id="tu_699" class="t s5_699">• </span><span id="tv_699" class="t s3_699">Bits 63:1: Reserved. Attempts to write to reserved bits result in a #GP(0). </span>
<span id="tw_699" class="t s3_699">IA32_L3_QOS_CFG default values are all 0s at RESET, the mask MSRs are all 1s. Hence, all logical processors are </span>
<span id="tx_699" class="t s3_699">initialized in COS0 allocated with the entire L3 with CDP disabled, until software programs CAT and CDP. The scope </span>
<span id="ty_699" class="t s3_699">of the IA32_L3_QOS_CFG MSR is defined to be the same scope as the L3 cache (e.g., typically per processor </span>
<span id="tz_699" class="t s3_699">socket). Refer to Section 18.19.7 for software considerations while enabling or disabling L3 CDP. </span>
<span id="t10_699" class="t s6_699">18.19.5.1 </span><span id="t11_699" class="t s6_699">Mapping Between L3 CDP Masks and CAT Masks </span>
<span id="t12_699" class="t s3_699">When CDP is enabled, the existing CAT mask MSR space is re-mapped to provide a code mask and a data mask per </span>
<span id="t13_699" class="t s3_699">COS. The re-mapping is shown in Table 18-19. </span>
<span id="t14_699" class="t s7_699">Figure 18-36. </span><span id="t15_699" class="t s7_699">Layout of IA32_L3_QOS_CFG </span>
<span id="t16_699" class="t s8_699">0 </span><span id="t17_699" class="t s8_699">2 </span><span id="t18_699" class="t s8_699">63 </span><span id="t19_699" class="t s8_699">1 </span>
<span id="t1a_699" class="t s8_699">Reserved </span>
<span id="t1b_699" class="t s9_699">IA32_L3_QOS_CFG </span>
<span id="t1c_699" class="t s8_699">3 </span>
<span id="t1d_699" class="t s9_699">L3 CDP Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
