# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sinus_step_start.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/6fc8/hdl/vhdl/sinus_regslice_both.vhd" \
"../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/6fc8/hdl/vhdl/sinus_sin_table.vhd" \
"../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/6fc8/hdl/vhdl/sinus.vhd" \
"../../../../sinus_step_start.ip_user_files/bd/design_1/ip/design_1_sinus_0_0/sim/design_1_sinus_0_0.vhd" \
"../../../../sinus_step_start.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
