{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592343173539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592343173539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 16:32:53 2020 " "Processing started: Tue Jun 16 16:32:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592343173539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1592343173539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7segdisplay -c 7segdisplay --convert_bdf_to_verilog=U:/CPRE281/lab05/lab5blocks.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7segdisplay -c 7segdisplay --convert_bdf_to_verilog=U:/CPRE281/lab05/lab5blocks.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1592343173539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5blocks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5blocks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab5blocks " "Found entity 1: lab5blocks" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592343174195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592343174195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1592343174226 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name5 \"out\[6..0\]\" (ID seven_seg_decoder:inst) " "Width mismatch in pin_name5 -- source is \"\"out\[6..0\]\" (ID seven_seg_decoder:inst)\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 72 392 552 152 "inst" "" } { 96 552 728 112 "pin_name5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name6 \"out\[6..0\]\" (ID seven_seg_decoder:inst2) " "Width mismatch in pin_name6 -- source is \"\"out\[6..0\]\" (ID seven_seg_decoder:inst2)\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 160 392 552 240 "inst2" "" } { 184 552 728 200 "pin_name6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name7 \"out\[6..0\]\" (ID seven_seg_decoder:inst3) " "Width mismatch in pin_name7 -- source is \"\"out\[6..0\]\" (ID seven_seg_decoder:inst3)\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 256 392 552 336 "inst3" "" } { 280 552 728 296 "pin_name7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name8 \"out\[6..0\]\" (ID seven_seg_decoder:inst4) " "Width mismatch in pin_name8 -- source is \"\"out\[6..0\]\" (ID seven_seg_decoder:inst4)\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 344 392 552 424 "inst4" "" } { 368 552 728 384 "pin_name8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in\[3..0\] seven_seg_decoder inst \"pin_name1\" " "Width mismatch in port \"in\[3..0\]\" of instance \"inst\" and type seven_seg_decoder -- source is \"\"pin_name1\"\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 96 216 392 112 "pin_name1" "" } { 72 392 552 152 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in\[3..0\] seven_seg_decoder inst2 \"pin_name2\" " "Width mismatch in port \"in\[3..0\]\" of instance \"inst2\" and type seven_seg_decoder -- source is \"\"pin_name2\"\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 184 216 392 200 "pin_name2" "" } { 160 392 552 240 "inst2" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in\[3..0\] seven_seg_decoder inst3 \"pin_name3\" " "Width mismatch in port \"in\[3..0\]\" of instance \"inst3\" and type seven_seg_decoder -- source is \"\"pin_name3\"\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 280 216 392 296 "pin_name3" "" } { 256 392 552 336 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in\[3..0\] seven_seg_decoder inst4 \"pin_name4\" " "Width mismatch in port \"in\[3..0\]\" of instance \"inst4\" and type seven_seg_decoder -- source is \"\"pin_name4\"\"" {  } { { "lab5blocks.bdf" "" { Schematic "U:/CPRE281/lab05/lab5blocks.bdf" { { 368 216 392 384 "pin_name4" "" } { 344 392 552 424 "inst4" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1592343174235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 9 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592343174297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 16 16:32:54 2020 " "Processing ended: Tue Jun 16 16:32:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592343174297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592343174297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592343174297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1592343174297 ""}
