

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Wed Feb 16 00:45:52 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _TRISC	set	3988
    53  0000                     _T2CON	set	4042
    54  0000                     _CCP2CONbits	set	4026
    55  0000                     _CCPR2L	set	4027
    56  0000                     _PR2	set	4043
    57  0000                     _INTCON2bits	set	4081
    58  0000                     _TRISB	set	3987
    59  0000                     _INTCON3bits	set	4080
    60  0000                     _LATCbits	set	3979
    61  0000                     _INTCONbits	set	4082
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66  000120                     __pcinit:
    67                           	callstack 0
    68  000120                     start_initialization:
    69                           	callstack 0
    70  000120                     __initialization:
    71                           	callstack 0
    72                           
    73                           ; Clear objects allocated to COMRAM (3 bytes)
    74  000120  6A03               	clrf	(__pbssCOMRAM+2)& (0+255),c
    75  000122  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    76  000124  6A01               	clrf	__pbssCOMRAM& (0+255),c
    77  000126                     end_of_initialization:
    78                           	callstack 0
    79  000126                     __end_of__initialization:
    80                           	callstack 0
    81  000126  9007               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    82  000128  9207               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    83  00012A  0100               	movlb	0
    84  00012C  EF5F  F000         	goto	_main	;jump to C main() function
    85                           
    86                           	psect	bssCOMRAM
    87  000001                     __pbssCOMRAM:
    88                           	callstack 0
    89  000001                     _dutyCycle:
    90                           	callstack 0
    91  000001                     	ds	2
    92  000003                     _pct:
    93                           	callstack 0
    94  000003                     	ds	1
    95                           
    96                           	psect	cstackCOMRAM
    97  000004                     __pcstackCOMRAM:
    98                           	callstack 0
    99  000004                     ??_extInt:
   100  000004                     
   101                           ; 1 bytes @ 0x0
   102  000004                     	ds	1
   103  000005                     ??_main:
   104                           
   105                           ; 1 bytes @ 0x1
   106  000005                     	ds	2
   107                           
   108 ;;
   109 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   110 ;;
   111 ;; *************** function _main *****************
   112 ;; Defined at:
   113 ;;		line 48 in file "main.c"
   114 ;; Parameters:    Size  Location     Type
   115 ;;		None
   116 ;; Auto vars:     Size  Location     Type
   117 ;;		None
   118 ;; Return value:  Size  Location     Type
   119 ;;                  1    wreg      void 
   120 ;; Registers used:
   121 ;;		wreg, status,2, status,0
   122 ;; Tracked objects:
   123 ;;		On entry : 0/0
   124 ;;		On exit  : 0/0
   125 ;;		Unchanged: 0/0
   126 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   127 ;;      Params:         0       0       0       0       0       0       0       0       0
   128 ;;      Locals:         0       0       0       0       0       0       0       0       0
   129 ;;      Temps:          2       0       0       0       0       0       0       0       0
   130 ;;      Totals:         2       0       0       0       0       0       0       0       0
   131 ;;Total ram usage:        2 bytes
   132 ;; Hardware stack levels required when called: 1
   133 ;; This function calls:
   134 ;;		Nothing
   135 ;; This function is called by:
   136 ;;		Startup code after reset
   137 ;; This function uses a non-reentrant model
   138 ;;
   139                           
   140                           	psect	text0
   141  0000BE                     __ptext0:
   142                           	callstack 0
   143  0000BE                     _main:
   144                           	callstack 30
   145  0000BE                     
   146                           ;main.c: 51:     INTCONbits.PEIE = 1;
   147  0000BE  0E03               	movlw	3
   148  0000C0  6E93               	movwf	147,c	;volatile
   149  0000C2                     
   150                           ;main.c: 52:     INTCONbits.INT0IF = 0;
   151  0000C2  88F2               	bsf	242,4,c	;volatile
   152  0000C4                     
   153                           ;main.c: 53:     INTCON3bits.INT1IF = 0;
   154  0000C4  86F0               	bsf	240,3,c	;volatile
   155  0000C6                     
   156                           ;main.c: 54: 
   157  0000C6  9EF1               	bcf	241,7,c	;volatile
   158  0000C8                     
   159                           ;main.c: 55: 
   160  0000C8  9CF1               	bcf	241,6,c	;volatile
   161  0000CA                     
   162                           ;main.c: 58:         CCPR2L = (char)((dutyCycle & 0xFFFC) >> 2);
   163  0000CA  68CB               	setf	203,c	;volatile
   164                           
   165                           ;main.c: 59:         CCP2CONbits.DC2B = (char)(dutyCycle & 0x03);
   166  0000CC  0E00               	movlw	0
   167  0000CE  6EBB               	movwf	187,c	;volatile
   168                           
   169                           ;main.c: 60:     }
   170  0000D0  0ECF               	movlw	-49
   171  0000D2  16BA               	andwf	186,f,c	;volatile
   172                           
   173                           ;main.c: 61: }
   174  0000D4  0E06               	movlw	6
   175  0000D6  6ECA               	movwf	202,c	;volatile
   176  0000D8  0E00               	movlw	0
   177  0000DA  6E94               	movwf	148,c	;volatile
   178  0000DC  90BA               	bcf	186,0,c	;volatile
   179  0000DE  92BA               	bcf	186,1,c	;volatile
   180  0000E0  84BA               	bsf	186,2,c	;volatile
   181  0000E2  86BA               	bsf	186,3,c	;volatile
   182  0000E4  8EF2               	bsf	242,7,c	;volatile
   183  0000E6  8CF2               	bsf	242,6,c	;volatile
   184  0000E8  92F2               	bcf	242,1,c	;volatile
   185  0000EA  90F0               	bcf	240,0,c	;volatile
   186  0000EC                     l762:
   187  0000EC  C001  F005         	movff	_dutyCycle,??_main
   188  0000F0  C002  F006         	movff	_dutyCycle+1,??_main+1
   189  0000F4  90D8               	bcf	status,0,c
   190  0000F6  3206               	rrcf	(??_main+1)^0,f,c
   191  0000F8  3205               	rrcf	??_main^0,f,c
   192  0000FA  90D8               	bcf	status,0,c
   193  0000FC  3206               	rrcf	(??_main+1)^0,f,c
   194  0000FE  3205               	rrcf	??_main^0,f,c
   195  000100  5005               	movf	??_main^0,w,c
   196  000102  6EBB               	movwf	187,c	;volatile
   197  000104  C001  F005         	movff	_dutyCycle,??_main
   198  000108  0E03               	movlw	3
   199  00010A  1605               	andwf	??_main^0,f,c
   200  00010C  3A05               	swapf	??_main^0,f,c
   201  00010E  50BA               	movf	186,w,c	;volatile
   202  000110  1805               	xorwf	??_main^0,w,c
   203  000112  0BCF               	andlw	-49
   204  000114  1805               	xorwf	??_main^0,w,c
   205  000116  6EBA               	movwf	186,c	;volatile
   206  000118  EF76  F000         	goto	l762
   207  00011C  EF07  F000         	goto	start
   208  000120                     __end_of_main:
   209                           	callstack 0
   210                           
   211 ;; *************** function _extInt *****************
   212 ;; Defined at:
   213 ;;		line 25 in file "main.c"
   214 ;; Parameters:    Size  Location     Type
   215 ;;		None
   216 ;; Auto vars:     Size  Location     Type
   217 ;;		None
   218 ;; Return value:  Size  Location     Type
   219 ;;                  1    wreg      void 
   220 ;; Registers used:
   221 ;;		wreg, status,2, status,0
   222 ;; Tracked objects:
   223 ;;		On entry : 0/0
   224 ;;		On exit  : 0/0
   225 ;;		Unchanged: 0/0
   226 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   227 ;;      Params:         0       0       0       0       0       0       0       0       0
   228 ;;      Locals:         0       0       0       0       0       0       0       0       0
   229 ;;      Temps:          1       0       0       0       0       0       0       0       0
   230 ;;      Totals:         1       0       0       0       0       0       0       0       0
   231 ;;Total ram usage:        1 bytes
   232 ;; Hardware stack levels used: 1
   233 ;; This function calls:
   234 ;;		Nothing
   235 ;; This function is called by:
   236 ;;		Interrupt level 2
   237 ;; This function uses a non-reentrant model
   238 ;;
   239                           
   240                           	psect	intcode
   241  000008                     __pintcode:
   242                           	callstack 0
   243  000008                     _extInt:
   244                           	callstack 30
   245                           
   246                           ;incstack = 0
   247  000008  8207               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   248  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   249                           
   250                           	psect	intcode_body
   251  000012                     __pintcode_body:
   252                           	callstack 30
   253  000012                     int_func:
   254                           	callstack 30
   255  000012  0006               	pop		; remove dummy address from shadow register refresh
   256  000014                     
   257                           ;main.c: 26: }
   258  000014  A2F2               	btfss	242,1,c	;volatile
   259  000016  EF0F  F000         	goto	i2u1_41
   260  00001A  EF11  F000         	goto	i2u1_40
   261  00001E                     i2u1_41:
   262  00001E  EF34  F000         	goto	i2l29
   263  000022                     i2u1_40:
   264  000022                     
   265                           ;main.c: 27: 
   266  000022  92F2               	bcf	242,1,c	;volatile
   267  000024                     
   268                           ;main.c: 28: 
   269  000024  B48B               	btfsc	139,2,c	;volatile
   270  000026  EF17  F000         	goto	i2u2_41
   271  00002A  EF1A  F000         	goto	i2u2_40
   272  00002E                     i2u2_41:
   273  00002E  0E01               	movlw	1
   274  000030  EF1B  F000         	goto	i2u2_46
   275  000034                     i2u2_40:
   276  000034  0E00               	movlw	0
   277  000036                     i2u2_46:
   278  000036  0AFF               	xorlw	255
   279  000038  6E04               	movwf	??_extInt^0,c
   280  00003A  4604               	rlncf	??_extInt^0,f,c
   281  00003C  4604               	rlncf	??_extInt^0,f,c
   282  00003E  508B               	movf	139,w,c	;volatile
   283  000040  1804               	xorwf	??_extInt^0,w,c
   284  000042  0BFB               	andlw	-5
   285  000044  1804               	xorwf	??_extInt^0,w,c
   286  000046  6E8B               	movwf	139,c	;volatile
   287                           
   288                           ;main.c: 29: void main (void) {
   289  000048  0E64               	movlw	100
   290  00004A  6003               	cpfslt	_pct^0,c
   291  00004C  EF2A  F000         	goto	i2u3_41
   292  000050  EF2C  F000         	goto	i2u3_40
   293  000054                     i2u3_41:
   294  000054  EF5D  F000         	goto	i2l34
   295  000058                     i2u3_40:
   296  000058                     
   297                           ;main.c: 30: 
   298  000058  0E64               	movlw	100
   299  00005A  2601               	addwf	_dutyCycle^0,f,c
   300  00005C  0E00               	movlw	0
   301  00005E  2202               	addwfc	(_dutyCycle+1)^0,f,c
   302                           
   303                           ;main.c: 31: 
   304  000060  0E0A               	movlw	10
   305  000062  2603               	addwf	_pct^0,f,c
   306  000064  EF5D  F000         	goto	i2l34
   307  000068                     i2l29:
   308  000068  A0F0               	btfss	240,0,c	;volatile
   309  00006A  EF39  F000         	goto	i2u4_41
   310  00006E  EF3B  F000         	goto	i2u4_40
   311  000072                     i2u4_41:
   312  000072  EF5D  F000         	goto	i2l34
   313  000076                     i2u4_40:
   314  000076                     
   315                           ;main.c: 36:     INTCON2bits.INTEDG0 = 0;
   316  000076  90F0               	bcf	240,0,c	;volatile
   317  000078                     
   318                           ;main.c: 37: 
   319  000078  BC8B               	btfsc	139,6,c	;volatile
   320  00007A  EF41  F000         	goto	i2u5_41
   321  00007E  EF44  F000         	goto	i2u5_40
   322  000082                     i2u5_41:
   323  000082  0E01               	movlw	1
   324  000084  EF45  F000         	goto	i2u5_46
   325  000088                     i2u5_40:
   326  000088  0E00               	movlw	0
   327  00008A                     i2u5_46:
   328  00008A  0AFF               	xorlw	255
   329  00008C  6E04               	movwf	??_extInt^0,c
   330  00008E  3A04               	swapf	??_extInt^0,f,c
   331  000090  4604               	rlncf	??_extInt^0,f,c
   332  000092  4604               	rlncf	??_extInt^0,f,c
   333  000094  508B               	movf	139,w,c	;volatile
   334  000096  1804               	xorwf	??_extInt^0,w,c
   335  000098  0BBF               	andlw	-65
   336  00009A  1804               	xorwf	??_extInt^0,w,c
   337  00009C  6E8B               	movwf	139,c	;volatile
   338  00009E                     
   339                           ;main.c: 38: 
   340  00009E  5003               	movf	_pct^0,w,c
   341  0000A0  B4D8               	btfsc	status,2,c
   342  0000A2  EF55  F000         	goto	i2u6_41
   343  0000A6  EF57  F000         	goto	i2u6_40
   344  0000AA                     i2u6_41:
   345  0000AA  EF5D  F000         	goto	i2l34
   346  0000AE                     i2u6_40:
   347  0000AE                     
   348                           ;main.c: 39:     PR2=255;
   349  0000AE  0E64               	movlw	100
   350  0000B0  5E01               	subwf	_dutyCycle^0,f,c
   351  0000B2  0E00               	movlw	0
   352  0000B4  5A02               	subwfb	(_dutyCycle+1)^0,f,c
   353                           
   354                           ;main.c: 40:     CCPR2L=0x00;
   355  0000B6  0E0A               	movlw	10
   356  0000B8  5E03               	subwf	_pct^0,f,c
   357  0000BA                     i2l34:
   358  0000BA  9207               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   359  0000BC  0011               	retfie		f
   360  0000BE                     __end_of_extInt:
   361                           	callstack 0
   362  0000                     
   363                           	psect	rparam
   364  0000                     
   365                           	psect	temp
   366  000007                     btemp:
   367                           	callstack 0
   368  000007                     	ds	1
   369  0000                     int$flags	set	btemp
   370  0000                     wtemp8	set	btemp+1
   371  0000                     ttemp5	set	btemp+1
   372  0000                     ttemp6	set	btemp+4
   373  0000                     ttemp7	set	btemp+8
   374                           
   375                           	psect	idloc
   376                           
   377                           ;Config register IDLOC0 @ 0x200000
   378                           ;	unspecified, using default values
   379  200000                     	org	2097152
   380  200000  FF                 	db	255
   381                           
   382                           ;Config register IDLOC1 @ 0x200001
   383                           ;	unspecified, using default values
   384  200001                     	org	2097153
   385  200001  FF                 	db	255
   386                           
   387                           ;Config register IDLOC2 @ 0x200002
   388                           ;	unspecified, using default values
   389  200002                     	org	2097154
   390  200002  FF                 	db	255
   391                           
   392                           ;Config register IDLOC3 @ 0x200003
   393                           ;	unspecified, using default values
   394  200003                     	org	2097155
   395  200003  FF                 	db	255
   396                           
   397                           ;Config register IDLOC4 @ 0x200004
   398                           ;	unspecified, using default values
   399  200004                     	org	2097156
   400  200004  FF                 	db	255
   401                           
   402                           ;Config register IDLOC5 @ 0x200005
   403                           ;	unspecified, using default values
   404  200005                     	org	2097157
   405  200005  FF                 	db	255
   406                           
   407                           ;Config register IDLOC6 @ 0x200006
   408                           ;	unspecified, using default values
   409  200006                     	org	2097158
   410  200006  FF                 	db	255
   411                           
   412                           ;Config register IDLOC7 @ 0x200007
   413                           ;	unspecified, using default values
   414  200007                     	org	2097159
   415  200007  FF                 	db	255
   416                           
   417                           	psect	config
   418                           
   419                           ;Config register CONFIG1L @ 0x300000
   420                           ;	PLL Prescaler Selection bits
   421                           ;	PLLDIV = 0x0, unprogrammed default
   422                           ;	System Clock Postscaler Selection bits
   423                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   424                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   425                           ;	USBDIV = 0x0, unprogrammed default
   426  300000                     	org	3145728
   427  300000  00                 	db	0
   428                           
   429                           ;Config register CONFIG1H @ 0x300001
   430                           ;	Oscillator Selection bits
   431                           ;	FOSC = HS, HS oscillator (HS)
   432                           ;	Fail-Safe Clock Monitor Enable bit
   433                           ;	FCMEN = 0x0, unprogrammed default
   434                           ;	Internal/External Oscillator Switchover bit
   435                           ;	IESO = 0x0, unprogrammed default
   436  300001                     	org	3145729
   437  300001  0C                 	db	12
   438                           
   439                           ;Config register CONFIG2L @ 0x300002
   440                           ;	Power-up Timer Enable bit
   441                           ;	PWRT = ON, PWRT enabled
   442                           ;	Brown-out Reset Enable bits
   443                           ;	BOR = 0x3, unprogrammed default
   444                           ;	Brown-out Reset Voltage bits
   445                           ;	BORV = 0x3, unprogrammed default
   446                           ;	USB Voltage Regulator Enable bit
   447                           ;	VREGEN = 0x0, unprogrammed default
   448  300002                     	org	3145730
   449  300002  1E                 	db	30
   450                           
   451                           ;Config register CONFIG2H @ 0x300003
   452                           ;	Watchdog Timer Enable bit
   453                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   454                           ;	Watchdog Timer Postscale Select bits
   455                           ;	WDTPS = 0xF, unprogrammed default
   456  300003                     	org	3145731
   457  300003  1E                 	db	30
   458                           
   459                           ; Padding undefined space
   460  300004                     	org	3145732
   461  300004  FF                 	db	255
   462                           
   463                           ;Config register CONFIG3H @ 0x300005
   464                           ;	CCP2 MUX bit
   465                           ;	CCP2MX = 0x1, unprogrammed default
   466                           ;	PORTB A/D Enable bit
   467                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   468                           ;	Low-Power Timer 1 Oscillator Enable bit
   469                           ;	LPT1OSC = 0x0, unprogrammed default
   470                           ;	MCLR Pin Enable bit
   471                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   472  300005                     	org	3145733
   473  300005  01                 	db	1
   474                           
   475                           ;Config register CONFIG4L @ 0x300006
   476                           ;	Stack Full/Underflow Reset Enable bit
   477                           ;	STVREN = 0x1, unprogrammed default
   478                           ;	Single-Supply ICSP Enable bit
   479                           ;	LVP = OFF, Single-Supply ICSP disabled
   480                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   481                           ;	ICPRT = 0x0, unprogrammed default
   482                           ;	Extended Instruction Set Enable bit
   483                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   484                           ;	Background Debugger Enable bit
   485                           ;	DEBUG = 0x1, unprogrammed default
   486  300006                     	org	3145734
   487  300006  81                 	db	129
   488                           
   489                           ; Padding undefined space
   490  300007                     	org	3145735
   491  300007  FF                 	db	255
   492                           
   493                           ;Config register CONFIG5L @ 0x300008
   494                           ;	unspecified, using default values
   495                           ;	Code Protection bit
   496                           ;	CP0 = 0x1, unprogrammed default
   497                           ;	Code Protection bit
   498                           ;	CP1 = 0x1, unprogrammed default
   499                           ;	Code Protection bit
   500                           ;	CP2 = 0x1, unprogrammed default
   501                           ;	Code Protection bit
   502                           ;	CP3 = 0x1, unprogrammed default
   503  300008                     	org	3145736
   504  300008  0F                 	db	15
   505                           
   506                           ;Config register CONFIG5H @ 0x300009
   507                           ;	unspecified, using default values
   508                           ;	Boot Block Code Protection bit
   509                           ;	CPB = 0x1, unprogrammed default
   510                           ;	Data EEPROM Code Protection bit
   511                           ;	CPD = 0x1, unprogrammed default
   512  300009                     	org	3145737
   513  300009  C0                 	db	192
   514                           
   515                           ;Config register CONFIG6L @ 0x30000A
   516                           ;	unspecified, using default values
   517                           ;	Write Protection bit
   518                           ;	WRT0 = 0x1, unprogrammed default
   519                           ;	Write Protection bit
   520                           ;	WRT1 = 0x1, unprogrammed default
   521                           ;	Write Protection bit
   522                           ;	WRT2 = 0x1, unprogrammed default
   523                           ;	Write Protection bit
   524                           ;	WRT3 = 0x1, unprogrammed default
   525  30000A                     	org	3145738
   526  30000A  0F                 	db	15
   527                           
   528                           ;Config register CONFIG6H @ 0x30000B
   529                           ;	unspecified, using default values
   530                           ;	Configuration Register Write Protection bit
   531                           ;	WRTC = 0x1, unprogrammed default
   532                           ;	Boot Block Write Protection bit
   533                           ;	WRTB = 0x1, unprogrammed default
   534                           ;	Data EEPROM Write Protection bit
   535                           ;	WRTD = 0x1, unprogrammed default
   536  30000B                     	org	3145739
   537  30000B  E0                 	db	224
   538                           
   539                           ;Config register CONFIG7L @ 0x30000C
   540                           ;	unspecified, using default values
   541                           ;	Table Read Protection bit
   542                           ;	EBTR0 = 0x1, unprogrammed default
   543                           ;	Table Read Protection bit
   544                           ;	EBTR1 = 0x1, unprogrammed default
   545                           ;	Table Read Protection bit
   546                           ;	EBTR2 = 0x1, unprogrammed default
   547                           ;	Table Read Protection bit
   548                           ;	EBTR3 = 0x1, unprogrammed default
   549  30000C                     	org	3145740
   550  30000C  0F                 	db	15
   551                           
   552                           ;Config register CONFIG7H @ 0x30000D
   553                           ;	unspecified, using default values
   554                           ;	Boot Block Table Read Protection bit
   555                           ;	EBTRB = 0x1, unprogrammed default
   556  30000D                     	org	3145741
   557  30000D  40                 	db	64
   558                           tosu	equ	0xFFF
   559                           tosh	equ	0xFFE
   560                           tosl	equ	0xFFD
   561                           stkptr	equ	0xFFC
   562                           pclatu	equ	0xFFB
   563                           pclath	equ	0xFFA
   564                           pcl	equ	0xFF9
   565                           tblptru	equ	0xFF8
   566                           tblptrh	equ	0xFF7
   567                           tblptrl	equ	0xFF6
   568                           tablat	equ	0xFF5
   569                           prodh	equ	0xFF4
   570                           prodl	equ	0xFF3
   571                           indf0	equ	0xFEF
   572                           postinc0	equ	0xFEE
   573                           postdec0	equ	0xFED
   574                           preinc0	equ	0xFEC
   575                           plusw0	equ	0xFEB
   576                           fsr0h	equ	0xFEA
   577                           fsr0l	equ	0xFE9
   578                           wreg	equ	0xFE8
   579                           indf1	equ	0xFE7
   580                           postinc1	equ	0xFE6
   581                           postdec1	equ	0xFE5
   582                           preinc1	equ	0xFE4
   583                           plusw1	equ	0xFE3
   584                           fsr1h	equ	0xFE2
   585                           fsr1l	equ	0xFE1
   586                           bsr	equ	0xFE0
   587                           indf2	equ	0xFDF
   588                           postinc2	equ	0xFDE
   589                           postdec2	equ	0xFDD
   590                           preinc2	equ	0xFDC
   591                           plusw2	equ	0xFDB
   592                           fsr2h	equ	0xFDA
   593                           fsr2l	equ	0xFD9
   594                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         3
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      3       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _extInt in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _extInt in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _extInt in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _extInt in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _extInt in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _extInt in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _extInt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _extInt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _extInt in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              1 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _extInt                                               1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _extInt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5E      0       0       0        0.0%
COMRAM              5E      3       6       1        6.4%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       6      20        0.0%
DATA                 0      0       6       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Wed Feb 16 00:45:52 2022

                    l740 00C6                      l750 00E0                      l742 00C8  
                    l734 00BE                      l760 00EA                      l752 00E2  
                    l744 00CA                      l736 00C2                      l762 00EC  
                    l754 00E4                      l746 00DC                      l738 00C4  
                    l764 0104                      l756 00E6                      l748 00DE  
                    l758 00E8                      _PR2 000FCB                      _pct 0003  
                   i2l34 00BA                     i2l29 0068                     _main 00BE  
                   btemp 0007                     start 000E             ___param_bank 000000  
                  ?_main 0004                    _T2CON 000FCA                    i2l720 0022  
                  i2l730 009E                    i2l722 0024                    i2l732 00AE  
                  i2l724 0058                    i2l726 0076                    i2l718 0014  
                  i2l728 0078                    _TRISB 000F93                    _TRISC 000F94  
                  ttemp5 0008                    ttemp6 000B                    ttemp7 000F  
                  status 000FD8                    wtemp8 0008          __initialization 0120  
           __end_of_main 0120                   ??_main 0005            __activetblptr 000000  
                 _CCPR2L 000FBB                   i2u1_40 0022                   i2u1_41 001E  
                 i2u2_40 0034                   i2u2_41 002E                   i2u2_46 0036  
                 i2u3_40 0058                   i2u3_41 0054                   i2u4_40 0076  
                 i2u4_41 0072                   i2u5_40 0088                   i2u5_41 0082  
                 i2u5_46 008A                   i2u6_40 00AE                   i2u6_41 00AA  
                 _extInt 0008                   isa$std 000001               __accesstop 0060  
__end_of__initialization 0126            ___rparam_used 000001           __pcstackCOMRAM 0004  
                ?_extInt 0004                  __Hparam 0000                  __Lparam 0000  
                __pcinit 0120          __size_of_extInt 00B6                  __ramtop 0800  
                __ptext0 00BE           __pintcode_body 0012     end_of_initialization 0126  
                int_func 0012              _CCP2CONbits 000FBA           __end_of_extInt 00BE  
    start_initialization 0120                 ??_extInt 0004              __pbssCOMRAM 0001  
              __pintcode 0008                _dutyCycle 0001                 _LATCbits 000F8B  
            _INTCON2bits 000FF1              _INTCON3bits 000FF0                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0062                 isa$xinst 000000  
               int$flags 0007               _INTCONbits 000FF2                 intlevel2 0000  
