# âš¡ Welcome to My Digital Circuit Board âš¡

<div align="center">


```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€-----------------â”
â”‚                  _  ______  _   _ _____ _   _ ___                            â”‚
â”‚                 | |/ /  _ \| | | |_   _| | | |_ _|                           â”‚
â”‚                 | ' /| |_) | | | | | | | |_| || |                            â”‚
â”‚                 | . \|  _ <| |_| | | | |  _  || |                            â”‚
â”‚                 |_|\_\_| \_\\___/  |_| |_| |_|___|                           â”‚
â”‚                                                                              â”‚
â”‚        ğŸ¯ VLSI Enthusiast â€¢ RTL â€¢ Analog â€¢ Physical                          â”‚
â”‚        ğŸ“ Currently: Job Seeking (Dec 2025)                                  â”‚
â”‚        ğŸ”¬ Research: Multi-Voltage SoC Implementation                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€-----------------â”˜

```

</div>

## ğŸ”Œ Terminal Interface

```bash
kruthi@vlsi-workstation:~$ whoami
â”œâ”€â”€ Name: Kruthi Narayana Swamy
â”œâ”€â”€ Role: Graduate Student & Research Assistant
â”œâ”€â”€ University: Northeastern University
â”œâ”€â”€ Graduation: December 2025
â”œâ”€â”€ Status: Actively seeking full-time opportunities
â””â”€â”€ Passion: Designing the future, one transistor at a time

kruthi@vlsi-workstation:~$ cat expertise.txt
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] RTL Design & Verification
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  ] Analog IC Design  
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] Physical Design (RTL-to-GDSII)
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  ] PCB Design & Layout
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ    ] Power Management Systems
[â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  ] EDA Tools Mastery

kruthi@vlsi-workstation:~$ ls current_projects/
ğŸ“ multi_voltage_soc_implementation/
ğŸ“ operational_amplifier_design/
ğŸ“ rtl_to_gdsii_flow_optimization/
ğŸ“ power_gating_techniques/

kruthi@vlsi-workstation:~$ ./run_passion_for_vlsi.sh
ğŸš€ Initializing passion for semiconductor design...
âœ… Love for analog circuits: ACTIVE
âœ… Digital design expertise: LOADED  
âœ… Physical implementation: RUNNING
âœ… Innovation mindset: ENABLED
ğŸ’¡ Ready to contribute to cutting-edge VLSI solutions!
```

-----

## ğŸ¯ Currently Working On

<div align="center">

|ğŸ”§ **Active Projects**             |ğŸ› ï¸ **Technologies**       |ğŸ“Š **Status**   |
|----------------------------------|-------------------------|---------------|
|Multi-Voltage Domain SoC          |UPF, Innovus, Genus      |ğŸŸ¢ In Progress  |
|OpAmp Design (Miller Compensation)|Cadence Virtuoso, GPDK045|ğŸŸ¡ Testing Phase|
|RTL-to-GDSII Flow Automation      |Synopsys, FreePDK45      |ğŸŸ¢ Active       |
|Array Multiplier Optimization     |Verilog, Design Compiler |âœ… Complete     |

</div>

-----

## ğŸ› ï¸ My VLSI Toolkit

<div align="center">

### ğŸ¨ **Design & Simulation**

![Cadence](https://img.shields.io/badge/Cadence_Virtuoso-FF6B35?style=for-the-badge&logo=cadence&logoColor=white)
![Synopsys](https://img.shields.io/badge/Synopsys-1976D2?style=for-the-badge&logo=synopsys&logoColor=white)
![Altium](https://img.shields.io/badge/Altium_Designer-A5915F?style=for-the-badge&logo=altium-designer&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-0066CC?style=for-the-badge&logoColor=white)

### ğŸ’» **Languages & Scripts**

![Verilog](https://img.shields.io/badge/Verilog-FF6B6B?style=for-the-badge&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4ECDC4?style=for-the-badge&logo=v&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)
![TCL](https://img.shields.io/badge/TCL-1f425f?style=for-the-badge&logoColor=white)

### âš¡ **Specialized Skills**

`Clock Tree Synthesis` â€¢ `Static Timing Analysis` â€¢ `DRC/LVS Verification` â€¢ `Power Analysis` â€¢ `Monte Carlo Simulation` â€¢ `PVT Corner Analysis`

</div>

-----

## ğŸ“ˆ My Engineering Journey

```mermaid
timeline
    title VLSI Engineering Timeline
    2019 : Started my Electronics & Communication Engineering journey
         : Visveswaraya Technological University
         : Focus on VLSI Design

    2023 : Started Graduate Studies
         : Northeastern University
         : Focus on Analog & Digital VLSI
    
    2024 : Co-op Experience
         : Vicor Corporation
         : PCB Design & Test Infrastructure
         : Embedded Controller Firmware
    
    2025 : Advanced Coursework
         : Multi-Voltage SoC Design
         : Operational Amplifier Design
         : RTL-to-GDSII Implementation
         : Job Search Phase
```

-----

## ğŸ¯ What Iâ€™m Passionate About

<details>
<summary>ğŸ”¬ <strong>Research & Innovation</strong></summary>
<br>

Iâ€™m deeply passionate about pushing the boundaries of semiconductor design. Currently exploring:

- **Multi-voltage domain architectures** for power-efficient SoCs
- **Advanced power gating techniques** with isolation cells and retention registers
- **Analog circuit optimization** through systematic design methodologies
- **Physical design challenges** in modern technology nodes

</details>

<details>
<summary>ğŸ“ <strong>Continuous Learning</strong></summary>
<br>

Learning never stops in VLSI! Iâ€™m constantly expanding my knowledge in:

- Latest EDA tool features and methodologies
- Emerging semiconductor technologies and processes
- Industry best practices for design verification
- Advanced analog and mixed-signal design techniques

</details>

<details>
<summary>ğŸ’¼ <strong>Industry Impact</strong></summary>
<br>

I believe in creating technology that makes a difference. My focus areas include:

- **Energy-efficient designs** for sustainable electronics
- **Robust circuits** that meet strict PVT specifications
- **Automated design flows** that improve productivity
- **Innovative solutions** to complex engineering challenges

</details>

-----

## ğŸš€ Featured Projects

<div align="center">

[![Multi-Voltage SoC](https://img.shields.io/badge/ğŸ”‹_Multi--Voltage_SoC-Power_Management-blue?style=for-the-badge)](https://github.com/kruthi2316/Multi-Voltage-Domain-SoC-Implementation-with-Advanced-Power-Optimization)
[![OpAmp Design](https://img.shields.io/badge/ğŸ“¡_OpAmp_Design-Analog_Circuits-green?style=for-the-badge)](https://github.com/kruthi2316/Design-and-Implementation-of-a-Low-Power-Two-Stage-CMOS-Op-amp-with-Miller-Compensation)
[![RTL2GDS Flow](https://img.shields.io/badge/âš™ï¸_RTL2GDS_Flow-Physical_Design-orange?style=for-the-badge)](https://github.com/kruthi2316/RTL-to-GDSII-Implementation-of-4-bit-Synchronous-Counter-in-45nm-CMOS-Technology)
[![Array Multiplier](https://img.shields.io/badge/ğŸ”¢_Array_Multiplier-Digital_Design-purple?style=for-the-badge)](https://github.com/kruthi2316/A-Comparative-Analysis-of-8-bit-Multiplier-Designs-in-Cadence-Virtuoso)

</div>

-----

## ğŸ“Š GitHub Analytics

<div align="center">

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=kruthi2316&show_icons=true&theme=tokyonight&hide_border=true&bg_color=0D1117)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=kruthi2316&layout=compact&theme=tokyonight&hide_border=true&bg_color=0D1117)

![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=kruthi2316&theme=tokyonight&hide_border=true&background=0D1117)

</div>

-----

## ğŸ¤ Letâ€™s Connect & Collaborate!

<div align="center">

**ğŸ¯ Actively seeking full-time opportunities in:**

- RTL Design Engineer
- Physical Design Engineer
- Analog IC Design Engineer
- VLSI Backend Engineer

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/kruthi-narayana-swamy/)
[![Email](https://img.shields.io/badge/Email-Contact-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:kruthi2316@gmail.com)
[![Portfolio](https://img.shields.io/badge/Portfolio-View-FF5722?style=for-the-badge&logo=web&logoColor=white)](https://kruthi-narayana-swamy.vercel.app/)

-----

### ğŸ’¡ *â€œIn VLSI, every transistor tells a story. Iâ€™m here to write the next chapter.â€*

```
ğŸ”„ This profile updates automatically with my latest contributions
â­ If you find my work interesting, feel free to star my repositories!
ğŸ¤ Open to collaborations and discussions about VLSI design
```

</div>

-----

<div align="center">
  <img src="https://komarev.com/ghpvc/?username=kruthi2316&label=Profile%20Views&color=0e75b6&style=flat" alt="Profile Views" />
</div>

<!--
**kruthi2316/kruthi2316** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
