-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cabac_top_decode_regular is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
    bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    bStream_ce0 : OUT STD_LOGIC;
    bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ctxTables_ce0 : OUT STD_LOGIC;
    ctxTables_we0 : OUT STD_LOGIC;
    ctxTables_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cabac_top_decode_regular is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal lpsTable_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lpsTable_ce0 : STD_LOGIC;
    signal lpsTable_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal transMPS_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal transMPS_ce0 : STD_LOGIC;
    signal transMPS_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal transLPS_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal transLPS_ce0 : STD_LOGIC;
    signal transLPS_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ctxTables_addr_reg_349 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ctxState_reg_359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln34_1_fu_201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln34_1_reg_370 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln229_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln229_reg_375 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal xor_ln1076_1_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1076_1_reg_407 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1076_fu_240_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1076_reg_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1076_2_fu_260_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1076_2_reg_417 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_idle : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_ready : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_ce0 : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_n_bits_held_0_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_n_bits_held_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_held_aligned_word_0_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_held_aligned_word_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_currIdx_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_currIdx_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_phi_ln65_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_phi_ln65_out_ap_vld : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_ivlCurrRange_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_ivlCurrRange_1_out_ap_vld : STD_LOGIC;
    signal grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln34_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal pState_fu_168_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal qRangeIdx_fu_178_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1076_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valMps_fu_215_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1076_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1076_1_fu_247_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln229_1_fu_223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln1076_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln1076 : IN STD_LOGIC_VECTOR (31 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_n_bits_held_0_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_n_bits_held_0_out_ap_vld : OUT STD_LOGIC;
        state_bstate_held_aligned_word_0_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_0_out_ap_vld : OUT STD_LOGIC;
        state_bstate_currIdx_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_currIdx_0_out_ap_vld : OUT STD_LOGIC;
        phi_ln65_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        phi_ln65_out_ap_vld : OUT STD_LOGIC;
        state_ivlCurrRange_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_ivlCurrRange_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_decode_regular_lpsTable_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_decode_regular_transMPS_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component cabac_top_decode_regular_transLPS_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;



begin
    lpsTable_U : component cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lpsTable_address0,
        ce0 => lpsTable_ce0,
        q0 => lpsTable_q0);

    transMPS_U : component cabac_top_decode_regular_transMPS_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => transMPS_address0,
        ce0 => transMPS_ce0,
        q0 => transMPS_q0);

    transLPS_U : component cabac_top_decode_regular_transLPS_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => transLPS_address0,
        ce0 => transLPS_ce0,
        q0 => transLPS_q0);

    grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149 : component cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start,
        ap_done => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done,
        ap_idle => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_idle,
        ap_ready => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_ready,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read4 => p_read4,
        select_ln1076_2 => select_ln1076_2_reg_417,
        select_ln1076 => select_ln1076_reg_412,
        bStream_address0 => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_address0,
        bStream_ce0 => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_ce0,
        bStream_q0 => bStream_q0,
        state_bstate_n_bits_held_0_out => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_n_bits_held_0_out,
        state_bstate_n_bits_held_0_out_ap_vld => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_n_bits_held_0_out_ap_vld,
        state_bstate_held_aligned_word_0_out => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_held_aligned_word_0_out,
        state_bstate_held_aligned_word_0_out_ap_vld => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_held_aligned_word_0_out_ap_vld,
        state_bstate_currIdx_0_out => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_currIdx_0_out,
        state_bstate_currIdx_0_out_ap_vld => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_currIdx_0_out_ap_vld,
        phi_ln65_out => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_phi_ln65_out,
        phi_ln65_out_ap_vld => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_phi_ln65_out_ap_vld,
        state_ivlCurrRange_1_out => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_ivlCurrRange_1_out,
        state_ivlCurrRange_1_out_ap_vld => grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_ivlCurrRange_1_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_ready = ap_const_logic_1)) then 
                    grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                ctxState_reg_359 <= ctxTables_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                select_ln1076_2_reg_417 <= select_ln1076_2_fu_260_p3;
                select_ln1076_reg_412 <= select_ln1076_fu_240_p3;
                xor_ln1076_1_reg_407 <= xor_ln1076_1_fu_234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sub_ln229_reg_375 <= sub_ln229_fu_205_p2;
                    zext_ln34_1_reg_370(7 downto 0) <= zext_ln34_1_fu_201_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln34_1_reg_370(31 downto 8) <= "000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done)
    begin
        if ((grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_ivlCurrRange_1_out;
    ap_return_1 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_currIdx_0_out;
    ap_return_2 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_n_bits_held_0_out;
    ap_return_3 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_state_bstate_held_aligned_word_0_out;
    ap_return_4 <= xor_ln1076_1_reg_407;
    ap_return_5 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_phi_ln65_out;
    bStream_address0 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_address0;
    bStream_ce0 <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_bStream_ce0;
    ctxTables_addr_reg_349 <= ap_const_lv64_1(9 - 1 downto 0);

    ctxTables_address0_assign_proc : process(ap_CS_fsm_state1, ctxTables_addr_reg_349, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ctxTables_address0 <= ctxTables_addr_reg_349;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            ctxTables_address0 <= ap_const_lv64_1(9 - 1 downto 0);
        else 
            ctxTables_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ctxTables_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            ctxTables_ce0 <= ap_const_logic_1;
        else 
            ctxTables_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctxTables_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1076_1_fu_247_p3),8));

    ctxTables_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ctxTables_we0 <= ap_const_logic_1;
        else 
            ctxTables_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start <= grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_149_ap_start_reg;
    icmp_ln1076_fu_218_p2 <= "1" when (unsigned(sub_ln229_reg_375) > unsigned(p_read1)) else "0";
    lpsTable_address0 <= zext_ln34_fu_196_p1(8 - 1 downto 0);

    lpsTable_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lpsTable_ce0 <= ap_const_logic_1;
        else 
            lpsTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pState_fu_168_p4 <= ctxTables_q0(6 downto 1);
    qRangeIdx_fu_178_p4 <= p_read(7 downto 6);
    select_ln1076_1_fu_247_p3 <= 
        transMPS_q0 when (icmp_ln1076_fu_218_p2(0) = '1') else 
        transLPS_q0;
    select_ln1076_2_fu_260_p3 <= 
        p_read1 when (icmp_ln1076_fu_218_p2(0) = '1') else 
        sub_ln229_1_fu_223_p2;
    select_ln1076_fu_240_p3 <= 
        sub_ln229_reg_375 when (icmp_ln1076_fu_218_p2(0) = '1') else 
        zext_ln34_1_reg_370;
    sub_ln229_1_fu_223_p2 <= std_logic_vector(unsigned(p_read1) - unsigned(sub_ln229_reg_375));
    sub_ln229_fu_205_p2 <= std_logic_vector(unsigned(p_read) - unsigned(zext_ln34_1_fu_201_p1));
    tmp_fu_188_p3 <= (pState_fu_168_p4 & qRangeIdx_fu_178_p4);
    transLPS_address0 <= zext_ln24_fu_210_p1(7 - 1 downto 0);

    transLPS_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            transLPS_ce0 <= ap_const_logic_1;
        else 
            transLPS_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    transMPS_address0 <= zext_ln24_fu_210_p1(7 - 1 downto 0);

    transMPS_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            transMPS_ce0 <= ap_const_logic_1;
        else 
            transMPS_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    valMps_fu_215_p1 <= ctxState_reg_359(1 - 1 downto 0);
    xor_ln1076_1_fu_234_p2 <= (xor_ln1076_fu_228_p2 xor valMps_fu_215_p1);
    xor_ln1076_fu_228_p2 <= (icmp_ln1076_fu_218_p2 xor ap_const_lv1_1);
    zext_ln24_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctxState_reg_359),64));
    zext_ln34_1_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lpsTable_q0),32));
    zext_ln34_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_188_p3),64));
end behav;
