// Seed: 4133830569
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  logic [7:0][-1 'b0 : -1] id_4;
  assign id_4[""] = 1;
  logic id_5;
  wire  id_6;
  assign id_1 = id_4;
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd54,
    parameter id_6 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output logic [7:0] id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  inout wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 'h0 : id_5] id_19;
  assign id_13[-1] = 1;
  wire ["" : 1 'b0 >>  id_6] id_20;
  final $signed(81);
  ;
endmodule
