// Seed: 1400472218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      return -1'h0;
    end
  end
endmodule
module module_0 #(
    parameter id_11 = 32'd72,
    parameter id_13 = 32'd50,
    parameter id_14 = 32'd25,
    parameter id_7  = 32'd85
) (
    id_1,
    access,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout tri0 id_12;
  output wire _id_11;
  output wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9,
      id_5,
      id_3,
      id_5,
      id_9
  );
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire _id_14;
  logic [id_13  >  -1 'b0 : -1] id_15;
  always @(posedge id_3 or posedge id_1) begin : LABEL_0
    id_8[1&id_7 :-1'b0] <= 1;
  end
  logic [1  -  id_14 : id_11] id_16 = id_14;
  wire module_1;
  ;
  assign id_12 = -1 ^ 1'b0;
endmodule
