// Seed: 1933509992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wand id_1;
  assign id_2[-1] = id_7;
  assign (pull1, weak0) id_1 = 1'd0;
  logic id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7[-1] = id_7[-1'b0] != 1'b0;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_5,
      id_6,
      id_10
  );
  logic id_11;
endmodule
