Analysis & Synthesis report for lab_05
Mon Nov 16 01:10:26 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for my_mem:right_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated
 15. Source assignments for my_mem:left_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |z5
 17. Parameter Settings for User Entity Instance: my_mem:left_ram
 18. Parameter Settings for User Entity Instance: my_mem:right_ram
 19. Parameter Settings for Inferred Entity Instance: my_mem:right_ram|altsyncram:mem_rtl_0
 20. Parameter Settings for Inferred Entity Instance: my_mem:left_ram|altsyncram:mem_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "my_mem:right_ram"
 23. Port Connectivity Checks: "my_mem:left_ram"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 16 01:10:26 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; lab_05                                      ;
; Top-level Entity Name           ; z5                                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 141                                         ;
; Total pins                      ; 105                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 768                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; z5                 ; lab_05             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../SPDS_Lab_5_dop_materials/z5.v ; yes             ; User Verilog HDL File        ; D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v                  ;         ;
; my_mem.v                         ; yes             ; User Verilog HDL File        ; D:/repos/hse_spds_labs/lab_05/proj/my_mem.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cji1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_cji1.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 77             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 64             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 39             ;
;     -- 5 input functions                    ; 5              ;
;     -- 4 input functions                    ; 8              ;
;     -- <=3 input functions                  ; 12             ;
;                                             ;                ;
; Dedicated logic registers                   ; 141            ;
;                                             ;                ;
; I/O pins                                    ; 105            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 768            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 173            ;
; Total fan-out                               ; 1302           ;
; Average fan-out                             ; 2.91           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; |z5                                       ; 64 (24)             ; 141 (45)                  ; 768               ; 0          ; 105  ; 0            ; |z5                                                                      ; z5              ; work         ;
;    |my_mem:left_ram|                      ; 20 (20)             ; 48 (48)                   ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:left_ram                                                      ; my_mem          ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:left_ram|altsyncram:mem_rtl_0                                 ; altsyncram      ; work         ;
;          |altsyncram_cji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:left_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated  ; altsyncram_cji1 ; work         ;
;    |my_mem:right_ram|                     ; 20 (20)             ; 48 (48)                   ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:right_ram                                                     ; my_mem          ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:right_ram|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_cji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |z5|my_mem:right_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated ; altsyncram_cji1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; my_mem:left_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 24           ; 16           ; 24           ; 16           ; 384  ; None ;
; my_mem:right_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 24           ; 16           ; 24           ; 16           ; 384  ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; my_mem:right_ram|data_out[16..23]      ; Stuck at GND due to stuck port data_in ;
; my_mem:left_ram|data_out[16..23]       ; Stuck at GND due to stuck port data_in ;
; writedata_left[17]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[18]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[19]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[20]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[21]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[22]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_left[23]~reg0                ; Merged with writedata_left[16]~reg0    ;
; writedata_right[16]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[17]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[18]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[19]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[20]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[21]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[22]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_right[23]~reg0               ; Merged with writedata_left[16]~reg0    ;
; writedata_left[16]~reg0                ; Stuck at GND due to stuck port data_in ;
; last_read                              ; Stuck at GND due to stuck port data_in ;
; temp_addr[5..15]                       ; Lost fanout                            ;
; addr[5..15]                            ; Lost fanout                            ;
; Total Number of Removed Registers = 55 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; temp_addr[15]                ; Lost Fanouts              ; temp_addr[14], temp_addr[13], temp_addr[12], temp_addr[11], temp_addr[10], temp_addr[9],      ;
;                              ;                           ; temp_addr[8], temp_addr[7], temp_addr[6], temp_addr[5]                                        ;
; addr[15]                     ; Lost Fanouts              ; addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5] ;
; my_mem:left_ram|data_out[16] ; Stuck at GND              ; writedata_left[16]~reg0                                                                       ;
;                              ; due to stuck port data_in ;                                                                                               ;
+------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 39    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; my_mem:right_ram|mem_rtl_0_bypass[0]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[1]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[2]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[3]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[4]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[5]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[6]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[7]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[8]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[9]  ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[10] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[11] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[12] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[13] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[14] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[15] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[16] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[17] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[18] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[19] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[20] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[21] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[22] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[23] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[24] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[25] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[26] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[27] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[28] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[29] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[30] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:right_ram|mem_rtl_0_bypass[31] ; my_mem:right_ram|mem_rtl_0 ;
; my_mem:left_ram|mem_rtl_0_bypass[0]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[1]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[2]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[3]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[4]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[5]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[6]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[7]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[8]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[9]   ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[10]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[11]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[12]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[13]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[14]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[15]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[16]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[17]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[18]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[19]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[20]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[21]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[22]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[23]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[24]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[25]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[26]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[27]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[28]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[29]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[30]  ; my_mem:left_ram|mem_rtl_0  ;
; my_mem:left_ram|mem_rtl_0_bypass[31]  ; my_mem:left_ram|mem_rtl_0  ;
+---------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |z5|writedata_left[5]~reg0       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |z5|my_mem:left_ram|data_out[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |z5|my_mem:right_ram|data_out[8] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |z5|temp_addr[15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |z5|addr[1]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |z5|temp_addr                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for my_mem:right_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for my_mem:left_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |z5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_mem:left_ram ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_mem:right_ram ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_mem:right_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 24                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 24                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_cji1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_mem:left_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 24                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 16                   ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 24                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_cji1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 2                                     ;
; Entity Instance                           ; my_mem:right_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 24                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 16                                    ;
;     -- NUMWORDS_B                         ; 24                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; my_mem:left_ram|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 24                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 16                                    ;
;     -- NUMWORDS_B                         ; 24                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_mem:right_ram"                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (16 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_mem:left_ram"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (16 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 141                         ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 37                          ;
;     SCLR SLD          ; 25                          ;
;     plain             ; 77                          ;
; arriav_lcell_comb     ; 65                          ;
;     arith             ; 10                          ;
;         1 data inputs ; 10                          ;
;     normal            ; 55                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 39                          ;
; boundary_port         ; 105                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 16 01:09:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at z5.v(29): ignored dangling comma in List of Port Connections File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at z5.v(38): ignored dangling comma in List of Port Connections File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v
    Info (12023): Found entity 1: z5 File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v
    Info (12023): Found entity 1: z3 File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v Line: 1
    Info (12023): Found entity 2: noise_generator File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v
    Info (12023): Found entity 1: z2 File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v
    Info (12023): Found entity 1: z1 File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z1.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v
    Info (12023): Found entity 1: sm_register File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v Line: 3
    Info (12023): Found entity 2: sm_register_we File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v
    Info (12023): Found entity 1: sm_hex_display File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_hex_display.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v
    Info (12023): Found entity 1: sm_clk_divider File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_clk_divider.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v
    Info (12023): Found entity 1: part1 File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: D:/repos/hse_spds_labs/lab_05/proj/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: D:/repos/hse_spds_labs/lab_05/proj/ram2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_mem.v
    Info (12023): Found entity 1: my_mem File: D:/repos/hse_spds_labs/lab_05/proj/my_mem.v Line: 1
Info (12127): Elaborating entity "z5" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at z5.v(57): truncated value with size 32 to match size of target (16) File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 57
Warning (10230): Verilog HDL assignment warning at z5.v(78): truncated value with size 32 to match size of target (16) File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 78
Info (12128): Elaborating entity "my_mem" for hierarchy "my_mem:left_ram" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 29
Warning (10202): Verilog HDL Declaration warning at my_mem.v(12): vector has more than 2**16 bits File: D:/repos/hse_spds_labs/lab_05/proj/my_mem.v Line: 12
Warning (10230): Verilog HDL assignment warning at my_mem.v(20): truncated value with size 65537 to match size of target (24) File: D:/repos/hse_spds_labs/lab_05/proj/my_mem.v Line: 20
Warning (276020): Inferred RAM node "my_mem:right_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "my_mem:left_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "my_mem:right_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 24
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 24
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "my_mem:left_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 24
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 24
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "my_mem:right_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "my_mem:right_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "24"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cji1.tdf
    Info (12023): Found entity 1: altsyncram_cji1 File: D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_cji1.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "writedata_left[16]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[17]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[18]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[19]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[20]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[21]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[22]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_left[23]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[16]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[17]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[18]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[19]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[20]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[21]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[22]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
    Warning (13410): Pin "writedata_right[23]" is stuck at GND File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "readdata_left[16]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[17]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[18]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[19]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[20]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[21]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[22]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_left[23]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 7
    Warning (15610): No output dependent on input pin "readdata_right[16]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[17]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[18]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[19]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[20]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[21]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[22]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "readdata_right[23]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 8
    Warning (15610): No output dependent on input pin "key[1]" File: D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v Line: 9
Info (21057): Implemented 302 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 165 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Mon Nov 16 01:10:26 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:05


