// Seed: 1388722127
module module_0 (
    output tri0 id_0
);
  parameter id_2["" : -1] = 1'b0 < 1;
  logic id_3;
  ;
  assign id_0 = -1;
  logic id_4 = -1'h0 / id_3[-1];
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8
    , id_10
);
  logic id_11 = id_2;
  wire  id_12;
  if (-1) begin : LABEL_0
    logic id_13;
    assign id_6 = id_12;
  end else wire id_14;
  logic id_15;
  ;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
endmodule
