# vsim work.matrix_tb -sdftyp /u0=./quartus/matrix_topmodule/simulation/modelsim/matrix_topmodule_vhd.sdo
# Start time: 19:37:28 on jul 3,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.matrix_tb(behav)
# SDF 10.5b Compiler 2022.10 jul  3 2022
#
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.matrix_topmodule(structure)
# Loading work.hard_block(structure)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from ./quartus/matrix_topmodule/simulation/modelsim/matrix_topmodule_vhd.sdo
# Loading timing data from ./quartus/matrix_topmodule/simulation/modelsim/matrix_topmodule_vhd.sdo
# ** Warning: Design size of 91128 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_tb File: matrix_tb.vhd
add wave -position end  sim:/matrix_tb/clk
add wave -position end  sim:/matrix_tb/start
add wave -position end  sim:/matrix_tb/result
add wave -position end  sim:/matrix_tb/i
add wave -position end  sim:/matrix_tb/j
run
run
run
run
run
run
run
# End time: 19:38:41 on jul 3,2022, Elapsed time: 0:01:3
# Errors: 0, Warnings: 1
