+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d1_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d1_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d1_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d0_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[18]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d0_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/b_d0_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/dd_0_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[4]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[9]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[30]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[6]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                             TEST_i/SDDR_CT_0/U0/ig2_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[19]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[8]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[5]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[14]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[29]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[27]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[15]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[13]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                       TEST_i/SDDR_CT_0/U0/b_time_reg[7]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_CT_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                      TEST_i/SDDR_CT_0/U0/b_time_reg[11]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                             TEST_i/SDDR_CT_0/U0/ig1_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                          TEST_i/SDDR_CT_0/U0/b_drdy_reg/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
