

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:31:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    579|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       64|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    397|    -|
|Register         |        -|      -|     667|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       64|      5|    1015|   1687|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       22|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |B_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    |C_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |       64|  0|   0|    0| 18432|   64|     2|       589824|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln32_fu_519_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln33_fu_491_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln41_fu_465_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln52_fu_708_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln53_fu_680_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln61_fu_654_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln69_fu_783_p2   |     +    |      0|  0|  21|          15|          15|
    |r1_fu_670_p2         |     +    |      0|  0|  14|          10|           1|
    |r_fu_481_p2          |     +    |      0|  0|  14|          10|           1|
    |x_0_fu_542_p2        |     +    |      0|  0|  13|           4|           1|
    |x_1_fu_731_p2        |     +    |      0|  0|  13|           4|           1|
    |x_fu_353_p2          |     +    |      0|  0|  13|           4|           1|
    |y_0_fu_614_p2        |     +    |      0|  0|  14|          10|           1|
    |y_1_fu_773_p2        |     +    |      0|  0|  14|          10|           1|
    |y_fu_425_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln32_fu_383_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln33_fu_459_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln41_fu_413_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln52_fu_572_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln53_fu_648_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln61_fu_602_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln69_fu_761_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln25_fu_347_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_419_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln30_fu_475_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln45_fu_536_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_608_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln50_fu_664_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln64_fu_725_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_767_p2  |   icmp   |      0|  0|  13|          10|          10|
    |v10_fu_529_p3        |  select  |      0|  0|  32|           1|          32|
    |v22_fu_718_p3        |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 579|         356|         364|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |B_address0     |   15|          3|   14|         42|
    |C_address0     |   15|          3|   14|         42|
    |ap_NS_fsm      |  181|         41|    1|         41|
    |grp_fu_325_p0  |   15|          3|   32|         96|
    |grp_fu_325_p1  |   21|          4|   32|        128|
    |grp_fu_331_p0  |   15|          3|   32|         96|
    |grp_fu_331_p1  |   15|          3|   32|         96|
    |r1_0_reg_292   |    9|          2|   10|         20|
    |r_0_reg_233    |    9|          2|   10|         20|
    |v0_0_address0  |   15|          3|   13|         39|
    |v0_1_address0  |   15|          3|   13|         39|
    |v13_reg_244    |    9|          2|   32|         64|
    |v25_reg_279    |    9|          2|   32|         64|
    |x_0_0_reg_257  |    9|          2|    4|          8|
    |x_0_5_reg_211  |    9|          2|    4|          8|
    |x_1_0_reg_303  |    9|          2|    4|          8|
    |y_0_0_reg_268  |    9|          2|   10|         20|
    |y_0_6_reg_222  |    9|          2|   10|         20|
    |y_1_0_reg_314  |    9|          2|   10|         20|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  397|         86|  309|        871|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |B_addr_reg_825      |  14|   0|   14|          0|
    |C_addr_1_reg_904    |  14|   0|   14|          0|
    |add_ln32_reg_848    |  14|   0|   14|          0|
    |add_ln52_reg_927    |  14|   0|   14|          0|
    |ap_CS_fsm           |  40|   0|   40|          0|
    |r1_0_reg_292        |  10|   0|   10|          0|
    |r1_reg_912          |  10|   0|   10|          0|
    |r_0_reg_233         |  10|   0|   10|          0|
    |r_reg_833           |  10|   0|   10|          0|
    |reg_335             |  32|   0|   32|          0|
    |reg_340             |  32|   0|   32|          0|
    |sext_ln69_reg_973   |  64|   0|   64|          0|
    |sub_ln32_reg_802    |   7|   0|   14|          7|
    |sub_ln33_reg_820    |  13|   0|   21|          8|
    |sub_ln41_reg_807    |   7|   0|   15|          8|
    |sub_ln52_reg_881    |   7|   0|   14|          7|
    |sub_ln53_reg_899    |  13|   0|   21|          8|
    |sub_ln61_reg_886    |   7|   0|   15|          8|
    |sub_ln69_reg_960    |   7|   0|   15|          8|
    |trunc_ln32_reg_843  |   1|   0|    1|          0|
    |trunc_ln52_reg_922  |   1|   0|    1|          0|
    |v10_reg_863         |  32|   0|   32|          0|
    |v11_reg_868         |  32|   0|   32|          0|
    |v13_reg_244         |  32|   0|   32|          0|
    |v22_reg_942         |  32|   0|   32|          0|
    |v23_reg_947         |  32|   0|   32|          0|
    |v25_reg_279         |  32|   0|   32|          0|
    |v30_reg_988         |  32|   0|   32|          0|
    |v31_reg_993         |  32|   0|   32|          0|
    |x_0_0_reg_257       |   4|   0|    4|          0|
    |x_0_5_reg_211       |   4|   0|    4|          0|
    |x_0_reg_876         |   4|   0|    4|          0|
    |x_1_0_reg_303       |   4|   0|    4|          0|
    |x_1_reg_955         |   4|   0|    4|          0|
    |x_reg_797           |   4|   0|    4|          0|
    |y_0_0_reg_268       |  10|   0|   10|          0|
    |y_0_6_reg_222       |  10|   0|   10|          0|
    |y_0_reg_894         |  10|   0|   10|          0|
    |y_1_0_reg_314       |  10|   0|   10|          0|
    |y_1_reg_968         |  10|   0|   10|          0|
    |y_reg_815           |  10|   0|   10|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 667|   0|  721|         54|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      top     | return value |
|v0_0_address0  | out |   13|  ap_memory |     v0_0     |     array    |
|v0_0_ce0       | out |    1|  ap_memory |     v0_0     |     array    |
|v0_0_q0        |  in |   32|  ap_memory |     v0_0     |     array    |
|v0_1_address0  | out |   13|  ap_memory |     v0_1     |     array    |
|v0_1_ce0       | out |    1|  ap_memory |     v0_1     |     array    |
|v0_1_q0        |  in |   32|  ap_memory |     v0_1     |     array    |
|v1_address0    | out |   20|  ap_memory |      v1      |     array    |
|v1_ce0         | out |    1|  ap_memory |      v1      |     array    |
|v1_q0          |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0    | out |   20|  ap_memory |      v2      |     array    |
|v2_ce0         | out |    1|  ap_memory |      v2      |     array    |
|v2_q0          |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0    | out |   14|  ap_memory |      v3      |     array    |
|v3_ce0         | out |    1|  ap_memory |      v3      |     array    |
|v3_we0         | out |    1|  ap_memory |      v3      |     array    |
|v3_d0          | out |   32|  ap_memory |      v3      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

