{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669446571781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669446571782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 12:39:31 2022 " "Processing started: Sat Nov 26 12:39:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669446571782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669446571782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669446571782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669446572581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669446572581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatypepackage.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file datatypepackage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypePackage " "Found design unit 1: DataTypePackage" {  } { { "DataTypePackage.vhdl" "" { Text "D:/EE_224_Project-master/Code/DataTypePackage.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 15 7 " "Found 15 design units, including 7 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux " "Found design unit 1: Mux" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux20x16-behave1 " "Found design unit 2: Mux20x16-behave1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mux20x3-behave2 " "Found design unit 3: Mux20x3-behave2" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Mux20x2-behave3 " "Found design unit 4: Mux20x2-behave3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Mux20x1-behave4 " "Found design unit 5: Mux20x1-behave4" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Mux2x16-behave5 " "Found design unit 6: Mux2x16-behave5" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Mux2x3-behave6 " "Found design unit 7: Mux2x3-behave6" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 289 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux2x1-behave7 " "Found design unit 8: Mux2x1-behave7" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux20x16 " "Found entity 1: Mux20x16" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux20x3 " "Found entity 2: Mux20x3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux20x2 " "Found entity 3: Mux20x2" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux20x1 " "Found entity 4: Mux20x1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2x16 " "Found entity 5: Mux2x16" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mux2x3 " "Found entity 6: Mux2x3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2x1 " "Found entity 7: Mux2x1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-controller " "Found design unit 1: Main-controller" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhdl" "" { Text "D:/EE_224_Project-master/Code/ALU.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584174 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/EE_224_Project-master/Code/ALU.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "register.vhd" "" { Text "D:/EE_224_Project-master/Code/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584177 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/EE_224_Project-master/Code/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "D:/EE_224_Project-master/Code/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584180 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/EE_224_Project-master/Code/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584183 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446584183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669446584183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669446584234 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset Main.vhdl(30) " "VHDL Signal Declaration warning at Main.vhdl(30): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1669446584240 "|Main"}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "s16 Main.vhdl(265) " "VHDL error at Main.vhdl(265): choice \"s16\" overlaps with a previous choice" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 265 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Design Software" 0 -1 1669446584281 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "s18 Main.vhdl(271) " "VHDL error at Main.vhdl(271): choice \"s18\" overlaps with a previous choice" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 271 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Design Software" 0 -1 1669446584281 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1669446584282 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669446584387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 12:39:44 2022 " "Processing ended: Sat Nov 26 12:39:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669446584387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669446584387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669446584387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669446584387 ""}
