Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Sep 12 12:08:18 2023
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.944ns  (logic 5.693ns (35.708%)  route 10.251ns (64.292%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.128     5.608    Cin_IBUF
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.152     5.760 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844     6.604    FA2c
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.354     6.958 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.279    12.237    Cout_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.707    15.944 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    15.944    Cout
    C15                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.221ns  (logic 5.469ns (35.929%)  route 9.752ns (64.071%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.128     5.608    Cin_IBUF
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.152     5.760 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844     6.604    FA2c
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.780    11.710    S_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.510    15.221 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.221    S[3]
    K3                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.923ns  (logic 5.470ns (36.656%)  route 9.453ns (63.344%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.128     5.608    Cin_IBUF
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.152     5.760 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.319     6.079    FA2c
    SLICE_X0Y40          LUT3 (Prop_lut3_I2_O)        0.326     6.405 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.006    11.411    S_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.923 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.923    S[2]
    A16                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.004ns  (logic 5.108ns (36.474%)  route 8.896ns (63.526%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.128     5.608    Cin_IBUF
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.124     5.732 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.768    10.500    S_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503    14.004 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.004    S[1]
    L3                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.175ns  (logic 5.117ns (38.835%)  route 8.058ns (61.165%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.441     4.921    Cin_IBUF
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.124     5.045 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.618     9.663    S_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    13.175 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.175    S[0]
    M3                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN1[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.693ns  (logic 1.500ns (40.629%)  route 2.193ns (59.371%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  IN1[0] (IN)
                         net (fo=0)                   0.000     0.000    IN1[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  IN1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.385     0.627    IN1_IBUF[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     2.480    S_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.693 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.693    S[0]
    M3                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN1[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.742ns  (logic 1.492ns (39.866%)  route 2.250ns (60.134%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  IN1[0] (IN)
                         net (fo=0)                   0.000     0.000    IN1[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  IN1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.384     0.626    IN1_IBUF[0]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.671 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     2.537    S_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.742 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.742    S[1]
    L3                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN1[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.824ns  (logic 1.465ns (38.315%)  route 2.359ns (61.685%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  IN1[2] (IN)
                         net (fo=0)                   0.000     0.000    IN1[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  IN1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.696    IN1_IBUF[2]
    SLICE_X0Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.871     2.613    S_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211     3.824 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.824    S[3]
    K3                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN1[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.832ns  (logic 1.467ns (38.273%)  route 2.365ns (61.727%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  IN1[2] (IN)
                         net (fo=0)                   0.000     0.000    IN1[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  IN1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.488     0.697    IN1_IBUF[2]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.045     0.742 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.877     2.619    S_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.832 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.832    S[2]
    A16                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN1[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.990ns  (logic 1.525ns (38.212%)  route 2.465ns (61.788%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  IN1[2] (IN)
                         net (fo=0)                   0.000     0.000    IN1[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  IN1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.696    IN1_IBUF[2]
    SLICE_X0Y40          LUT5 (Prop_lut5_I2_O)        0.048     0.744 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.978     2.722    Cout_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.268     3.990 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.990    Cout
    C15                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





