Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep 15 17:42:36 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 445         
TIMING-18  Warning           Missing input or output delay                         60          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.832    -3192.360                    524                 8656        0.049        0.000                      0                 8628        1.845        0.000                       0                  4160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -31.832    -3192.360                    524                 8656        0.049        0.000                      0                 8628        3.020        0.000                       0                  4152  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          524  Failing Endpoints,  Worst Slack      -31.832ns,  Total Violation    -3192.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.832ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.767ns  (logic 25.629ns (64.447%)  route 14.138ns (35.553%))
  Logic Levels:           106  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.614 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.614    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.948 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.342    44.289    system_i/divider_0/inst/data_div_reg1[14]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.303    44.592 r  system_i/divider_0/inst/data_div_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    44.592    system_i/divider_0/inst/p_0_in[14]
    SLICE_X23Y34         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X23Y34         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)        0.031    12.761    system_i/divider_0/inst/data_div_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -44.592    
  -------------------------------------------------------------------
                         slack                                -31.832    

Slack (VIOLATED) :        -31.799ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.637ns  (logic 25.533ns (64.416%)  route 14.104ns (35.584%))
  Logic Levels:           106  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=12)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.614 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.614    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.853 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.308    44.160    system_i/divider_0/inst/data_div_reg1[15]
    SLICE_X21Y33         LUT5 (Prop_lut5_I2_O)        0.302    44.462 r  system_i/divider_0/inst/data_div_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    44.462    system_i/divider_0/inst/p_0_in[15]
    SLICE_X21Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.492    12.404    system_i/divider_0/inst/clk
    SLICE_X21Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/C
                         clock pessimism              0.263    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X21Y33         FDRE (Setup_fdre_C_D)        0.031    12.663    system_i/divider_0/inst/data_div_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -44.462    
  -------------------------------------------------------------------
                         slack                                -31.799    

Slack (VIOLATED) :        -31.770ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.658ns  (logic 25.419ns (64.096%)  route 14.239ns (35.904%))
  Logic Levels:           105  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.739 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.442    44.181    system_i/divider_0/inst/data_div_reg1[11]
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.302    44.483 r  system_i/divider_0/inst/data_div_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    44.483    system_i/divider_0/inst/p_0_in[11]
    SLICE_X20Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.491    12.403    system_i/divider_0/inst/clk
    SLICE_X20Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/C
                         clock pessimism              0.263    12.667    
                         clock uncertainty           -0.035    12.631    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)        0.081    12.712    system_i/divider_0/inst/data_div_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -44.483    
  -------------------------------------------------------------------
                         slack                                -31.770    

Slack (VIOLATED) :        -31.680ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.615ns  (logic 25.515ns (64.408%)  route 14.100ns (35.592%))
  Logic Levels:           105  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.834 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.303    44.137    system_i/divider_0/inst/data_div_reg1[10]
    SLICE_X22Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.440 r  system_i/divider_0/inst/data_div_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    44.440    system_i/divider_0/inst/p_0_in[10]
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.488    12.400    system_i/divider_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)        0.031    12.760    system_i/divider_0/inst/data_div_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -44.440    
  -------------------------------------------------------------------
                         slack                                -31.680    

Slack (VIOLATED) :        -31.671ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.607ns  (logic 25.513ns (64.415%)  route 14.094ns (35.585%))
  Logic Levels:           106  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.614 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.614    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.836 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.298    44.133    system_i/divider_0/inst/data_div_reg1[13]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.299    44.432 r  system_i/divider_0/inst/data_div_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    44.432    system_i/divider_0/inst/p_0_in[13]
    SLICE_X23Y34         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X23Y34         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)        0.032    12.762    system_i/divider_0/inst/data_div_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -44.432    
  -------------------------------------------------------------------
                         slack                                -31.671    

Slack (VIOLATED) :        -31.665ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.600ns  (logic 25.497ns (64.386%)  route 14.103ns (35.614%))
  Logic Levels:           105  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.813 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.307    44.120    system_i/divider_0/inst/data_div_reg1[12]
    SLICE_X22Y33         LUT6 (Prop_lut6_I3_O)        0.306    44.426 r  system_i/divider_0/inst/data_div_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    44.426    system_i/divider_0/inst/p_0_in[12]
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.488    12.400    system_i/divider_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)        0.032    12.761    system_i/divider_0/inst/data_div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -44.426    
  -------------------------------------------------------------------
                         slack                                -31.665    

Slack (VIOLATED) :        -31.564ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.499ns  (logic 25.399ns (64.303%)  route 14.100ns (35.697%))
  Logic Levels:           105  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.500 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.500    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.722 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.303    44.025    system_i/divider_0/inst/data_div_reg1[9]
    SLICE_X22Y33         LUT6 (Prop_lut6_I3_O)        0.299    44.324 r  system_i/divider_0/inst/data_div_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    44.324    system_i/divider_0/inst/p_0_in[9]
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.488    12.400    system_i/divider_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)        0.031    12.760    system_i/divider_0/inst/data_div_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -44.324    
  -------------------------------------------------------------------
                         slack                                -31.564    

Slack (VIOLATED) :        -31.550ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.483ns  (logic 25.383ns (64.288%)  route 14.100ns (35.712%))
  Logic Levels:           104  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.699 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.304    44.002    system_i/divider_0/inst/data_div_reg1[8]
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.306    44.308 r  system_i/divider_0/inst/data_div_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    44.308    system_i/divider_0/inst/p_0_in[8]
    SLICE_X22Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.487    12.399    system_i/divider_0/inst/clk
    SLICE_X22Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/C
                         clock pessimism              0.364    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X22Y32         FDRE (Setup_fdre_C_D)        0.031    12.759    system_i/divider_0/inst/data_div_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -44.308    
  -------------------------------------------------------------------
                         slack                                -31.550    

Slack (VIOLATED) :        -31.515ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.496ns  (logic 25.401ns (64.312%)  route 14.095ns (35.688%))
  Logic Levels:           104  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.720 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.299    44.019    system_i/divider_0/inst/data_div_reg1[6]
    SLICE_X24Y31         LUT6 (Prop_lut6_I3_O)        0.303    44.322 r  system_i/divider_0/inst/data_div_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    44.322    system_i/divider_0/inst/p_0_in[6]
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.485    12.397    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.081    12.807    system_i/divider_0/inst/data_div_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -44.322    
  -------------------------------------------------------------------
                         slack                                -31.515    

Slack (VIOLATED) :        -31.451ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.385ns  (logic 25.285ns (64.200%)  route 14.100ns (35.800%))
  Logic Levels:           104  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.664     4.825    system_i/divider_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.456     5.281 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.288     5.569    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X25Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.693 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.189     5.882    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.477 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.594 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.594    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.711 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.711    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.930 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.595     7.525    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.295     7.820 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.820    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.352    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.466    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.580    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.965 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.847     9.812    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.373    10.185 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.185    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.735 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.735    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.849    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.963 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.963    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.077    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.234 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.803    12.037    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.329    12.366 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.366    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.916    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.030    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.144 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.144    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.258 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.258    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.684    14.099    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X27Y14         LUT5 (Prop_lut5_I1_O)        0.329    14.428 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.428    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.978 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.206 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.206    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.320 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.477 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.376    15.854    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.329    16.183 r  system_i/divider_0/inst/i__i_20__3/O
                         net (fo=1, routed)           0.190    16.372    system_i/divider_0/inst/i__i_20__3_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.892 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    16.892    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.009 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.009    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.126    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.243    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.673    18.074    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X27Y19         LUT5 (Prop_lut5_I1_O)        0.332    18.406 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.406    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.956 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    18.956    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.070    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.184    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.298    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.993    20.448    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.329    20.777 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.777    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.327 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.327    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.441    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.555    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.669    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.826 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.039    22.865    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.194    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.744 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.744    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.858    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.972    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.009    24.095    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.252 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.696    24.948    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.329    25.277 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.277    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.827 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.827    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.941 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.055 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.055    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.169 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.169    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.326 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.654    26.980    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X27Y29         LUT5 (Prop_lut5_I1_O)        0.329    27.309 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.309    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.859 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    27.859    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    27.973    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.087    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.201    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          1.007    29.365    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.329    29.694 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    29.694    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.244 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.009    30.253    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.367 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.367    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.481 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.481    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.595 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.595    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.752 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.973    31.725    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X24Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.525 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.525    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.642 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    32.651    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.768 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.768    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.885 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.885    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.042 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.831    33.873    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X23Y24         LUT5 (Prop_lut5_I1_O)        0.332    34.205 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.205    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.755 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.764    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.878 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.878    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.992 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.992    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.106 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.106    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.263 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.658    35.920    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.249 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.249    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.799 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.799    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.913    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.027    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.141    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.298 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.862    38.161    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X22Y27         LUT2 (Prop_lut2_I1_O)        0.329    38.490 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.490    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.040 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.040    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.154    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.268 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.268    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.382 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.382    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.539 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.735    40.273    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.329    40.602 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_6/O
                         net (fo=1, routed)           0.000    40.602    system_i/divider_0/inst/data_div_reg1__956_carry_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.152 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.152    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.266 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.266    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.380 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.380    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.494 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.494    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.765 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.326    42.091    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X20Y30         LUT1 (Prop_lut1_I0_O)        0.373    42.464 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.342    42.806    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.386 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.386    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.608 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.303    43.911    system_i/divider_0/inst/data_div_reg1[5]
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.299    44.210 r  system_i/divider_0/inst/data_div_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    44.210    system_i/divider_0/inst/p_0_in[5]
    SLICE_X22Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.487    12.399    system_i/divider_0/inst/clk
    SLICE_X22Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[5]/C
                         clock pessimism              0.364    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X22Y32         FDRE (Setup_fdre_C_D)        0.031    12.759    system_i/divider_0/inst/data_div_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -44.210    
  -------------------------------------------------------------------
                         slack                                -31.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.785%)  route 0.137ns (49.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.567     1.622    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.137     1.900    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.834     1.980    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.785%)  route 0.137ns (49.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.567     1.622    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.137     1.900    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.834     1.980    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.785%)  route 0.137ns (49.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.567     1.622    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.137     1.900    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.834     1.980    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.781%)  route 0.203ns (49.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.562     1.617    system_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=7, routed)           0.203     1.984    system_i/axi_gpio_16/U0/gpio_core_1/bus2ip_cs
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.029 r  system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck/O
                         net (fo=1, routed)           0.000     2.029    system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck__0
    SLICE_X17Y49         FDRE                                         r  system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.832     1.978    system_i/axi_gpio_16/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.090     1.888    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.980    system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/scale_0/inst/out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_a_shift_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.581%)  route 0.221ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.558     1.613    system_i/scale_0/inst/clk
    SLICE_X20Y11         FDRE                                         r  system_i/scale_0/inst/out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  system_i/scale_0/inst/out1_reg[2]/Q
                         net (fo=3, routed)           0.221     1.998    system_i/divider_0/inst/S_AXIS_tdata[2]
    SLICE_X22Y13         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.823     1.969    system_i/divider_0/inst/clk
    SLICE_X22Y13         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[4]_replica/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.072     1.946    system_i/divider_0/inst/data_a_shift_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.556     1.611    system_i/axi_gpio_22/U0/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.247     2.000    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X15Y35         FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.826     1.972    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y35         FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.070     1.947    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_22/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[25].reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.248%)  route 0.199ns (48.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.556     1.611    system_i/axi_gpio_22/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  system_i/axi_gpio_22/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[25].reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/axi_gpio_22/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[25].reg1_reg[25]/Q
                         net (fo=1, routed)           0.199     1.974    system_i/axi_gpio_22/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[25].reg1_reg
    SLICE_X22Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  system_i/axi_gpio_22/U0/gpio_core_1/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     2.019    system_i/axi_gpio_22/U0/ip2bus_data[25]
    SLICE_X22Y35         FDRE                                         r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.823     1.969    system_i/axi_gpio_22/U0/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.092     1.966    system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/Selector_0/inst/S_valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_1/inst/voltage_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.563     1.618    system_i/Selector_0/inst/clk
    SLICE_X27Y45         FDRE                                         r  system_i/Selector_0/inst/S_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/Selector_0/inst/S_valid_reg[0]/Q
                         net (fo=1, routed)           0.258     2.017    system_i/Voltage_Holder_1/inst/S_AXIS_tvalid
    SLICE_X29Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X29Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_tvalid_reg/C
                         clock pessimism             -0.090     1.886    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.070     1.956    system_i/Voltage_Holder_1/inst/voltage_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.103%)  route 0.195ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.567     1.622    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.148     1.770 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=10, routed)          0.195     1.966    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[16]
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.834     1.980    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.012     1.902    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.738%)  route 0.271ns (59.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.564     1.619    system_i/axi_gpio_16/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 f  system_i/axi_gpio_16/U0/gpio_core_1/iGPIO_xferAck_reg/Q
                         net (fo=6, routed)           0.271     2.031    system_i/axi_gpio_16/U0/gpio_core_1/GPIO_xferAck_i
    SLICE_X16Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.076 r  system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1[31]_i_1/O
                         net (fo=1, routed)           0.000     2.076    system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1[31]_i_1_n_0
    SLICE_X16Y50         FDRE                                         r  system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.831     1.977    system_i/axi_gpio_16/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[31]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     2.008    system_i/axi_gpio_16/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.381ns  (logic 0.124ns (3.668%)  route 3.257ns (96.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.280     2.280    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.404 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.977     3.381    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y20         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.565     4.477    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y20         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.045ns (3.034%)  route 1.438ns (96.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.001     1.001    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.046 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.437     1.483    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y20         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.850     1.996    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y20         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.513ns (57.722%)  route 3.306ns (42.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.741     4.902    system_i/LED_Contoller_0/inst/clk
    SLICE_X36Y55         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     5.321 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=2, routed)           3.306     8.627    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.094    12.722 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.722    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 3.589ns (25.856%)  route 10.292ns (74.144%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           1.030    13.757    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  system_i/PI_ctrl_0/inst/int_final[6]_i_1/O
                         net (fo=1, routed)           0.000    13.881    system_i/PI_ctrl_0/inst/int_final[6]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.576     4.488    system_i/PI_ctrl_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[6]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.879ns  (logic 3.589ns (25.860%)  route 10.290ns (74.140%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           1.028    13.755    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  system_i/PI_ctrl_0/inst/int_final[7]_i_1/O
                         net (fo=1, routed)           0.000    13.879    system_i/PI_ctrl_0/inst/int_final[7]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.576     4.488    system_i/PI_ctrl_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[7]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.850ns  (logic 3.589ns (25.914%)  route 10.261ns (74.086%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.999    13.726    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.850 r  system_i/PI_ctrl_0/inst/int_final[1]_i_1/O
                         net (fo=1, routed)           0.000    13.850    system_i/PI_ctrl_0/inst/int_final[1]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.575     4.487    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.785ns  (logic 3.589ns (26.037%)  route 10.196ns (73.963%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.934    13.661    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.785 r  system_i/PI_ctrl_0/inst/int_final[5]_i_1/O
                         net (fo=1, routed)           0.000    13.785    system_i/PI_ctrl_0/inst/int_final[5]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.574     4.486    system_i/PI_ctrl_0/inst/clk
    SLICE_X39Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.713ns  (logic 3.589ns (26.174%)  route 10.124ns (73.826%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.862    13.589    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  system_i/PI_ctrl_0/inst/int_final[2]_i_1/O
                         net (fo=1, routed)           0.000    13.713    system_i/PI_ctrl_0/inst/int_final[2]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.575     4.487    system_i/PI_ctrl_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[2]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.662ns  (logic 3.589ns (26.271%)  route 10.073ns (73.729%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.589    12.323    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.373    12.696 r  system_i/PI_ctrl_0/inst/int_final[4]_i_3/O
                         net (fo=1, routed)           0.842    13.538    system_i/PI_ctrl_0/inst/int_final[4]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  system_i/PI_ctrl_0/inst/int_final[4]_i_1/O
                         net (fo=1, routed)           0.000    13.662    system_i/PI_ctrl_0/inst/int_final[4]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.574     4.486    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[4]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.581ns  (logic 3.589ns (26.428%)  route 9.992ns (73.572%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.059     9.073    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.398     9.595    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.121 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.349    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.620    12.354    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.373    12.727 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.730    13.457    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  system_i/PI_ctrl_0/inst/int_final[3]_i_1/O
                         net (fo=1, routed)           0.000    13.581    system_i/PI_ctrl_0/inst/int_final[3]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.574     4.486    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y42         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[3]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.045ns  (logic 3.475ns (26.640%)  route 9.570ns (73.360%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 f  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 f  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 f  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.131     9.145    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.269 r  system_i/PI_ctrl_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.330     9.599    system_i/PI_ctrl_0/inst/i__carry_i_4__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.149 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.266 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.500    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.754 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3/CO[0]
                         net (fo=33, routed)          1.924    12.678    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.367    13.045 r  system_i/PI_ctrl_0/inst/int_final[8]_i_1/O
                         net (fo=1, routed)           0.000    13.045    system_i/PI_ctrl_0/inst/int_final[8]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.575     4.487    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[8]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.987ns  (logic 3.475ns (26.759%)  route 9.512ns (73.241%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 f  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 f  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 f  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.131     9.145    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.269 r  system_i/PI_ctrl_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.330     9.599    system_i/PI_ctrl_0/inst/i__carry_i_4__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.149 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.266 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.500    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.754 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3/CO[0]
                         net (fo=33, routed)          1.866    12.620    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3_n_3
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.367    12.987 r  system_i/PI_ctrl_0/inst/int_final[14]_i_1/O
                         net (fo=1, routed)           0.000    12.987    system_i/PI_ctrl_0/inst/int_final[14]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.575     4.487    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[14]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.763ns  (logic 3.475ns (27.230%)  route 9.287ns (72.770%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           2.485     3.942    system_i/util_vector_logic_1/Op2[0]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.066 f  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.047     6.113    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.237 f  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           1.652     7.889    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.013 f  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.131     9.145    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.269 r  system_i/PI_ctrl_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.330     9.599    system_i/PI_ctrl_0/inst/i__carry_i_4__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.149 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.266 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.500    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.754 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3/CO[0]
                         net (fo=33, routed)          1.641    12.396    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3_n_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.367    12.763 r  system_i/PI_ctrl_0/inst/int_final[18]_i_1/O
                         net (fo=1, routed)           0.000    12.763    system_i/PI_ctrl_0/inst/int_final[18]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        1.575     4.487    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y46         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.270ns (21.450%)  route 0.990ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.161     1.260    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.270ns (21.450%)  route 0.990ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.161     1.260    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.270ns (21.450%)  route 0.990ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.161     1.260    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[4]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.270ns (21.450%)  route 0.990ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.161     1.260    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[6]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.270ns (20.470%)  route 1.050ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.221     1.320    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[0]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.270ns (20.470%)  route 1.050ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.221     1.320    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[10]/C

Slack:                    inf
  Source:                 exp_p_tri_io[0]
                            (input port)
  Destination:            system_i/Selector_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.281ns (21.248%)  route 1.042ns (78.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  exp_p_tri_io[0] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  exp_p_tri_io_IBUF[0]_inst/O
                         net (fo=23, routed)          1.042     1.282    system_i/Selector_0/inst/turn_off
    SLICE_X27Y44         LUT3 (Prop_lut3_I0_O)        0.042     1.324 r  system_i/Selector_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.324    system_i/Selector_0/inst/led[1]_i_1_n_0
    SLICE_X27Y44         FDRE                                         r  system_i/Selector_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.831     1.977    system_i/Selector_0/inst/clk
    SLICE_X27Y44         FDRE                                         r  system_i/Selector_0/inst/led_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[0]
                            (input port)
  Destination:            system_i/Selector_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.284ns (21.426%)  route 1.042ns (78.574%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  exp_p_tri_io[0] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  exp_p_tri_io_IBUF[0]_inst/O
                         net (fo=23, routed)          1.042     1.282    system_i/Selector_0/inst/turn_off
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.327 r  system_i/Selector_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.327    system_i/Selector_0/inst/led[0]_i_1_n_0
    SLICE_X27Y44         FDRE                                         r  system_i/Selector_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.831     1.977    system_i/Selector_0/inst/clk
    SLICE_X27Y44         FDRE                                         r  system_i/Selector_0/inst/led_reg[0]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.270ns (19.774%)  route 1.097ns (80.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.268     1.367    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y55         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y55         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.270ns (19.411%)  route 1.122ns (80.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.829     1.054    system_i/Voltage_Holder_1/inst/hold
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.293     1.392    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X31Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4162, routed)        0.829     1.975    system_i/Voltage_Holder_1/inst/clk
    SLICE_X31Y57         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/C





