// Seed: 1743563036
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd1,
    parameter id_3 = 32'd80,
    parameter id_4 = 32'd86,
    parameter id_5 = 32'd41
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4
);
  output _id_4;
  input _id_3;
  output _id_2;
  input _id_1;
  assign id_4[id_2] = id_4;
  assign id_4 = id_1;
  logic _id_5;
  assign id_4[1] = 1;
  initial begin
    SystemTFIdentifier(id_1, 1, id_1, 1, id_3);
    #1;
    id_5 = 1;
    id_4[1 : id_2&1] = 1;
    id_1 <= 1;
    id_3 = id_4[id_4];
    id_1 = id_1[id_5+1'b0];
    id_5[~(id_1)|~id_2==1|1'b0|'b0] <= id_3;
    id_4 <= !id_3[id_3 : 1] == id_3;
    if (id_3) id_3 <= 1;
  end
endmodule
