// Seed: 4221456858
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    output wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    input wand id_14,
    output tri id_15,
    input tri0 id_16,
    output tri id_17,
    input tri id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply1 id_22,
    input wire id_23,
    output tri0 id_24,
    output tri0 id_25,
    input tri0 id_26,
    output tri id_27
);
endmodule
module module_1 (
    output wor id_0
    , id_12,
    input tri id_1,
    output supply1 id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10
);
  assign id_3 = 1;
  module_0(
      id_5,
      id_4,
      id_8,
      id_8,
      id_0,
      id_7,
      id_4,
      id_7,
      id_1,
      id_8,
      id_0,
      id_1,
      id_1,
      id_0,
      id_10,
      id_0,
      id_6,
      id_5,
      id_8,
      id_10,
      id_10,
      id_7,
      id_4,
      id_10,
      id_2,
      id_5,
      id_1,
      id_5
  );
endmodule
