#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 12 21:58:43 2016
# Process ID: 9551
# Current directory: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip
# Command line: vivado
# Log file: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip/vivado.log
# Journal file: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chris/Documents/FPGA/projects/ise_vivado/led_blink/led_blink.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/chris/Documents/FPGA/projects/ise_vivado/led_blink/led_blink.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
