{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv " "Source file: C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1748932834344 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1748932834344 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv " "Source file: C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1748932834390 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1748932834390 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv " "Source file: C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1748932834437 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1748932834437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748932840453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748932840459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 23:40:40 2025 " "Processing started: Mon Jun 02 23:40:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748932840459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932840459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932840459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748932840880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748932840880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/keyboard_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/keyboard_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KBD_Interface " "Found entity 1: KBD_Interface" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/vtffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/vtffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vTFFER " "Found entity 1: vTFFER" {  } { { "custom_sv_files/vTFFER.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/vTFFER.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/flash_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/flash_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_Rd_Ctrl " "Found entity 1: FLASH_Rd_Ctrl" {  } { { "custom_sv_files/FLASH_Rd_Ctrl.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Rd_Ctrl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/flash_addr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/flash_addr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_Addr_Ctrl " "Found entity 1: FLASH_Addr_Ctrl" {  } { { "custom_sv_files/FLASH_Addr_Ctrl.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Addr_Ctrl.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/edge_trap.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/edge_trap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Trap " "Found entity 1: Edge_Trap" {  } { { "custom_sv_files/Edge_Trap.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Edge_Trap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/clk_freq_divider_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/clk_freq_divider_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Freq_Divider " "Found entity 1: Clk_Freq_Divider" {  } { { "custom_sv_files/Clk_Freq_Divider_v2.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Clk_Freq_Divider_v2.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_sv_files/binary_counter_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_sv_files/binary_counter_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_Counter " "Found entity 1: Binary_Counter" {  } { { "custom_sv_files/Binary_Counter_v2.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Binary_Counter_v2.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932847907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932847907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748932848688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748932848714 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED simple_ipod_solution.sv(128) " "Verilog HDL warning at simple_ipod_solution.sv(128): object LED used but never assigned" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 128 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "simple_ipod_solution.sv(281) " "Verilog HDL Case Statement information at simple_ipod_solution.sv(281): all case item expressions in this case statement are onehot" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(557) " "Verilog HDL assignment warning at simple_ipod_solution.sv(557): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(615) " "Verilog HDL assignment warning at simple_ipod_solution.sv(615): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(630) " "Verilog HDL assignment warning at simple_ipod_solution.sv(630): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(631) " "Verilog HDL assignment warning at simple_ipod_solution.sv(631): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(632) " "Verilog HDL assignment warning at simple_ipod_solution.sv(632): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(633) " "Verilog HDL assignment warning at simple_ipod_solution.sv(633): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(634) " "Verilog HDL assignment warning at simple_ipod_solution.sv(634): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(635) " "Verilog HDL assignment warning at simple_ipod_solution.sv(635): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 simple_ipod_solution.sv(128) " "Net \"LED\" at simple_ipod_solution.sv(128) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] simple_ipod_solution.sv(70) " "Output port \"LEDR\[9..8\]\" at simple_ipod_solution.sv(70) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.sv(110) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.sv(110) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.sv(111) " "Output port \"DRAM_BA\" at simple_ipod_solution.sv(111) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.sv(112) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.sv(112) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.sv(113) " "Output port \"DRAM_CKE\" at simple_ipod_solution.sv(113) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.sv(114) " "Output port \"DRAM_CLK\" at simple_ipod_solution.sv(114) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.sv(115) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.sv(115) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848717 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.sv(117) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.sv(117) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848718 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.sv(118) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.sv(118) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848718 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.sv(119) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.sv(119) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848718 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.sv(120) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.sv(120) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748932848718 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Freq_Divider Clk_Freq_Divider:Clock_22KHz_module " "Elaborating entity \"Clk_Freq_Divider\" for hierarchy \"Clk_Freq_Divider:Clock_22KHz_module\"" {  } { { "simple_ipod_solution.sv" "Clock_22KHz_module" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Counter Clk_Freq_Divider:Clock_22KHz_module\|Binary_Counter:clk_period_counter " "Elaborating entity \"Binary_Counter\" for hierarchy \"Clk_Freq_Divider:Clock_22KHz_module\|Binary_Counter:clk_period_counter\"" {  } { { "custom_sv_files/Clk_Freq_Divider_v2.sv" "clk_period_counter" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Clk_Freq_Divider_v2.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vTFFER Clk_Freq_Divider:Clock_22KHz_module\|vTFFER:next_clk_TFF " "Elaborating entity \"vTFFER\" for hierarchy \"Clk_Freq_Divider:Clock_22KHz_module\|vTFFER:next_clk_TFF\"" {  } { { "custom_sv_files/Clk_Freq_Divider_v2.sv" "next_clk_TFF" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Clk_Freq_Divider_v2.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Edge_Trap Edge_Trap:Synched_Clock_22KHz_module " "Elaborating entity \"Edge_Trap\" for hierarchy \"Edge_Trap:Synched_Clock_22KHz_module\"" {  } { { "simple_ipod_solution.sv" "Synched_Clock_22KHz_module" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH_Addr_Ctrl FLASH_Addr_Ctrl:Memory_Address_Ctrl " "Elaborating entity \"FLASH_Addr_Ctrl\" for hierarchy \"FLASH_Addr_Ctrl:Memory_Address_Ctrl\"" {  } { { "simple_ipod_solution.sv" "Memory_Address_Ctrl" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FLASH_Addr_Ctrl.sv(36) " "Verilog HDL assignment warning at FLASH_Addr_Ctrl.sv(36): truncated value with size 32 to match size of target (23)" {  } { { "custom_sv_files/FLASH_Addr_Ctrl.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Addr_Ctrl.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848723 "|simple_ipod_solution|FLASH_Addr_Ctrl:Memory_Address_Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FLASH_Addr_Ctrl.sv(45) " "Verilog HDL assignment warning at FLASH_Addr_Ctrl.sv(45): truncated value with size 32 to match size of target (23)" {  } { { "custom_sv_files/FLASH_Addr_Ctrl.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Addr_Ctrl.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748932848723 "|simple_ipod_solution|FLASH_Addr_Ctrl:Memory_Address_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH_Rd_Ctrl FLASH_Rd_Ctrl:FLASH_Audio_Data_Ctrl " "Elaborating entity \"FLASH_Rd_Ctrl\" for hierarchy \"FLASH_Rd_Ctrl:FLASH_Audio_Data_Ctrl\"" {  } { { "simple_ipod_solution.sv" "FLASH_Audio_Data_Ctrl" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD_Interface KBD_Interface:Keyboard_Interface " "Elaborating entity \"KBD_Interface\" for hierarchy \"KBD_Interface:Keyboard_Interface\"" {  } { { "simple_ipod_solution.sv" "Keyboard_Interface" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848725 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "restart_music Keyboard_Interface.sv(40) " "Verilog HDL Always Construct warning at Keyboard_Interface.sv(40): inferring latch(es) for variable \"restart_music\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748932848726 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "play_forwards Keyboard_Interface.sv(40) " "Verilog HDL Always Construct warning at Keyboard_Interface.sv(40): inferring latch(es) for variable \"play_forwards\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748932848726 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "play_music Keyboard_Interface.sv(40) " "Verilog HDL Always Construct warning at Keyboard_Interface.sv(40): inferring latch(es) for variable \"play_music\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748932848726 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Keyboard_Interface.sv(40) " "SystemVerilog RTL Coding error at Keyboard_Interface.sv(40): always_comb construct does not infer purely combinational logic." {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1748932848726 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "play_music Keyboard_Interface.sv(40) " "Inferred latch for \"play_music\" at Keyboard_Interface.sv(40)" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848727 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "play_forwards Keyboard_Interface.sv(40) " "Inferred latch for \"play_forwards\" at Keyboard_Interface.sv(40)" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848727 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart_music Keyboard_Interface.sv(40) " "Inferred latch for \"restart_music\" at Keyboard_Interface.sv(40)" {  } { { "custom_sv_files/Keyboard_Interface.sv" "" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Keyboard_Interface.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848727 "|simple_ipod_solution|KBD_Interface:Keyboard_Interface"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "KBD_Interface:Keyboard_Interface " "Can't elaborate user hierarchy \"KBD_Interface:Keyboard_Interface\"" {  } { { "simple_ipod_solution.sv" "Keyboard_Interface" { Text "C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/simple_ipod_solution.sv" 277 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748932848727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748932848863 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 02 23:40:48 2025 " "Processing ended: Mon Jun 02 23:40:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748932848863 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748932848863 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748932848863 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932848863 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748932849460 ""}
