<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-689-126  </DOCNO><DOCID>07 689 126.andO;</DOCID><JOURNAL>EDN  August 24 1989 v34 n15A p3(2).andM;</JOURNAL><TITLE>At ITC: more ASIC testers like JTAG. (Integrated MeasurementSystems and Hilevel Technology to announce support for the JointTest Action Group's boundary-scan test method at the InternationalTest Conference)</TITLE><AUTHOR>Magnus, Stephen A.andM;</AUTHOR><TEXT><ABSTRACT>Integrated Measurement Systems (IMS) and Hilevel Technology willannounce support for the IEEE's boundary-scan test method at theWashington, DC International Test Conference (ITC).andP;  The companiesare seeking to capitalize on semiconductor manufacturers' movestoward the Joint Test Action Group method, which will providetesters with more efficient set-up and run times.andP;  The $175,000IMS test system includes new hardware, software and memory formore efficient setup and execution of boundary-scan testing.andP;  Thehardware includes 1M-bit of memory behind each serial vector(expandable to 2M-bits or 4M-bits) and 64K-bits behind eachparallel pin.andP;  The Hilevel system features 64KMbytes dynamic RAMand 2M-bits for each serial vector.andP;  The systems are pricedbetween $117,000 and $944,000, depending upon pin count.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Hilevel Technology Inc. (products)Integrated Measurement Systems Inc. (products).andO;Topic:     TestingStandardizationCircuit QualityMethodsApplication-specific integrated circuitsTest EquipmentProduct Introduction.andM;</DESCRIPT></DOC>