+incdir+../../../../../../rtl/verilog/wb/pkg

../../../../../../bench/verilog/tests/bfm/wb/peripheral_msi_wb_bfm_master.sv
../../../../../../bench/verilog/tests/bfm/wb/peripheral_msi_wb_bfm_memory.sv
../../../../../../bench/verilog/tests/bfm/wb/peripheral_msi_wb_bfm_slave.sv
../../../../../../bench/verilog/tests/bfm/wb/peripheral_msi_wb_bfm_transactor.sv

../../../../../../bench/verilog/tests/core/wb/peripheral_tap_generator.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_testbench_utils.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_arbiter_wb.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_cdc_wb.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_msi_wb.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_mux_wb.sv
../../../../../../bench/verilog/tests/core/wb/peripheral_upsizer_wb.sv

../../../../../../rtl/verilog/wb/arbiter/peripheral_msi_arbiter.sv
../../../../../../rtl/verilog/wb/cdc/peripheral_msi_wb_cc561.sv
../../../../../../rtl/verilog/wb/cdc/peripheral_msi_wb_cdc.sv
../../../../../../rtl/verilog/wb/cdc/peripheral_msi_wb_sync2_pgen.sv
../../../../../../rtl/verilog/wb/core/peripheral_msi_wb_arbiter.sv
../../../../../../rtl/verilog/wb/core/peripheral_msi_wb_data_resize.sv
../../../../../../rtl/verilog/wb/core/peripheral_msi_wb_interface.sv
../../../../../../rtl/verilog/wb/core/peripheral_msi_wb_mux.sv
../../../../../../rtl/verilog/wb/core/peripheral_msi_wb_upsizer.sv
