(pcb "/media/sda4/ownCloud/Projects/Startup/electronics/Huertomato KiCad/reservoirSensing/reservoirSensing.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-apr-16-27)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 3490.6 -2685.1 6624.3 -4229.8)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 39.4)
      (clearance 10.1)
      (clearance 10.1 (type default_smd))
      (clearance 2.5 (type smd_smd))
    )
  )
  (placement
    (component PHmod
      (place PH1 5433.1 -3228.3 front 270 (PN ATLAS_PH))
      (place EC1 5433.1 -3897.6 front 270 (PN ATLAS_EC))
    )
    (component RJ45_8
      (place J1 6299.2 -3582.7 front 90 (PN RJ45))
    )
    (component HEADER_4
      (place U1 5196.9 -2834.6 front 0 (PN HCSR04))
    )
    (component BNC_90
      (place P1 4566.9 -3897.6 front 90 (PN BNC))
      (place P2 4566.9 -3228.3 front 90 (PN BNC))
    )
  )
  (library
    (image PHmod
      (outline (path signal 15  -300 400  300 400))
      (outline (path signal 15  300 400  300 -500))
      (outline (path signal 15  300 -500  -300 -500))
      (outline (path signal 15  -300 -500  -300 400))
      (pin Oval[A]Pad_63x90_mil 1 -100 -400)
      (pin Oval[A]Pad_63x90_mil 2 0 -400)
      (pin Rect[A]Pad_63x90_mil 3 100 -400)
      (pin Oval[A]Pad_63x90_mil 6 100 300)
      (pin Oval[A]Pad_63x90_mil 5 0 300)
      (pin Rect[A]Pad_63x90_mil 4 -100 300)
    )
    (image RJ45_8
      (outline (path signal 5  -300 -310  300 -310))
      (outline (path signal 5  300 -310  300 400))
      (outline (path signal 5  300 400  -300 400))
      (outline (path signal 5  -300 400  -300 -310))
      (pin Round[A]Pad_143.7_mil Hole 233.8 0)
      (pin Round[A]Pad_143.7_mil Hole@1 -233.5 0)
      (pin Rect[A]Pad_59.1x59.1_mil 1 -175 250)
      (pin Round[A]Pad_59.1_mil 2 -125 350)
      (pin Round[A]Pad_59.1_mil 3 -75 250)
      (pin Round[A]Pad_59.1_mil 4 -25 350)
      (pin Round[A]Pad_59.1_mil 5 25 250)
      (pin Round[A]Pad_59.1_mil 6 75 350)
      (pin Round[A]Pad_59.1_mil 7 125 250)
      (pin Round[A]Pad_59.1_mil 8 175 350)
    )
    (image HEADER_4
      (outline (path signal 12  -200 50  -200 50))
      (outline (path signal 12  -200 -50  -200 50))
      (outline (path signal 12  -200 50  -200 50))
      (outline (path signal 12  -200 50  200 50))
      (outline (path signal 12  200 50  200 -50))
      (outline (path signal 12  200 -50  -200 -50))
      (outline (path signal 12  -100 -50  -100 50))
      (pin Rect[A]Pad_63x63_mil 1 -150 0)
      (pin Round[A]Pad_63_mil 2 -50 0)
      (pin Round[A]Pad_63_mil 3 50 0)
      (pin Round[A]Pad_63_mil 4 150 0)
    )
    (image BNC_90
      (outline (path signal 15  -216.5 464.6  216.5 496.1))
      (outline (path signal 15  -216.5 433.1  216.5 464.6))
      (outline (path signal 15  -216.5 401.6  216.5 433.1))
      (outline (path signal 15  -216.5 370.1  216.5 401.6))
      (outline (path signal 15  -216.5 338.6  216.5 370.1))
      (outline (path signal 15  -216.5 307.1  216.5 338.6))
      (outline (path signal 15  39.4 893.7  37.4 881.6  31.8 870.6  23.1 861.9  12.1 856.3
            0 854.3  -12.1 856.3  -23.1 861.9  -31.8 870.6  -37.4 881.6
            -39.4 893.7  -37.4 905.8  -31.8 916.8  -23.1 925.5  -12.1 931.1
            0 933.1  12.1 931.1  23.1 925.5  31.8 916.8  37.4 905.8))
      (outline (path signal 15  189 578.7  189 1051.2))
      (outline (path signal 15  189 1051.2  -189 1051.2))
      (outline (path signal 15  -189 1051.2  -189 578.7))
      (outline (path signal 15  216.5 283.5  216.5 578.7))
      (outline (path signal 15  216.5 578.7  -216.5 578.7))
      (outline (path signal 15  -216.5 578.7  -216.5 283.5))
      (outline (path signal 15  -307.1 -283.5  307.1 -283.5))
      (outline (path signal 15  307.1 -283.5  307.1 283.5))
      (outline (path signal 15  307.1 283.5  -307.1 283.5))
      (outline (path signal 15  -307.1 283.5  -307.1 -283.5))
      (pin Oval[A]Pad_137.8x196.9_mil 2 -200.7 -29)
      (pin Oval[A]Pad_137.8x196.9_mil 2@1 200.8 -29)
      (pin Round[A]Pad_63_mil 1 0 -196.9)
      (pin Round[A]Pad_63_mil 2@2 -98.4 -196.9)
    )
    (padstack Round[A]Pad_143.7_mil
      (shape (circle Front 143.7))
      (shape (circle Back 143.7))
      (attach off)
    )
    (padstack Round[A]Pad_59.1_mil
      (shape (circle Front 59.1))
      (shape (circle Back 59.1))
      (attach off)
    )
    (padstack Round[A]Pad_63_mil
      (shape (circle Front 63))
      (shape (circle Back 63))
      (attach off)
    )
    (padstack Oval[A]Pad_137.8x196.9_mil
      (shape (path Front 137.8  0 -29.55  0 29.55))
      (shape (path Back 137.8  0 -29.55  0 29.55))
      (attach off)
    )
    (padstack Oval[A]Pad_63x90_mil
      (shape (path Front 63  0 -13.5  0 13.5))
      (shape (path Back 63  0 -13.5  0 13.5))
      (attach off)
    )
    (padstack Rect[A]Pad_59.1x59.1_mil
      (shape (rect Front -29.55 -29.55 29.55 29.55))
      (shape (rect Back -29.55 -29.55 29.55 29.55))
      (attach off)
    )
    (padstack Rect[A]Pad_63x63_mil
      (shape (rect Front -31.5 -31.5 31.5 31.5))
      (shape (rect Back -31.5 -31.5 31.5 31.5))
      (attach off)
    )
    (padstack Rect[A]Pad_63x90_mil
      (shape (rect Front -31.5 -45 31.5 45))
      (shape (rect Back -31.5 -45 31.5 45))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net GND
      (pins PH1-4 J1-3 U1-4 EC1-4)
    )
    (net "N-000003"
      (pins PH1-6 J1-8)
    )
    (net "N-000004"
      (pins J1-7 EC1-5)
    )
    (net "N-000006"
      (pins J1-5 EC1-6)
    )
    (net "N-000007"
      (pins EC1-3 P1-2 P1-2@1 P1-2@2)
    )
    (net "N-000008"
      (pins EC1-2 P1-1)
    )
    (net "N-000009"
      (pins PH1-5 J1-6)
    )
    (net "N-000010"
      (pins PH1-2 P2-1)
    )
    (net "N-000011"
      (pins J1-2 U1-3)
    )
    (net "N-000012"
      (pins J1-4 U1-2)
    )
    (net "N-000013"
      (pins PH1-3 P2-2 P2-2@1 P2-2@2)
    )
    (net VCC
      (pins PH1-1 J1-1 U1-1 EC1-1)
    )
    (class kicad_default "" "N-000003" "N-000004" "N-000006" "N-000007" "N-000008"
      "N-000009" "N-000010" "N-000011" "N-000012" "N-000013"
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 39.4)
        (clearance 10.1)
      )
    )
    (class PWR GND VCC
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 47.2)
        (clearance 10.1)
      )
    )
  )
  (wiring
  )
)
