`timescale 1ns / 1ps

module a4_stage_branch(
    SIM_CLK
    );
    
    input wire SIM_CLK;
    
    
    
endmodule
