INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitecura/Arquitectura2018/TP_ALU/TP_ALU.sim/sim_1/synth/func/xsim/TestALU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitecura/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/sieber/Arquitecura/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitecura/Arquitectura2018/TP_ALU/TP_ALU.srcs/sim_1/imports/TP1_FS/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
