

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Fri Nov 28 20:27:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        4|  20.000 ns|  40.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_run_single_head_fu_118  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln191 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:191]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_1"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_head_idx"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_head_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 18 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 19 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 20 'read' 'head_ctx_ref_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln205 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 22 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.then, void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 23 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln206 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 24 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.28ns)   --->   "%and_ln206 = and i1 %icmp_ln206, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 25 'and' 'and_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 26 'partselect' 'tmp' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i66 %head_ctx_ref_0_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 27 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp, i1 %and_ln206, i51 %trunc_ln206" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 28 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (7.04ns)   --->   "%call_ret3 = call i67 @run_single_head, i66 %or_ln, i32 %layer_idx_read, i1 %and_ln206" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 29 'call' 'call_ret3' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%head_done_2 = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 30 'extractvalue' 'head_done_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 31 'extractvalue' 'head_ctx_ref_0_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %head_ctx_ref_0_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 32 'write' 'write_ln207' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 33 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 33 'br' 'br_ln212' <Predicate = (!icmp_ln205)> <Delay = 0.42>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%group_finished_1 = phi i1 %head_done_2, void %if.then, i1 1, void %entry"   --->   Operation 34 'phi' 'group_finished_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 35 'read' 'head_ctx_ref_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 36 'partselect' 'trunc_ln205_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln205_1 = icmp_eq  i8 %trunc_ln205_1, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 37 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %if.then.1, void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 38 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln206_1 = icmp_eq  i8 %trunc_ln205_1, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 39 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.28ns)   --->   "%and_ln206_1 = and i1 %icmp_ln206_1, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 40 'and' 'and_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 41 'partselect' 'tmp_s' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = trunc i66 %head_ctx_ref_1_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 42 'trunc' 'trunc_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln206_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_s, i1 %and_ln206_1, i51 %trunc_ln206_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:206]   --->   Operation 43 'bitconcatenate' 'or_ln206_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (7.04ns)   --->   "%call_ret = call i67 @run_single_head, i66 %or_ln206_1, i32 %layer_idx_read, i1 %and_ln206_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 45 'extractvalue' 'head_ctx_ref_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %head_ctx_ref_1_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 46 'write' 'write_ln207' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node group_finished_2)   --->   "%head_done = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 47 'extractvalue' 'head_done' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_2 = and i1 %head_done, i1 %group_finished_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:211]   --->   Operation 48 'and' 'group_finished_2' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 49 'br' 'br_ln212' <Predicate = (!icmp_ln205_1)> <Delay = 0.42>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%group_finished_3 = phi i1 %group_finished_2, void %if.then.1, i1 %group_finished_1, void %for.inc"   --->   Operation 50 'phi' 'group_finished_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln217 = ret i1 %group_finished_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 51 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ head_ctx_ref_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ head_ctx_ref_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ base_head_idx]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap   ) [ 000000]
spectopmodule_ln191 (spectopmodule ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
start_r_read        (read          ) [ 001100]
layer_idx_read      (read          ) [ 001110]
head_ctx_ref_0_read (read          ) [ 000000]
trunc_ln            (partselect    ) [ 000000]
icmp_ln205          (icmp          ) [ 011100]
br_ln205            (br            ) [ 011100]
icmp_ln206          (icmp          ) [ 000000]
and_ln206           (and           ) [ 001000]
tmp                 (partselect    ) [ 001000]
trunc_ln206         (trunc         ) [ 001000]
or_ln               (bitconcatenate) [ 000000]
call_ret3           (call          ) [ 000000]
head_done_2         (extractvalue  ) [ 010100]
head_ctx_ref_0_ret  (extractvalue  ) [ 000000]
write_ln207         (write         ) [ 000000]
br_ln212            (br            ) [ 000000]
group_finished_1    (phi           ) [ 001111]
head_ctx_ref_1_read (read          ) [ 000000]
trunc_ln205_1       (partselect    ) [ 000000]
icmp_ln205_1        (icmp          ) [ 000111]
br_ln205            (br            ) [ 000111]
icmp_ln206_1        (icmp          ) [ 000000]
and_ln206_1         (and           ) [ 000010]
tmp_s               (partselect    ) [ 000010]
trunc_ln206_1       (trunc         ) [ 000010]
or_ln206_1          (bitconcatenate) [ 000000]
call_ret            (call          ) [ 000001]
head_ctx_ref_1_ret  (extractvalue  ) [ 000000]
write_ln207         (write         ) [ 000000]
head_done           (extractvalue  ) [ 000000]
group_finished_2    (and           ) [ 000000]
br_ln212            (br            ) [ 000000]
group_finished_3    (phi           ) [ 000001]
ret_ln217           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="head_ctx_ref_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="head_ctx_ref_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="base_head_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_head_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i66P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i14.i1.i51"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i66P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="start_r_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_r_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="layer_idx_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="head_ctx_ref_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="66" slack="0"/>
<pin id="72" dir="0" index="1" bw="66" slack="0"/>
<pin id="73" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_0_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln207_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="66" slack="0"/>
<pin id="79" dir="0" index="2" bw="66" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="head_ctx_ref_1_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="66" slack="0"/>
<pin id="85" dir="0" index="1" bw="66" slack="0"/>
<pin id="86" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_1_read/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln207_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="66" slack="0"/>
<pin id="92" dir="0" index="2" bw="66" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="group_finished_1_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="2"/>
<pin id="98" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="group_finished_1 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="group_finished_1_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="2"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_1/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="group_finished_3_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_3 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="group_finished_3_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="2"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_3/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_run_single_head_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="67" slack="0"/>
<pin id="120" dir="0" index="1" bw="66" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="1"/>
<pin id="122" dir="0" index="3" bw="1" slack="1"/>
<pin id="123" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/2 call_ret/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="67" slack="0"/>
<pin id="127" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_0_ret/2 head_ctx_ref_1_ret/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="66" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln205_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln206_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="and_ln206_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="66" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln206_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="66" slack="0"/>
<pin id="171" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="66" slack="0"/>
<pin id="175" dir="0" index="1" bw="14" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="51" slack="1"/>
<pin id="178" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="head_done_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="67" slack="0"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln205_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="66" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln205_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln205_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln206_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="and_ln206_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="2"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="66" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="0" index="3" bw="8" slack="0"/>
<pin id="217" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln206_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="66" slack="0"/>
<pin id="224" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln206_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="66" slack="0"/>
<pin id="228" dir="0" index="1" bw="14" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="51" slack="1"/>
<pin id="231" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln206_1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="head_done_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="67" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="group_finished_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="2"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_2/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="start_r_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="start_r_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="layer_idx_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_idx_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln205_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="258" class="1005" name="and_ln206_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln206 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="1"/>
<pin id="266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln206_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="51" slack="1"/>
<pin id="271" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln206 "/>
</bind>
</comp>

<comp id="274" class="1005" name="head_done_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="head_done_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln205_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="and_ln206_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln206_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_s_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="1"/>
<pin id="291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln206_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="51" slack="1"/>
<pin id="296" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln206_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="call_ret_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="67" slack="1"/>
<pin id="301" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="117"><net_src comp="96" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="145"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="131" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="58" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="70" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="70" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="184"><net_src comp="118" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="83" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="185" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="83" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="83" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="96" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="247"><net_src comp="58" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="252"><net_src comp="64" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="257"><net_src comp="141" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="153" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="267"><net_src comp="159" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="272"><net_src comp="169" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="277"><net_src comp="181" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="282"><net_src comp="195" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="207" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="292"><net_src comp="212" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="297"><net_src comp="222" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="302"><net_src comp="118" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: head_ctx_ref_0 | {2 }
	Port: head_ctx_ref_1 | {4 }
 - Input state : 
	Port: drive_group_head_phase : head_ctx_ref_0 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_1 | {3 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
  - Chain level:
	State 1
		icmp_ln205 : 1
		br_ln205 : 2
		icmp_ln206 : 1
		and_ln206 : 2
	State 2
		call_ret3 : 1
		head_done_2 : 2
		head_ctx_ref_0_ret : 2
		write_ln207 : 3
	State 3
		group_finished_1 : 1
		icmp_ln205_1 : 1
		br_ln205 : 2
		icmp_ln206_1 : 1
		and_ln206_1 : 2
	State 4
		call_ret : 1
		head_ctx_ref_1_ret : 2
		write_ln207 : 3
	State 5
		group_finished_2 : 1
		group_finished_3 : 1
		ret_ln217 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   call   |   grp_run_single_head_fu_118   |    74   |   606   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln205_fu_141       |    0    |    15   |
|   icmp   |        icmp_ln206_fu_147       |    0    |    15   |
|          |       icmp_ln205_1_fu_195      |    0    |    15   |
|          |       icmp_ln206_1_fu_201      |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |        and_ln206_fu_153        |    0    |    2    |
|    and   |       and_ln206_1_fu_207       |    0    |    2    |
|          |     group_finished_2_fu_237    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     start_r_read_read_fu_58    |    0    |    0    |
|   read   |    layer_idx_read_read_fu_64   |    0    |    0    |
|          | head_ctx_ref_0_read_read_fu_70 |    0    |    0    |
|          | head_ctx_ref_1_read_read_fu_83 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln207_write_fu_76    |    0    |    0    |
|          |     write_ln207_write_fu_89    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_125           |    0    |    0    |
|extractvalue|       head_done_2_fu_181       |    0    |    0    |
|          |        head_done_fu_234        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         trunc_ln_fu_131        |    0    |    0    |
|partselect|           tmp_fu_159           |    0    |    0    |
|          |      trunc_ln205_1_fu_185      |    0    |    0    |
|          |          tmp_s_fu_212          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln206_fu_169       |    0    |    0    |
|          |      trunc_ln206_1_fu_222      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          or_ln_fu_173          |    0    |    0    |
|          |        or_ln206_1_fu_226       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    74   |   672   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   and_ln206_1_reg_283  |    1   |
|    and_ln206_reg_258   |    1   |
|    call_ret_reg_299    |   67   |
| group_finished_1_reg_96|    1   |
|group_finished_3_reg_108|    1   |
|   head_done_2_reg_274  |    1   |
|  icmp_ln205_1_reg_279  |    1   |
|   icmp_ln205_reg_254   |    1   |
| layer_idx_read_reg_249 |   32   |
|  start_r_read_reg_244  |    1   |
|       tmp_reg_264      |   14   |
|      tmp_s_reg_289     |   14   |
|  trunc_ln206_1_reg_294 |   51   |
|   trunc_ln206_reg_269  |   51   |
+------------------------+--------+
|          Total         |   237  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|   group_finished_1_reg_96  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_run_single_head_fu_118 |  p1  |   2  |  66  |   132  ||    0    ||    9    |
| grp_run_single_head_fu_118 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Total           |      |      |      |   136  ||  1.281  ||    0    ||    27   |
|----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   74   |   672  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   27   |
|  Register |    -   |   237  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   311  |   699  |
+-----------+--------+--------+--------+
