ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB220:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM10 init function */
  30:Core/Src/tim.c **** void MX_TIM10_Init(void)
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
  40:Core/Src/tim.c ****   htim10.Instance = TIM10;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 19 is_stmt 0 view .LVU2
  39 0002 0948     		ldr	r0, .L5
  40 0004 094B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/tim.c ****   htim10.Init.Prescaler = 16-1;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 25 is_stmt 0 view .LVU4
  44 0008 0F23     		movs	r3, #15
  45 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 27 is_stmt 0 view .LVU6
  48 000c 0023     		movs	r3, #0
  49 000e 8360     		str	r3, [r0, #8]
  43:Core/Src/tim.c ****   htim10.Init.Period = 65535;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 22 is_stmt 0 view .LVU8
  52 0010 4FF6FF72 		movw	r2, #65535
  53 0014 C260     		str	r2, [r0, #12]
  44:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 29 is_stmt 0 view .LVU10
  56 0016 0361     		str	r3, [r0, #16]
  45:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 33 is_stmt 0 view .LVU12
  59 0018 8361     		str	r3, [r0, #24]
  46:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 7 is_stmt 0 view .LVU14
  62 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  63              	.LVL0:
  64              		.loc 1 46 6 discriminator 1 view .LVU15
  65 001e 00B9     		cbnz	r0, .L4
  66              	.L1:
  47:Core/Src/tim.c ****   {
  48:Core/Src/tim.c ****     Error_Handler();
  49:Core/Src/tim.c ****   }
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 3


  50:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
  51:Core/Src/tim.c **** 
  52:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
  53:Core/Src/tim.c **** 
  54:Core/Src/tim.c **** }
  67              		.loc 1 54 1 view .LVU16
  68 0020 08BD     		pop	{r3, pc}
  69              	.L4:
  48:Core/Src/tim.c ****   }
  70              		.loc 1 48 5 is_stmt 1 view .LVU17
  71 0022 FFF7FEFF 		bl	Error_Handler
  72              	.LVL1:
  73              		.loc 1 54 1 is_stmt 0 view .LVU18
  74 0026 FBE7     		b	.L1
  75              	.L6:
  76              		.align	2
  77              	.L5:
  78 0028 00000000 		.word	htim10
  79 002c 00440140 		.word	1073824768
  80              		.cfi_endproc
  81              	.LFE220:
  83              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  84              		.align	1
  85              		.global	HAL_TIM_Base_MspInit
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	HAL_TIM_Base_MspInit:
  91              	.LVL2:
  92              	.LFB221:
  55:Core/Src/tim.c **** 
  56:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  57:Core/Src/tim.c **** {
  93              		.loc 1 57 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
  98              		.loc 1 59 3 view .LVU20
  99              		.loc 1 59 20 is_stmt 0 view .LVU21
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 59 5 view .LVU22
 102 0002 094B     		ldr	r3, .L14
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L13
 105 0008 7047     		bx	lr
 106              	.L13:
  57:Core/Src/tim.c **** 
 107              		.loc 1 57 1 view .LVU23
 108 000a 82B0     		sub	sp, sp, #8
 109              		.cfi_def_cfa_offset 8
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 4


  64:Core/Src/tim.c ****     /* TIM10 clock enable */
  65:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 110              		.loc 1 65 5 is_stmt 1 view .LVU24
 111              	.LBB2:
 112              		.loc 1 65 5 view .LVU25
 113 000c 0023     		movs	r3, #0
 114 000e 0193     		str	r3, [sp, #4]
 115              		.loc 1 65 5 view .LVU26
 116 0010 064B     		ldr	r3, .L14+4
 117 0012 5A6C     		ldr	r2, [r3, #68]
 118 0014 42F40032 		orr	r2, r2, #131072
 119 0018 5A64     		str	r2, [r3, #68]
 120              		.loc 1 65 5 view .LVU27
 121 001a 5B6C     		ldr	r3, [r3, #68]
 122 001c 03F40033 		and	r3, r3, #131072
 123 0020 0193     		str	r3, [sp, #4]
 124              		.loc 1 65 5 view .LVU28
 125 0022 019B     		ldr	r3, [sp, #4]
 126              	.LBE2:
 127              		.loc 1 65 5 discriminator 1 view .LVU29
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c **** }
 128              		.loc 1 70 1 is_stmt 0 view .LVU30
 129 0024 02B0     		add	sp, sp, #8
 130              		.cfi_def_cfa_offset 0
 131              		@ sp needed
 132 0026 7047     		bx	lr
 133              	.L15:
 134              		.align	2
 135              	.L14:
 136 0028 00440140 		.word	1073824768
 137 002c 00380240 		.word	1073887232
 138              		.cfi_endproc
 139              	.LFE221:
 141              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_Base_MspDeInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	HAL_TIM_Base_MspDeInit:
 149              	.LVL3:
 150              	.LFB222:
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  73:Core/Src/tim.c **** {
 151              		.loc 1 73 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 156              		.loc 1 75 3 view .LVU32
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 5


 157              		.loc 1 75 20 is_stmt 0 view .LVU33
 158 0000 0268     		ldr	r2, [r0]
 159              		.loc 1 75 5 view .LVU34
 160 0002 054B     		ldr	r3, .L19
 161 0004 9A42     		cmp	r2, r3
 162 0006 00D0     		beq	.L18
 163              	.L16:
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
  80:Core/Src/tim.c ****     /* Peripheral clock disable */
  81:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c **** }
 164              		.loc 1 86 1 view .LVU35
 165 0008 7047     		bx	lr
 166              	.L18:
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 167              		.loc 1 81 5 is_stmt 1 view .LVU36
 168 000a 044A     		ldr	r2, .L19+4
 169 000c 536C     		ldr	r3, [r2, #68]
 170 000e 23F40033 		bic	r3, r3, #131072
 171 0012 5364     		str	r3, [r2, #68]
 172              		.loc 1 86 1 is_stmt 0 view .LVU37
 173 0014 F8E7     		b	.L16
 174              	.L20:
 175 0016 00BF     		.align	2
 176              	.L19:
 177 0018 00440140 		.word	1073824768
 178 001c 00380240 		.word	1073887232
 179              		.cfi_endproc
 180              	.LFE222:
 182              		.global	htim10
 183              		.section	.bss.htim10,"aw",%nobits
 184              		.align	2
 187              	htim10:
 188 0000 00000000 		.space	72
 188      00000000 
 188      00000000 
 188      00000000 
 188      00000000 
 189              		.text
 190              	.Letext0:
 191              		.file 2 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 192              		.file 3 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 193              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 194              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 195              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 196              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 197              		.file 8 "Core/Inc/tim.h"
 198              		.file 9 "Core/Inc/main.h"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:78     .text.MX_TIM10_Init:00000028 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:187    .bss.htim10:00000000 htim10
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:84     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:90     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:136    .text.HAL_TIM_Base_MspInit:00000028 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:142    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:148    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:177    .text.HAL_TIM_Base_MspDeInit:00000018 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccfwjprd.s:184    .bss.htim10:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
